//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Wed Apr  9 15:47:58 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v "
// file 1 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v "
// file 2 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v "
// file 3 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v "
// file 4 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh "
// file 5 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.v "
// file 6 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v "
// file 7 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v "
// file 8 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v "
// file 9 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.v "
// file 10 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v "
// file 11 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v "
// file 12 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v "
// file 13 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v "
// file 14 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v "
// file 15 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v "
// file 16 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v "
// file 17 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0.v "
// file 18 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalBoardSandbox/EvalBoardSandbox.v "
// file 19 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std.vhd "
// file 20 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/snps_haps_pkg.vhd "
// file 21 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd "
// file 22 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std_textio.vhd "
// file 23 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/numeric.vhd "
// file 24 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/umr_capim.vhd "
// file 25 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/arith.vhd "
// file 26 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/unsigned.vhd "
// file 27 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/hyperents.vhd "
// file 28 "\/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmTypes.vhd "
// file 29 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd "
// file 30 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd "
// file 31 "\/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd "
// file 32 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd "
// file 33 "\/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd "
// file 34 "\/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd "
// file 35 "\/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd "
// file 36 "\/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd "
// file 37 "\/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd "
// file 38 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd "
// file 39 "\/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd "
// file 40 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd "
// file 41 "\/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd "
// file 42 "\/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd "
// file 43 "\/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd "
// file 44 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd "
// file 45 "\/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd "
// file 46 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd "
// file 47 "\/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/nlconst.dat "
// file 48 "\/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc "

`timescale 100 ps/100 ps
module EvalSandbox_MSS_CCC_0_FCCC (
  FCCC_C0_0_GL0,
  LOCK,
  GL0_INST_1z
)
;
input FCCC_C0_0_GL0 ;
output LOCK ;
output GL0_INST_1z ;
wire FCCC_C0_0_GL0 ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(FCCC_C0_0_GL0),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FC0000044D74000318C6318C1F18C61F00404040400202;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_CCC_0_FCCC */

(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module COREAPB3_MUXPTOB3 (
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  DMMainPorts_1_RamBusDataOut,
  N_69_i_1z,
  N_79,
  popfeedthru_unused_34,
  RegisterSpaceReadAck,
  RegisterSpaceWriteAck,
  MSS_ADLIB_INST_RNIDP761
)
;
output [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output N_69_i_1z ;
input N_79 ;
input popfeedthru_unused_34 ;
input RegisterSpaceReadAck ;
input RegisterSpaceWriteAck ;
input MSS_ADLIB_INST_RNIDP761 ;
wire N_69_i_1z ;
wire N_79 ;
wire popfeedthru_unused_34 ;
wire RegisterSpaceReadAck ;
wire RegisterSpaceWriteAck ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire GND ;
wire VCC ;
// @12:89
  CFG2 \PRDATA_m_0_a2[21]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[21]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[21])
);
defparam \PRDATA_m_0_a2[21] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[22]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[22]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[22])
);
defparam \PRDATA_m_0_a2[22] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[23]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[23]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23])
);
defparam \PRDATA_m_0_a2[23] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[24]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[24]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[24])
);
defparam \PRDATA_m_0_a2[24] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[25]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[25]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[25])
);
defparam \PRDATA_m_0_a2[25] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[26]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[26]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[26])
);
defparam \PRDATA_m_0_a2[26] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[27]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[27]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[27])
);
defparam \PRDATA_m_0_a2[27] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[28]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[28]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[28])
);
defparam \PRDATA_m_0_a2[28] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[29]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[29]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[29])
);
defparam \PRDATA_m_0_a2[29] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[30]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[30]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[30])
);
defparam \PRDATA_m_0_a2[30] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[31]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[31]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31])
);
defparam \PRDATA_m_0_a2[31] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[6]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[6]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA_m_0_a2[6] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[7]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[7]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA_m_0_a2[7] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[8]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[8]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[8])
);
defparam \PRDATA_m_0_a2[8] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[9]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[9]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9])
);
defparam \PRDATA_m_0_a2[9] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[10]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[10]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[10])
);
defparam \PRDATA_m_0_a2[10] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[11]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[11]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11])
);
defparam \PRDATA_m_0_a2[11] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[12]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12])
);
defparam \PRDATA_m_0_a2[12] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[13]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[13]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13])
);
defparam \PRDATA_m_0_a2[13] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[14]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[14]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14])
);
defparam \PRDATA_m_0_a2[14] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[15]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[15]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15])
);
defparam \PRDATA_m_0_a2[15] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[16]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[16]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[16])
);
defparam \PRDATA_m_0_a2[16] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[17]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[17]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[17])
);
defparam \PRDATA_m_0_a2[17] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[18]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[18]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[18])
);
defparam \PRDATA_m_0_a2[18] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[19]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[19]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[19])
);
defparam \PRDATA_m_0_a2[19] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[20]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[20]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[20])
);
defparam \PRDATA_m_0_a2[20] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[1]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[1]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1])
);
defparam \PRDATA_m_0_a2[1] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[2]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[2]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2])
);
defparam \PRDATA_m_0_a2[2] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[3]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[3]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3])
);
defparam \PRDATA_m_0_a2[3] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[4]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[4]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4])
);
defparam \PRDATA_m_0_a2[4] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[5]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[5]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5])
);
defparam \PRDATA_m_0_a2[5] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[0]  (
	.A(MSS_ADLIB_INST_RNIDP761),
	.B(DMMainPorts_1_RamBusDataOut[0]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0])
);
defparam \PRDATA_m_0_a2[0] .INIT=4'h8;
// @9:216
  CFG4 N_69_i (
	.A(RegisterSpaceWriteAck),
	.B(RegisterSpaceReadAck),
	.C(popfeedthru_unused_34),
	.D(N_79),
	.Y(N_69_i_1z)
);
defparam N_69_i.INIT=16'hFEFF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z1_layer0 (
  DMMainPorts_1_RamBusDataOut,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  AMBA_SLAVE_0_PADDRS_net_0,
  MSS_ADLIB_INST_RNIDP761,
  RegisterSpaceWriteAck,
  RegisterSpaceReadAck,
  N_69_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  popfeedthru_unused_34,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  popfeedthru_unused_33
)
;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [15:14] AMBA_SLAVE_0_PADDRS_net_0 ;
input MSS_ADLIB_INST_RNIDP761 ;
input RegisterSpaceWriteAck ;
input RegisterSpaceReadAck ;
output N_69_i ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input popfeedthru_unused_34 ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
input popfeedthru_unused_33 ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire RegisterSpaceWriteAck ;
wire RegisterSpaceReadAck ;
wire N_69_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_34 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire popfeedthru_unused_33 ;
wire N_79 ;
wire GND ;
wire VCC ;
// @14:265
  CFG4 g0_0 (
	.A(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.B(popfeedthru_unused_33),
	.C(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.D(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.Y(N_79)
);
defparam g0_0.INIT=16'h0010;
// @14:265
  CFG2 \iPSELS_0_a2[1]  (
	.A(N_79),
	.B(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1)
);
defparam \iPSELS_0_a2[1] .INIT=4'h8;
// @14:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.N_69_i_1z(N_69_i),
	.N_79(N_79),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1_layer0 */

module EvalSandbox_MSS_MSS (
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  AMBA_SLAVE_0_PADDRS_net_0,
  GL0_INST,
  LOCK,
  N_69_i,
  popfeedthru_unused,
  popfeedthru_unused_0,
  popfeedthru_unused_1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_4,
  popfeedthru_unused_5,
  popfeedthru_unused_6,
  popfeedthru_unused_7,
  popfeedthru_unused_8,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_12,
  popfeedthru_unused_13,
  popfeedthru_unused_14,
  popfeedthru_unused_15,
  popfeedthru_unused_16,
  popfeedthru_unused_17,
  popfeedthru_unused_18,
  popfeedthru_unused_19,
  popfeedthru_unused_20,
  popfeedthru_unused_21,
  popfeedthru_unused_22,
  popfeedthru_unused_23,
  popfeedthru_unused_24,
  popfeedthru_unused_25,
  popfeedthru_unused_26,
  popfeedthru_unused_27,
  popfeedthru_unused_28,
  popfeedthru_unused_29,
  popfeedthru_unused_30,
  popfeedthru_unused_31,
  popfeedthru_unused_35,
  popfeedthru_unused_36,
  popfeedthru_unused_37,
  popfeedthru_unused_38,
  popfeedthru_unused_39,
  popfeedthru_unused_40,
  popfeedthru_unused_41,
  popfeedthru_unused_42,
  popfeedthru_unused_43,
  popfeedthru_unused_44,
  popfeedthru_unused_45,
  popfeedthru_unused_46,
  MSS_ADLIB_INST_RNIDP761_1z,
  popfeedthru_unused_34,
  popfeedthru_unused_33,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output [15:14] AMBA_SLAVE_0_PADDRS_net_0 ;
input GL0_INST ;
input LOCK ;
input N_69_i ;
output popfeedthru_unused ;
output popfeedthru_unused_0 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_7 ;
output popfeedthru_unused_8 ;
output popfeedthru_unused_9 ;
output popfeedthru_unused_10 ;
output popfeedthru_unused_11 ;
output popfeedthru_unused_12 ;
output popfeedthru_unused_13 ;
output popfeedthru_unused_14 ;
output popfeedthru_unused_15 ;
output popfeedthru_unused_16 ;
output popfeedthru_unused_17 ;
output popfeedthru_unused_18 ;
output popfeedthru_unused_19 ;
output popfeedthru_unused_20 ;
output popfeedthru_unused_21 ;
output popfeedthru_unused_22 ;
output popfeedthru_unused_23 ;
output popfeedthru_unused_24 ;
output popfeedthru_unused_25 ;
output popfeedthru_unused_26 ;
output popfeedthru_unused_27 ;
output popfeedthru_unused_28 ;
output popfeedthru_unused_29 ;
output popfeedthru_unused_30 ;
output popfeedthru_unused_31 ;
output popfeedthru_unused_35 ;
output popfeedthru_unused_36 ;
output popfeedthru_unused_37 ;
output popfeedthru_unused_38 ;
output popfeedthru_unused_39 ;
output popfeedthru_unused_40 ;
output popfeedthru_unused_41 ;
output popfeedthru_unused_42 ;
output popfeedthru_unused_43 ;
output popfeedthru_unused_44 ;
output popfeedthru_unused_45 ;
output popfeedthru_unused_46 ;
output MSS_ADLIB_INST_RNIDP761_1z ;
output popfeedthru_unused_34 ;
output popfeedthru_unused_33 ;
output EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire GL0_INST ;
wire LOCK ;
wire N_69_i ;
wire popfeedthru_unused ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_46 ;
wire MSS_ADLIB_INST_RNIDP761_1z ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:16] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire o2 ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire FIC_2_APB_M_PRESET_N_i ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire popfeedthru_unused_32 ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire MSS_RESET_N_M2F ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
  CFG2 MSS_ADLIB_INST_RNIIG9F (
	.A(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.B(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.Y(o2)
);
defparam MSS_ADLIB_INST_RNIIG9F.INIT=4'h4;
  CFG4 MSS_ADLIB_INST_RNIDP761 (
	.A(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.B(popfeedthru_unused_33),
	.C(o2),
	.D(popfeedthru_unused_34),
	.Y(MSS_ADLIB_INST_RNIDP761_1z)
);
defparam MSS_ADLIB_INST_RNIDP761.INIT=16'h0010;
// @9:216
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N_i),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({AMBA_SLAVE_0_PADDRS_net_0_Z[31:16], AMBA_SLAVE_0_PADDRS_net_0[15:14], popfeedthru_unused_33, popfeedthru_unused_34, popfeedthru_unused_35, popfeedthru_unused_36, popfeedthru_unused_37, popfeedthru_unused_38, popfeedthru_unused_39, popfeedthru_unused_40, popfeedthru_unused_41, popfeedthru_unused_42, popfeedthru_unused_43, popfeedthru_unused_44, popfeedthru_unused_45, popfeedthru_unused_46}),
	.F_HM0_ENABLE(popfeedthru_unused_32),
	.F_HM0_SEL(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({popfeedthru_unused_0, popfeedthru_unused_1, popfeedthru_unused_2, popfeedthru_unused_3, popfeedthru_unused_4, popfeedthru_unused_5, popfeedthru_unused_6, popfeedthru_unused_7, popfeedthru_unused_8, popfeedthru_unused_9, popfeedthru_unused_10, popfeedthru_unused_11, popfeedthru_unused_12, popfeedthru_unused_13, popfeedthru_unused_14, popfeedthru_unused_15, popfeedthru_unused_16, popfeedthru_unused_17, popfeedthru_unused_18, popfeedthru_unused_19, popfeedthru_unused_20, popfeedthru_unused_21, popfeedthru_unused_22, popfeedthru_unused_23, popfeedthru_unused_24, popfeedthru_unused_25, popfeedthru_unused_26, popfeedthru_unused_27, popfeedthru_unused_28, popfeedthru_unused_29, popfeedthru_unused_30, popfeedthru_unused_31}),
	.F_HM0_WRITE(popfeedthru_unused),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.F_HM0_READY(N_69_i),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006090C0208003FFFFE400F00000000010000000000F01C000001FE5FE4010842108421000001FE34001FF80000004000000000200B1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=102.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_MSS */

module EvalSandbox_MSS (
  DMMainPorts_1_RamBusDataOut,
  popfeedthru_unused_46,
  popfeedthru_unused_45,
  popfeedthru_unused_44,
  popfeedthru_unused_43,
  popfeedthru_unused_42,
  popfeedthru_unused_41,
  popfeedthru_unused_40,
  popfeedthru_unused_39,
  popfeedthru_unused_38,
  popfeedthru_unused_37,
  popfeedthru_unused_36,
  popfeedthru_unused_35,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_17,
  popfeedthru_unused_16,
  popfeedthru_unused_15,
  popfeedthru_unused_14,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  popfeedthru_unused_8,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused,
  popfeedthru_unused_33,
  popfeedthru_unused_34,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  RegisterSpaceReadAck,
  RegisterSpaceWriteAck,
  MSS_ADLIB_INST_RNIDP761,
  FCCC_C0_0_GL0
)
;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output popfeedthru_unused_46 ;
output popfeedthru_unused_45 ;
output popfeedthru_unused_44 ;
output popfeedthru_unused_43 ;
output popfeedthru_unused_42 ;
output popfeedthru_unused_41 ;
output popfeedthru_unused_40 ;
output popfeedthru_unused_39 ;
output popfeedthru_unused_38 ;
output popfeedthru_unused_37 ;
output popfeedthru_unused_36 ;
output popfeedthru_unused_35 ;
output popfeedthru_unused_31 ;
output popfeedthru_unused_30 ;
output popfeedthru_unused_29 ;
output popfeedthru_unused_28 ;
output popfeedthru_unused_27 ;
output popfeedthru_unused_26 ;
output popfeedthru_unused_25 ;
output popfeedthru_unused_24 ;
output popfeedthru_unused_23 ;
output popfeedthru_unused_22 ;
output popfeedthru_unused_21 ;
output popfeedthru_unused_20 ;
output popfeedthru_unused_19 ;
output popfeedthru_unused_18 ;
output popfeedthru_unused_17 ;
output popfeedthru_unused_16 ;
output popfeedthru_unused_15 ;
output popfeedthru_unused_14 ;
output popfeedthru_unused_13 ;
output popfeedthru_unused_12 ;
output popfeedthru_unused_11 ;
output popfeedthru_unused_10 ;
output popfeedthru_unused_9 ;
output popfeedthru_unused_8 ;
output popfeedthru_unused_7 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_0 ;
output popfeedthru_unused ;
output popfeedthru_unused_33 ;
output popfeedthru_unused_34 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input RegisterSpaceReadAck ;
input RegisterSpaceWriteAck ;
output MSS_ADLIB_INST_RNIDP761 ;
input FCCC_C0_0_GL0 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_34 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire RegisterSpaceReadAck ;
wire RegisterSpaceWriteAck ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire FCCC_C0_0_GL0 ;
wire [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA;
wire [15:14] AMBA_SLAVE_0_PADDRS_net_0;
wire LOCK ;
wire GL0_INST ;
wire N_69_i ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire GND ;
wire VCC ;
// @15:211
  EvalSandbox_MSS_CCC_0_FCCC CCC_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @15:258
  CoreAPB3_Z1_layer0 CoreAPB3_0 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[15:14]),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.N_69_i(N_69_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.popfeedthru_unused_33(popfeedthru_unused_33)
);
// @15:442
  EvalSandbox_MSS_MSS EvalSandbox_MSS_MSS_0 (
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[15:14]),
	.GL0_INST(GL0_INST),
	.LOCK(LOCK),
	.N_69_i(N_69_i),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.MSS_ADLIB_INST_RNIDP761_1z(MSS_ADLIB_INST_RNIDP761),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS */

module FCCC_C0_FCCC_C0_0_FCCC (
  FCCC_C0_0_GL0,
  CLK0_PAD
)
;
output FCCC_C0_0_GL0 ;
input CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire [7:0] PRDATA_0;
wire CLK0_PAD_net ;
wire GL0_net ;
wire Y0_0 ;
wire Y1_0 ;
wire Y2_0 ;
wire Y3_0 ;
wire LOCK ;
wire BUSY_0 ;
wire VCC ;
wire GND ;
wire GL1_net ;
wire GL2_0 ;
wire GL3_0 ;
// @16:42
  INBUF CLK0_PAD_INST (
	.Y(CLK0_PAD_net),
	.PAD(CLK0_PAD)
);
// @16:21
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @16:23
  CCC CCC_INST (
	.Y0(Y0_0),
	.Y1(Y1_0),
	.Y2(Y2_0),
	.Y3(Y3_0),
	.PRDATA(PRDATA_0[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY_0),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(CLK0_PAD_net),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2_0),
	.GL3(GL3_0),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FB8000044D74000318C6307C1F18C61C00404040400301;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  CLK0_PAD,
  FCCC_C0_0_GL0
)
;
input CLK0_PAD ;
output FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire GND ;
wire VCC ;
// @17:193
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CLK0_PAD(CLK0_PAD)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module OneShotPorts_work_dmmainports_dmmain_0layer1 (
  shot_i_arst_i,
  MasterReset_i,
  shot_i_1z,
  FCCC_C0_0_GL0
)
;
output shot_i_arst_i ;
output MasterReset_i ;
output shot_i_1z ;
input FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire MasterReset_i ;
wire shot_i_1z ;
wire FCCC_C0_0_GL0 ;
wire [9:0] ClkDiv_Z;
wire [8:0] ClkDiv_s;
wire [9:9] ClkDiv_s_Z;
wire [8:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y;
wire [9:9] ClkDiv_s_FCO;
wire [9:9] ClkDiv_s_Y;
wire shot_i_rep_Z ;
wire VCC ;
wire ClkDive ;
wire GND ;
wire shot_i_arst ;
wire ClkDiv_s_265_FCO ;
wire ClkDiv_s_265_S ;
wire ClkDiv_s_265_Y ;
wire un2_clkdivlto9_2_Z ;
wire un2_clkdivlto9_3_Z ;
wire un2_clkdivlto9_5_Z ;
// @37:58
  SLE shot_i_rep (
	.Q(shot_i_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT shot_i_rep_RNI2SUF (
	.Y(shot_i_arst),
	.A(shot_i_rep_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 shot_i_RNISOGB (
	.A(shot_i_1z),
	.Y(MasterReset_i)
);
defparam shot_i_RNISOGB.INIT=2'h1;
  CFG1 shot_i_rep_RNI2SUF_0 (
	.A(shot_i_arst),
	.Y(shot_i_arst_i)
);
defparam shot_i_rep_RNI2SUF_0.INIT=2'h1;
// @37:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE shot_i (
	.Q(shot_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  ARI1 ClkDiv_s_265 (
	.FCO(ClkDiv_s_265_FCO),
	.S(ClkDiv_s_265_S),
	.Y(ClkDiv_s_265_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_265.INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_265_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_s[9]  (
	.FCO(ClkDiv_s_FCO[9]),
	.S(ClkDiv_s_Z[9]),
	.Y(ClkDiv_s_Y[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_s[9] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @37:68
  CFG2 un2_clkdivlto9_2 (
	.A(ClkDiv_Z[7]),
	.B(ClkDiv_Z[8]),
	.Y(un2_clkdivlto9_2_Z)
);
defparam un2_clkdivlto9_2.INIT=4'h7;
// @37:68
  CFG3 un2_clkdivlto9_3 (
	.A(ClkDiv_Z[9]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_Z[3]),
	.Y(un2_clkdivlto9_3_Z)
);
defparam un2_clkdivlto9_3.INIT=8'h7F;
// @37:68
  CFG4 un2_clkdivlto9_5 (
	.A(ClkDiv_Z[0]),
	.B(un2_clkdivlto9_3_Z),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(un2_clkdivlto9_5_Z)
);
defparam un2_clkdivlto9_5.INIT=16'hCDCF;
// @37:68
  CFG4 un2_clkdivlto9 (
	.A(ClkDiv_Z[5]),
	.B(ClkDiv_Z[6]),
	.C(un2_clkdivlto9_5_Z),
	.D(un2_clkdivlto9_2_Z),
	.Y(ClkDive)
);
defparam un2_clkdivlto9.INIT=16'hFFF7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_dmmainports_dmmain_0layer1 */

module IBufP2Ports (
  RamBusCE_i,
  MSS_ADLIB_INST_RNIDP761,
  FCCC_C0_0_GL0
)
;
output RamBusCE_i ;
input MSS_ADLIB_INST_RNIDP761 ;
input FCCC_C0_0_GL0 ;
wire RamBusCE_i ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(MSS_ADLIB_INST_RNIDP761),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(RamBusCE_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports */

module IBufP2Ports_0 (
  RamBusWrnRd_i,
  popfeedthru_unused,
  FCCC_C0_0_GL0
)
;
output RamBusWrnRd_i ;
input popfeedthru_unused ;
input FCCC_C0_0_GL0 ;
wire RamBusWrnRd_i ;
wire popfeedthru_unused ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(RamBusWrnRd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0 */

module IBufP1Ports_21 (
  RamDataIn_0,
  popfeedthru_unused_7,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_7 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_7 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_21 */

module IBufP1Ports_37 (
  RamDataIn_0,
  popfeedthru_unused_2,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_2 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_2 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_37 */

module IBufP1Ports_38 (
  RamDataIn_0,
  popfeedthru_unused_3,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_3 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_3 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_38 */

module IBufP1Ports_39 (
  RamDataIn_0,
  popfeedthru_unused_0,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_0 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_39 */

module IBufP1Ports_40 (
  RamDataIn_0,
  popfeedthru_unused_1,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_1 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_1 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_40 */

module IBufP1Ports_42 (
  RamDataIn_0,
  popfeedthru_unused_6,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_6 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_6 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_42 */

module IBufP1Ports_43 (
  RamDataIn_0,
  popfeedthru_unused_4,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_4 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_4 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_43 */

module IBufP1Ports_44 (
  RamDataIn_0,
  popfeedthru_unused_5,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_5 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_5 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_44 */

module IBufP2Ports_1 (
  RamBusCE1_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  FCCC_C0_0_GL0
)
;
output RamBusCE1_i ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input FCCC_C0_0_GL0 ;
wire RamBusCE1_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(RamBusCE1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_1 */

module IBufP1Ports_45 (
  O_RNIQ57P8_S_0,
  O_RNI5NSAA_S_0,
  O_RNI7EIE7_S_0,
  O_RNIBFUA6_S_0,
  O_RNIULF95_S_0,
  O_RNIV06A4_S_0,
  O_RNIDF1D3_S_0,
  O_RNI702I2_S_0,
  O_RNICI7P1_S_0,
  O_RNIR4I21_S_0,
  O_RNIJM1E_Y_0,
  RamAddress_13,
  RamAddress_12,
  RamAddress_11,
  RamAddress_10,
  RamAddress_9,
  RamAddress_8,
  RamAddress_6,
  RamAddress_1,
  RamAddress_0,
  Address,
  popfeedthru_unused_46,
  popfeedthru_unused_45,
  popfeedthru_unused_44,
  popfeedthru_unused_43,
  popfeedthru_unused_42,
  popfeedthru_unused_41,
  popfeedthru_unused_40,
  popfeedthru_unused_39,
  popfeedthru_unused_38,
  popfeedthru_unused_37,
  popfeedthru_unused_36,
  popfeedthru_unused_35,
  popfeedthru_unused_34,
  popfeedthru_unused_33,
  FCCC_C0_0_GL0
)
;
output O_RNIQ57P8_S_0 ;
output O_RNI5NSAA_S_0 ;
output O_RNI7EIE7_S_0 ;
output O_RNIBFUA6_S_0 ;
output O_RNIULF95_S_0 ;
output O_RNIV06A4_S_0 ;
output O_RNIDF1D3_S_0 ;
output O_RNI702I2_S_0 ;
output O_RNICI7P1_S_0 ;
output O_RNIR4I21_S_0 ;
output O_RNIJM1E_Y_0 ;
output RamAddress_13 ;
output RamAddress_12 ;
output RamAddress_11 ;
output RamAddress_10 ;
output RamAddress_9 ;
output RamAddress_8 ;
output RamAddress_6 ;
output RamAddress_1 ;
output RamAddress_0 ;
output [7:2] Address ;
input popfeedthru_unused_46 ;
input popfeedthru_unused_45 ;
input popfeedthru_unused_44 ;
input popfeedthru_unused_43 ;
input popfeedthru_unused_42 ;
input popfeedthru_unused_41 ;
input popfeedthru_unused_40 ;
input popfeedthru_unused_39 ;
input popfeedthru_unused_38 ;
input popfeedthru_unused_37 ;
input popfeedthru_unused_36 ;
input popfeedthru_unused_35 ;
input popfeedthru_unused_34 ;
input popfeedthru_unused_33 ;
input FCCC_C0_0_GL0 ;
wire O_RNIQ57P8_S_0 ;
wire O_RNI5NSAA_S_0 ;
wire O_RNI7EIE7_S_0 ;
wire O_RNIBFUA6_S_0 ;
wire O_RNIULF95_S_0 ;
wire O_RNIV06A4_S_0 ;
wire O_RNIDF1D3_S_0 ;
wire O_RNI702I2_S_0 ;
wire O_RNICI7P1_S_0 ;
wire O_RNIR4I21_S_0 ;
wire O_RNIJM1E_Y_0 ;
wire RamAddress_13 ;
wire RamAddress_12 ;
wire RamAddress_11 ;
wire RamAddress_10 ;
wire RamAddress_9 ;
wire RamAddress_8 ;
wire RamAddress_6 ;
wire RamAddress_1 ;
wire RamAddress_0 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire FCCC_C0_0_GL0 ;
wire [12:12] O_RNIJM1E_S;
wire [0:0] O_RNIPI6G_S;
wire [0:0] O_RNIPI6G_Y;
wire [1:1] O_RNI0GBI_S;
wire [1:1] O_RNI0GBI_Y;
wire [2:2] O_RNI8EGK_S;
wire [2:2] O_RNI8EGK_Y;
wire [3:3] O_RNIHDLM_S;
wire [3:3] O_RNIHDLM_Y;
wire [4:4] O_RNIRDQO_S;
wire [4:4] O_RNIRDQO_Y;
wire [5:5] O_RNI6FVQ_S;
wire [5:5] O_RNI6FVQ_Y;
wire [6:6] O_RNIIH4T_S;
wire [6:6] O_RNIIH4T_Y;
wire [7:7] O_RNIVK9V_S;
wire [7:7] O_RNIVK9V_Y;
wire [8:8] O_RNIDPE11_S;
wire [8:8] O_RNIDPE11_Y;
wire [9:9] O_RNISUJ31_S;
wire [9:9] O_RNISUJ31_Y;
wire [11:11] O_RNIBHLH1_FCO;
wire [11:11] O_RNIBHLH1_S;
wire [11:11] O_RNIBHLH1_Y;
wire [10:10] O_RNIJNKA1_S;
wire [10:10] O_RNIJNKA1_Y;
wire [12:12] O_RNIJM1E_0_S;
wire [12:12] O_RNIJM1E_0_Y;
wire [2:2] O_RNIR4I21_Y;
wire [3:3] O_RNICI7P1_Y;
wire [4:4] O_RNI702I2_Y;
wire [5:5] O_RNIDF1D3_Y;
wire [6:6] O_RNIV06A4_Y;
wire [7:7] O_RNIULF95_Y;
wire [8:8] O_RNIBFUA6_Y;
wire [9:9] O_RNI7EIE7_Y;
wire [11:11] O_RNI5NSAA_FCO;
wire [11:11] O_RNI5NSAA_Y;
wire [10:10] O_RNIQ57P8_Y;
wire VCC ;
wire GND ;
wire un19_dacsetpointwriteaddress_cry_0_cy ;
wire un19_dacsetpointwriteaddress_cry_0 ;
wire un19_dacsetpointwriteaddress_cry_1 ;
wire un19_dacsetpointwriteaddress_cry_2 ;
wire un19_dacsetpointwriteaddress_cry_3 ;
wire un19_dacsetpointwriteaddress_cry_4 ;
wire un19_dacsetpointwriteaddress_cry_5 ;
wire un19_dacsetpointwriteaddress_cry_6 ;
wire un19_dacsetpointwriteaddress_cry_7 ;
wire un19_dacsetpointwriteaddress_cry_8 ;
wire un19_dacsetpointwriteaddress_cry_9 ;
wire un19_dacsetpointwriteaddress_cry_10 ;
wire un23_dacsetpointwriteaddress_cry_0_cy ;
wire un23_dacsetpointwriteaddress_cry_0 ;
wire un23_dacsetpointwriteaddress_cry_1 ;
wire un23_dacsetpointwriteaddress_cry_2 ;
wire un23_dacsetpointwriteaddress_cry_3 ;
wire un23_dacsetpointwriteaddress_cry_4 ;
wire un23_dacsetpointwriteaddress_cry_5 ;
wire un23_dacsetpointwriteaddress_cry_6 ;
wire un23_dacsetpointwriteaddress_cry_7 ;
wire un23_dacsetpointwriteaddress_cry_8 ;
// @29:44
  SLE \O[13]  (
	.Q(RamAddress_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_33),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[12]  (
	.Q(RamAddress_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_34),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[11]  (
	.Q(RamAddress_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_35),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[10]  (
	.Q(RamAddress_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_36),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[9]  (
	.Q(RamAddress_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_37),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[8]  (
	.Q(RamAddress_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_38),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[7]  (
	.Q(Address[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_39),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[6]  (
	.Q(RamAddress_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_40),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[5]  (
	.Q(Address[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_41),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[4]  (
	.Q(Address[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_42),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[3]  (
	.Q(Address[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_43),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[2]  (
	.Q(Address[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_44),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[1]  (
	.Q(RamAddress_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_45),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[0]  (
	.Q(RamAddress_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_46),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:736
  ARI1 \O_RNIJM1E[12]  (
	.FCO(un19_dacsetpointwriteaddress_cry_0_cy),
	.S(O_RNIJM1E_S[12]),
	.Y(O_RNIJM1E_Y_0),
	.B(RamAddress_12),
	.C(RamAddress_13),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \O_RNIJM1E[12] .INIT=20'h41100;
// @46:736
  ARI1 \O_RNIPI6G[0]  (
	.FCO(un19_dacsetpointwriteaddress_cry_0),
	.S(O_RNIPI6G_S[0]),
	.Y(O_RNIPI6G_Y[0]),
	.B(RamAddress_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_0_cy)
);
defparam \O_RNIPI6G[0] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNI0GBI[1]  (
	.FCO(un19_dacsetpointwriteaddress_cry_1),
	.S(O_RNI0GBI_S[1]),
	.Y(O_RNI0GBI_Y[1]),
	.B(RamAddress_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_0)
);
defparam \O_RNI0GBI[1] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNI8EGK[2]  (
	.FCO(un19_dacsetpointwriteaddress_cry_2),
	.S(O_RNI8EGK_S[2]),
	.Y(O_RNI8EGK_Y[2]),
	.B(Address[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_1)
);
defparam \O_RNI8EGK[2] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIHDLM[3]  (
	.FCO(un19_dacsetpointwriteaddress_cry_3),
	.S(O_RNIHDLM_S[3]),
	.Y(O_RNIHDLM_Y[3]),
	.B(Address[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_2)
);
defparam \O_RNIHDLM[3] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIRDQO[4]  (
	.FCO(un19_dacsetpointwriteaddress_cry_4),
	.S(O_RNIRDQO_S[4]),
	.Y(O_RNIRDQO_Y[4]),
	.B(Address[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_3)
);
defparam \O_RNIRDQO[4] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNI6FVQ[5]  (
	.FCO(un19_dacsetpointwriteaddress_cry_5),
	.S(O_RNI6FVQ_S[5]),
	.Y(O_RNI6FVQ_Y[5]),
	.B(Address[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_4)
);
defparam \O_RNI6FVQ[5] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIIH4T[6]  (
	.FCO(un19_dacsetpointwriteaddress_cry_6),
	.S(O_RNIIH4T_S[6]),
	.Y(O_RNIIH4T_Y[6]),
	.B(RamAddress_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_5)
);
defparam \O_RNIIH4T[6] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIVK9V[7]  (
	.FCO(un19_dacsetpointwriteaddress_cry_7),
	.S(O_RNIVK9V_S[7]),
	.Y(O_RNIVK9V_Y[7]),
	.B(Address[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_6)
);
defparam \O_RNIVK9V[7] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIDPE11[8]  (
	.FCO(un19_dacsetpointwriteaddress_cry_8),
	.S(O_RNIDPE11_S[8]),
	.Y(O_RNIDPE11_Y[8]),
	.B(RamAddress_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_7)
);
defparam \O_RNIDPE11[8] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNISUJ31[9]  (
	.FCO(un19_dacsetpointwriteaddress_cry_9),
	.S(O_RNISUJ31_S[9]),
	.Y(O_RNISUJ31_Y[9]),
	.B(RamAddress_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_8)
);
defparam \O_RNISUJ31[9] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIBHLH1[11]  (
	.FCO(O_RNIBHLH1_FCO[11]),
	.S(O_RNIBHLH1_S[11]),
	.Y(O_RNIBHLH1_Y[11]),
	.B(RamAddress_11),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_10)
);
defparam \O_RNIBHLH1[11] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIJNKA1[10]  (
	.FCO(un19_dacsetpointwriteaddress_cry_10),
	.S(O_RNIJNKA1_S[10]),
	.Y(O_RNIJNKA1_Y[10]),
	.B(RamAddress_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_9)
);
defparam \O_RNIJNKA1[10] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIJM1E_0[12]  (
	.FCO(un23_dacsetpointwriteaddress_cry_0_cy),
	.S(O_RNIJM1E_0_S[12]),
	.Y(O_RNIJM1E_0_Y[12]),
	.B(RamAddress_12),
	.C(RamAddress_13),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \O_RNIJM1E_0[12] .INIT=20'h41100;
// @46:736
  ARI1 \O_RNIR4I21[2]  (
	.FCO(un23_dacsetpointwriteaddress_cry_0),
	.S(O_RNIR4I21_S_0),
	.Y(O_RNIR4I21_Y[2]),
	.B(O_RNI8EGK_S[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_0_cy)
);
defparam \O_RNIR4I21[2] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNICI7P1[3]  (
	.FCO(un23_dacsetpointwriteaddress_cry_1),
	.S(O_RNICI7P1_S_0),
	.Y(O_RNICI7P1_Y[3]),
	.B(O_RNIHDLM_S[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_0)
);
defparam \O_RNICI7P1[3] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNI702I2[4]  (
	.FCO(un23_dacsetpointwriteaddress_cry_2),
	.S(O_RNI702I2_S_0),
	.Y(O_RNI702I2_Y[4]),
	.B(O_RNIRDQO_S[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_1)
);
defparam \O_RNI702I2[4] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIDF1D3[5]  (
	.FCO(un23_dacsetpointwriteaddress_cry_3),
	.S(O_RNIDF1D3_S_0),
	.Y(O_RNIDF1D3_Y[5]),
	.B(O_RNI6FVQ_S[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_2)
);
defparam \O_RNIDF1D3[5] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIV06A4[6]  (
	.FCO(un23_dacsetpointwriteaddress_cry_4),
	.S(O_RNIV06A4_S_0),
	.Y(O_RNIV06A4_Y[6]),
	.B(O_RNIIH4T_S[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_3)
);
defparam \O_RNIV06A4[6] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIULF95[7]  (
	.FCO(un23_dacsetpointwriteaddress_cry_5),
	.S(O_RNIULF95_S_0),
	.Y(O_RNIULF95_Y[7]),
	.B(O_RNIVK9V_S[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_4)
);
defparam \O_RNIULF95[7] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIBFUA6[8]  (
	.FCO(un23_dacsetpointwriteaddress_cry_6),
	.S(O_RNIBFUA6_S_0),
	.Y(O_RNIBFUA6_Y[8]),
	.B(O_RNIDPE11_S[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_5)
);
defparam \O_RNIBFUA6[8] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNI7EIE7[9]  (
	.FCO(un23_dacsetpointwriteaddress_cry_7),
	.S(O_RNI7EIE7_S_0),
	.Y(O_RNI7EIE7_Y[9]),
	.B(O_RNISUJ31_S[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_6)
);
defparam \O_RNI7EIE7[9] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNI5NSAA[11]  (
	.FCO(O_RNI5NSAA_FCO[11]),
	.S(O_RNI5NSAA_S_0),
	.Y(O_RNI5NSAA_Y[11]),
	.B(O_RNIBHLH1_S[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_8)
);
defparam \O_RNI5NSAA[11] .INIT=20'h45500;
// @46:736
  ARI1 \O_RNIQ57P8[10]  (
	.FCO(un23_dacsetpointwriteaddress_cry_8),
	.S(O_RNIQ57P8_S_0),
	.Y(O_RNIQ57P8_Y[10]),
	.B(O_RNIJNKA1_S[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_7)
);
defparam \O_RNIQ57P8[10] .INIT=20'h45500;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_45 */

module IBufP1Ports_62 (
  RamDataIn,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  popfeedthru_unused_8,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_17,
  popfeedthru_unused_16,
  popfeedthru_unused_15,
  popfeedthru_unused_14,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  FCCC_C0_0_GL0
)
;
output [23:0] RamDataIn ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_12 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_8 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_17 ;
input popfeedthru_unused_16 ;
input popfeedthru_unused_15 ;
input popfeedthru_unused_14 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_29 ;
input FCCC_C0_0_GL0 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @29:44
  SLE \O[2]  (
	.Q(RamDataIn[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_29),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[1]  (
	.Q(RamDataIn[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_30),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[0]  (
	.Q(RamDataIn[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_31),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[17]  (
	.Q(RamDataIn[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[16]  (
	.Q(RamDataIn[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_15),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[15]  (
	.Q(RamDataIn[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_16),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[14]  (
	.Q(RamDataIn[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_17),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[13]  (
	.Q(RamDataIn[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_18),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[12]  (
	.Q(RamDataIn[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_19),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[11]  (
	.Q(RamDataIn[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_20),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[10]  (
	.Q(RamDataIn[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_21),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[9]  (
	.Q(RamDataIn[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_22),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[8]  (
	.Q(RamDataIn[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_23),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[7]  (
	.Q(RamDataIn[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_24),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[6]  (
	.Q(RamDataIn[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_25),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[5]  (
	.Q(RamDataIn[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_26),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[4]  (
	.Q(RamDataIn[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_27),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[3]  (
	.Q(RamDataIn[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_28),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[23]  (
	.Q(RamDataIn[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[22]  (
	.Q(RamDataIn[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[21]  (
	.Q(RamDataIn[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[20]  (
	.Q(RamDataIn[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[19]  (
	.Q(RamDataIn[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[18]  (
	.Q(RamDataIn[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_62 */

module DmDacRamFlatPorts (
  O_RNIJM1E_Y_0,
  DacSetpointFromRead,
  RamDataIn,
  O_RNI5NSAA_S_0,
  O_RNIQ57P8_S_0,
  O_RNI7EIE7_S_0,
  O_RNIBFUA6_S_0,
  O_RNIULF95_S_0,
  O_RNIV06A4_S_0,
  O_RNIDF1D3_S_0,
  O_RNI702I2_S_0,
  O_RNICI7P1_S_0,
  O_RNIR4I21_S_0,
  DacSetpointReadAddressChannel_RNIDJ5F4_S_0,
  DacSetpointReadAddressChannel_RNIL7D74_S_0,
  DacSetpointReadAddressChannel_RNITRKV3_S_0,
  DacSetpointReadAddressChannel_RNI5GSN3_S_0,
  DacSetpointReadAddressChannel_RNID44G3_S_0,
  DacSetpointReadAddressChannel_RNI31ET2_S_0,
  DacSetpointReadAddressChannel_RNIQUNA2_S_0,
  DacSetpointReadAddressChannel_RNIIT1O1_S_0,
  DacSetpointReadAddressChannel_RNIBTB51_S_0,
  DacSetpointReadAddressChannel_RNI5ULI_Y_0,
  RamBusWrnRd_i,
  RamBusCE1_i,
  shot_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input O_RNIJM1E_Y_0 ;
output [23:0] DacSetpointFromRead ;
input [23:0] RamDataIn ;
input O_RNI5NSAA_S_0 ;
input O_RNIQ57P8_S_0 ;
input O_RNI7EIE7_S_0 ;
input O_RNIBFUA6_S_0 ;
input O_RNIULF95_S_0 ;
input O_RNIV06A4_S_0 ;
input O_RNIDF1D3_S_0 ;
input O_RNI702I2_S_0 ;
input O_RNICI7P1_S_0 ;
input O_RNIR4I21_S_0 ;
input DacSetpointReadAddressChannel_RNIDJ5F4_S_0 ;
input DacSetpointReadAddressChannel_RNIL7D74_S_0 ;
input DacSetpointReadAddressChannel_RNITRKV3_S_0 ;
input DacSetpointReadAddressChannel_RNI5GSN3_S_0 ;
input DacSetpointReadAddressChannel_RNID44G3_S_0 ;
input DacSetpointReadAddressChannel_RNI31ET2_S_0 ;
input DacSetpointReadAddressChannel_RNIQUNA2_S_0 ;
input DacSetpointReadAddressChannel_RNIIT1O1_S_0 ;
input DacSetpointReadAddressChannel_RNIBTB51_S_0 ;
input DacSetpointReadAddressChannel_RNI5ULI_Y_0 ;
input RamBusWrnRd_i ;
input RamBusCE1_i ;
input shot_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire O_RNIJM1E_Y_0 ;
wire O_RNI5NSAA_S_0 ;
wire O_RNIQ57P8_S_0 ;
wire O_RNI7EIE7_S_0 ;
wire O_RNIBFUA6_S_0 ;
wire O_RNIULF95_S_0 ;
wire O_RNIV06A4_S_0 ;
wire O_RNIDF1D3_S_0 ;
wire O_RNI702I2_S_0 ;
wire O_RNICI7P1_S_0 ;
wire O_RNIR4I21_S_0 ;
wire DacSetpointReadAddressChannel_RNIDJ5F4_S_0 ;
wire DacSetpointReadAddressChannel_RNIL7D74_S_0 ;
wire DacSetpointReadAddressChannel_RNITRKV3_S_0 ;
wire DacSetpointReadAddressChannel_RNI5GSN3_S_0 ;
wire DacSetpointReadAddressChannel_RNID44G3_S_0 ;
wire DacSetpointReadAddressChannel_RNI31ET2_S_0 ;
wire DacSetpointReadAddressChannel_RNIQUNA2_S_0 ;
wire DacSetpointReadAddressChannel_RNIIT1O1_S_0 ;
wire DacSetpointReadAddressChannel_RNIBTB51_S_0 ;
wire DacSetpointReadAddressChannel_RNI5ULI_Y_0 ;
wire RamBusWrnRd_i ;
wire RamBusCE1_i ;
wire shot_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [17:0] dacsetpoints_dacsetpoints_0_0_A_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_0_B_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_1_A_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_1_B_DOUT;
wire DacSetpointOut_rst_Z ;
wire VCC ;
wire GND ;
wire un1_writereq_Z ;
wire NC0 ;
wire NC1 ;
// @39:57
  SLE DacSetpointOut_rst (
	.Q(DacSetpointOut_rst_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:49
  RAM1K18 dacsetpoints_dacsetpoints_0_0 (
	.A_DOUT(dacsetpoints_dacsetpoints_0_0_A_DOUT[17:0]),
	.B_DOUT(dacsetpoints_dacsetpoints_0_0_B_DOUT[17:0]),
	.BUSY(NC0),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({DacSetpointReadAddressChannel_RNIDJ5F4_S_0, DacSetpointReadAddressChannel_RNIL7D74_S_0, DacSetpointReadAddressChannel_RNITRKV3_S_0, DacSetpointReadAddressChannel_RNI5GSN3_S_0, DacSetpointReadAddressChannel_RNID44G3_S_0, DacSetpointReadAddressChannel_RNI31ET2_S_0, DacSetpointReadAddressChannel_RNIQUNA2_S_0, DacSetpointReadAddressChannel_RNIIT1O1_S_0, DacSetpointReadAddressChannel_RNIBTB51_S_0, DacSetpointReadAddressChannel_RNI5ULI_Y_0, GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(RamDataIn[17:0]),
	.B_ADDR({O_RNI5NSAA_S_0, O_RNIQ57P8_S_0, O_RNI7EIE7_S_0, O_RNIBFUA6_S_0, O_RNIULF95_S_0, O_RNIV06A4_S_0, O_RNIDF1D3_S_0, O_RNI702I2_S_0, O_RNICI7P1_S_0, O_RNIR4I21_S_0, GND, GND, GND, GND}),
	.B_WEN({un1_writereq_Z, un1_writereq_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam dacsetpoints_dacsetpoints_0_0.RAMINDEX="dacsetpoints[23:0]%960-960%24-24%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:49
  RAM1K18 dacsetpoints_dacsetpoints_0_1 (
	.A_DOUT(dacsetpoints_dacsetpoints_0_1_A_DOUT[17:0]),
	.B_DOUT(dacsetpoints_dacsetpoints_0_1_B_DOUT[17:0]),
	.BUSY(NC1),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({DacSetpointReadAddressChannel_RNIDJ5F4_S_0, DacSetpointReadAddressChannel_RNIL7D74_S_0, DacSetpointReadAddressChannel_RNITRKV3_S_0, DacSetpointReadAddressChannel_RNI5GSN3_S_0, DacSetpointReadAddressChannel_RNID44G3_S_0, DacSetpointReadAddressChannel_RNI31ET2_S_0, DacSetpointReadAddressChannel_RNIQUNA2_S_0, DacSetpointReadAddressChannel_RNIIT1O1_S_0, DacSetpointReadAddressChannel_RNIBTB51_S_0, DacSetpointReadAddressChannel_RNI5ULI_Y_0, GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[23:18]}),
	.B_ADDR({O_RNI5NSAA_S_0, O_RNIQ57P8_S_0, O_RNI7EIE7_S_0, O_RNIBFUA6_S_0, O_RNIULF95_S_0, O_RNIV06A4_S_0, O_RNIDF1D3_S_0, O_RNI702I2_S_0, O_RNICI7P1_S_0, O_RNIR4I21_S_0, GND, GND, GND, GND}),
	.B_WEN({un1_writereq_Z, un1_writereq_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam dacsetpoints_dacsetpoints_0_1.RAMINDEX="dacsetpoints[23:0]%960-960%24-24%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_4 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[5]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[23])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_4.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_3 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[4]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[22])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_3.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_2 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[3]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[21])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_2.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_1 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[2]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[20])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_1.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_0 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[1]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[19])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_0.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[0]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[18])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_16 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[17]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[17])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_16.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_15 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[16]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[16])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_15.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_14 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[15]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[15])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_14.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_13 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[14]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[14])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_13.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_12 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[13]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[13])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_12.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_11 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[12]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[12])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_11.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_10 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[11]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[11])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_10.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_9 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[10]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[10])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_9.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_8 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[9]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[9])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_8.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_7 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[8]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[8])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_7.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_6 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[7]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[7])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_6.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_5 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[6]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[6])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_5.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_4 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[5]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[5])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_4.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_3 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[4]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[4])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_3.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_2 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[3]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[3])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_2.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_1 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[2]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[2])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_1.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_0 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[1]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[1])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_0.INIT=4'h8;
// @39:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[0]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[0])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE.INIT=4'h8;
// @39:57
  CFG4 un1_writereq (
	.A(shot_i),
	.B(O_RNIJM1E_Y_0),
	.C(RamBusCE1_i),
	.D(RamBusWrnRd_i),
	.Y(un1_writereq_Z)
);
defparam un1_writereq.INIT=16'h1000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DmDacRamFlatPorts */

module RegisterSpacePorts_14 (
  Uart3RxFifoCount,
  Uart0RxFifoData,
  Uart1RxFifoCount,
  Uart2RxFifoCount,
  Uart1RxFifoData,
  Uart3RxFifoData,
  Uart0RxFifoCount,
  Uart2RxFifoData,
  RamAddress_12,
  RamAddress_13,
  RamAddress_6,
  RamAddress_8,
  RamAddress_9,
  RamAddress_10,
  RamAddress_11,
  RamAddress_0,
  RamAddress_1,
  Address,
  Uart0TxFifoData,
  Uart2TxFifoData,
  Uart1TxFifoData,
  Uart2ClkDivider,
  RamDataIn,
  Uart3ClkDivider,
  DMMainPorts_1_RamBusDataOut,
  Uart0ClkDivider,
  Uart1ClkDivider,
  RamBusCE_i,
  RamBusWrnRd_i,
  Uart2RxFifoEmpty,
  Uart3RxFifoFull,
  Uart2RxFifoFull,
  Uart3TxFifoEmpty,
  Uart1TxFifoEmpty,
  Uart2TxFifoEmpty,
  Uart3TxFifoFull,
  Uart2TxFifoFull,
  Uart1TxFifoFull,
  Uart0TxFifoFull,
  Uart0TxFifoEmpty,
  Uart1RxFifoFull,
  Uart0RxFifoFull,
  Uart3RxFifoEmpty,
  Uart1RxFifoEmpty,
  Uart0RxFifoEmpty,
  shot_i,
  ReadUart3_1z,
  ReadUart2_1z,
  ReadUart1_1z,
  ReadUart0_1z,
  RegisterSpaceWriteAck,
  RegisterSpaceReadAck,
  Oe2_c,
  Oe1_c,
  Oe0_c,
  WriteUart3_1z,
  WriteUart2_1z,
  WriteUart1_1z,
  WriteUart0_1z,
  MasterReset_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  Uart3FifoReset_i_arst_i,
  Uart2FifoReset_i_arst_i,
  Uart1FifoReset_i_arst_i,
  Uart0FifoReset_i_arst_i,
  Uart0FifoReset_i_data_i,
  Uart1FifoReset_i_data_i,
  Uart2FifoReset_i_data_i,
  Uart3FifoReset_i_data_i
)
;
input [9:0] Uart3RxFifoCount ;
input [7:0] Uart0RxFifoData ;
input [9:0] Uart1RxFifoCount ;
input [9:0] Uart2RxFifoCount ;
input [7:0] Uart1RxFifoData ;
input [7:0] Uart3RxFifoData ;
input [9:0] Uart0RxFifoCount ;
input [7:0] Uart2RxFifoData ;
input RamAddress_12 ;
input RamAddress_13 ;
input RamAddress_6 ;
input RamAddress_8 ;
input RamAddress_9 ;
input RamAddress_10 ;
input RamAddress_11 ;
input RamAddress_0 ;
input RamAddress_1 ;
input [7:2] Address ;
output [7:0] Uart0TxFifoData ;
output [7:0] Uart2TxFifoData ;
output [7:0] Uart1TxFifoData ;
output [7:0] Uart2ClkDivider ;
input [31:0] RamDataIn ;
output [7:0] Uart3ClkDivider ;
output [31:0] DMMainPorts_1_RamBusDataOut ;
output [7:0] Uart0ClkDivider ;
output [7:0] Uart1ClkDivider ;
input RamBusCE_i ;
input RamBusWrnRd_i ;
input Uart2RxFifoEmpty ;
input Uart3RxFifoFull ;
input Uart2RxFifoFull ;
input Uart3TxFifoEmpty ;
input Uart1TxFifoEmpty ;
input Uart2TxFifoEmpty ;
input Uart3TxFifoFull ;
input Uart2TxFifoFull ;
input Uart1TxFifoFull ;
input Uart0TxFifoFull ;
input Uart0TxFifoEmpty ;
input Uart1RxFifoFull ;
input Uart0RxFifoFull ;
input Uart3RxFifoEmpty ;
input Uart1RxFifoEmpty ;
input Uart0RxFifoEmpty ;
input shot_i ;
output ReadUart3_1z ;
output ReadUart2_1z ;
output ReadUart1_1z ;
output ReadUart0_1z ;
output RegisterSpaceWriteAck ;
output RegisterSpaceReadAck ;
output Oe2_c ;
output Oe1_c ;
output Oe0_c ;
output WriteUart3_1z ;
output WriteUart2_1z ;
output WriteUart1_1z ;
output WriteUart0_1z ;
input MasterReset_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output Uart3FifoReset_i_arst_i ;
output Uart2FifoReset_i_arst_i ;
output Uart1FifoReset_i_arst_i ;
output Uart0FifoReset_i_arst_i ;
output Uart0FifoReset_i_data_i ;
output Uart1FifoReset_i_data_i ;
output Uart2FifoReset_i_data_i ;
output Uart3FifoReset_i_data_i ;
wire RamAddress_12 ;
wire RamAddress_13 ;
wire RamAddress_6 ;
wire RamAddress_8 ;
wire RamAddress_9 ;
wire RamAddress_10 ;
wire RamAddress_11 ;
wire RamAddress_0 ;
wire RamAddress_1 ;
wire RamBusCE_i ;
wire RamBusWrnRd_i ;
wire Uart2RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire Uart2RxFifoFull ;
wire Uart3TxFifoEmpty ;
wire Uart1TxFifoEmpty ;
wire Uart2TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire Uart2TxFifoFull ;
wire Uart1TxFifoFull ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire Uart1RxFifoFull ;
wire Uart0RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart1RxFifoEmpty ;
wire Uart0RxFifoEmpty ;
wire shot_i ;
wire ReadUart3_1z ;
wire ReadUart2_1z ;
wire ReadUart1_1z ;
wire ReadUart0_1z ;
wire RegisterSpaceWriteAck ;
wire RegisterSpaceReadAck ;
wire Oe2_c ;
wire Oe1_c ;
wire Oe0_c ;
wire WriteUart3_1z ;
wire WriteUart2_1z ;
wire WriteUart1_1z ;
wire WriteUart0_1z ;
wire MasterReset_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire Uart3FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire [31:0] un1_serialnumber_1_iv_Z;
wire [30:4] un1_serialnumber_0_iv_Z;
wire [3:1] un1_serialnumber_1_iv_i_Z;
wire [26:16] un1_serialnumber;
wire [2:1] Uart2RxFifoCount_m;
wire [26:0] un1_serialnumber_1_iv_1_Z;
wire [7:0] Uart2RxFifoData_m;
wire [22:4] un1_serialnumber_0_iv_1_Z;
wire [4:4] un1_serialnumber_0_iv_1_0_Z;
wire [20:4] un1_serialnumber_0_iv_2_Z;
wire [8:8] un1_serialnumber_0_iv_4_1_Z;
wire [14:8] un1_serialnumber_0_iv_4_Z;
wire [3:0] un1_serialnumber_1_iv_7_Z;
wire [1:1] un1_serialnumber_1_iv_10_Z;
wire [3:3] un1_serialnumber_1_iv_8_Z;
wire [18:18] un1_serialnumber_1_iv_1_a9_1_0;
wire [18:18] un1_serialnumber_1_iv_1_a9_6_1_Z;
wire [6:5] Uart3RxFifoData_m;
wire [18:18] un1_serialnumber_1_iv_1_1_Z;
wire [25:11] un1_serialnumber_1_iv_1_0_Z;
wire [7:0] Uart0ClkDivider_i_m;
wire [3:1] Uart1RxFifoData_i_m;
wire [3:1] Uart2RxFifoData_i_m;
wire [9:0] Uart0RxFifoCount_m;
wire [4:0] Uart1ClkDivider_i_m;
wire [9:1] Uart1RxFifoCount_m;
wire [9:2] Uart3RxFifoCount_m;
wire [6:4] Uart2ClkDivider_i_m;
wire [5:5] Uart3ClkDivider_i_m;
wire [28:0] un1_serialnumber_1_iv_0_Z;
wire [15:15] un1_serialnumber_1_iv_0;
wire [19:2] un1_serialnumber_1_iv_4_Z;
wire [15:2] un1_serialnumber_1_iv_2_Z;
wire [2:1] un1_serialnumber_1_iv_5_Z;
wire [27:0] un1_serialnumber_1_iv_3_Z;
wire [1:1] un1_serialnumber_1_iv_2_0_Z;
wire [24:14] un1_serialnumber_0_iv_0_Z;
wire [18:18] un1_serialnumber_1_iv_1_4_Z;
wire [18:18] un1_serialnumber_1_iv_1_3_Z;
wire [20:20] un1_serialnumber_1;
wire [25:16] un1_serialnumber_3;
wire [2:1] un1_serialnumber_1_iv_9_Z;
wire [0:0] un1_serialnumber_1_iv_6_Z;
wire [24:9] un1_serialnumber_0_iv_3_Z;
wire Uart3FifoReset_i_arst ;
wire N_137_i ;
wire Uart0FifoReset_i_arst ;
wire N_140_i ;
wire Uart1FifoReset_i_arst ;
wire N_139_i ;
wire Uart2FifoReset_i_arst ;
wire N_138_i ;
wire LastWriteReq_Z ;
wire VCC ;
wire WriteReq ;
wire GND ;
wire LastReadReq_Z ;
wire ReadReq ;
wire Uart0FifoReset_Z ;
wire N_76_i ;
wire Uart1FifoReset_Z ;
wire N_74_i ;
wire Uart2FifoReset_Z ;
wire N_72_i ;
wire Uart3FifoReset_Z ;
wire N_70_i ;
wire WriteUart0_5_iv_i_Z ;
wire N_67_i ;
wire N_65_i ;
wire N_63_i ;
wire Uart0ClkDivider_i_1_sqmuxa ;
wire HVDis2_i_Z ;
wire HVDis2_i_1_sqmuxa ;
wire PowernEnHV_i_Z ;
wire Uart3OE_i_Z ;
wire Ux1SelJmp_i_Z ;
wire nHVEn1_i_Z ;
wire N_55_i ;
wire N_53_i ;
wire N_61_i ;
wire N_59_i ;
wire N_57_i ;
wire N_78_i ;
wire un1_rst_1_i_0_Z ;
wire un1_serialnumber_1_iv_i ;
wire Uart2TxFifoData_1_sqmuxa ;
wire Uart0TxFifoData_0_sqmuxa ;
wire Uart1TxFifoData_1_sqmuxa ;
wire un14_readreq_3 ;
wire un3_registerspacewritereq_0_a2_0_1_Z ;
wire N_2865 ;
wire un1_rst_1_i_a2_5_out ;
wire un1_address_19_Z ;
wire un1_address_13_Z ;
wire un1_address_12_Z ;
wire un1_address_20_Z ;
wire un1_address_1_Z ;
wire N_105 ;
wire un1_address_20_1_Z ;
wire un1_address_20_0_Z ;
wire un1_address_6_Z ;
wire un1_address_15_Z ;
wire un1_address_14_Z ;
wire Uart0RxFifoFull_i_m ;
wire Uart0TxFifoFull_i_m ;
wire un1_address_16_RNIVTIJ_Z ;
wire ReadUart3_1_sqmuxa_0_a2_0_Z ;
wire Uart1FifoReset_1_sqmuxa_0 ;
wire Uart0FifoReset_1_sqmuxa_2_0_a2_0_0_Z ;
wire un3_registerspacewritereq_0_a2_0_0_Z ;
wire LastReadReq_1_sqmuxa ;
wire LastWriteReq_1_sqmuxa ;
wire un1_address_16_2 ;
wire un1_address_12_1_Z ;
wire un1_address_6_1_Z ;
wire N_2869 ;
wire N_100 ;
wire un1_rst_1_i_a2_2_0_Z ;
wire Uart1FifoReset_1_sqmuxa_2_Z ;
wire Uart0FifoReset_1_sqmuxa_2_Z ;
wire Uart0FifoReset_1_sqmuxa_1_Z ;
wire un1_rst_1_i_a2_1_0_0 ;
wire un1_address_17_Z ;
wire N_699 ;
wire un1_address_18_Z ;
wire un1_address_11_Z ;
wire un1_address_7_Z ;
wire N_2877 ;
wire N_694 ;
wire N_693 ;
wire un1_address_8_Z ;
wire un1_address_inv ;
wire N_2876 ;
wire HVDis2_i_1_sqmuxa_0_a2_1_Z ;
wire Uart1FifoReset_1_sqmuxa_3_Z ;
wire Uart2FifoReset_1_sqmuxa_0_a2_0_0_Z ;
wire N_2867 ;
wire Uart0FifoReset_1_sqmuxa_i_2_0 ;
wire un1_address_16_Z ;
wire Uart0RxFifoEmpty_m ;
wire Uart1RxFifoEmpty_m ;
wire Uart3RxFifoEmpty_m ;
wire Uart1RxFifoFull_i_m ;
wire Uart0TxFifoEmpty_i_m ;
wire Uart1TxFifoFull_i_m ;
wire Uart0FifoReset_1_sqmuxa_Z ;
wire Uart1FifoReset_1_sqmuxa_Z ;
wire Uart2FifoReset_1_sqmuxa ;
wire Uart3FifoReset_1_sqmuxa ;
wire WriteUart0_0_sqmuxa ;
wire WriteUart1_1_sqmuxa ;
wire WriteUart2_1_sqmuxa ;
wire WriteUart3_1_sqmuxa ;
wire ReadUart0_1_sqmuxa ;
wire ReadUart1_1_sqmuxa ;
wire ReadUart2_1_sqmuxa ;
wire ReadUart3_1_sqmuxa ;
wire N_2872 ;
wire N_2868 ;
wire un1_address_15_RNIJ83V_Z ;
wire N_132 ;
wire un1_rst_1_i_0_0_tz_Z ;
wire N_418 ;
wire N_417 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire N_179 ;
wire N_178 ;
  CLKINT Uart3FifoReset_RNIT71C_0 (
	.Y(Uart3FifoReset_i_arst),
	.A(N_137_i)
);
  CLKINT Uart0FifoReset_RNIQCKC_0 (
	.Y(Uart0FifoReset_i_arst),
	.A(N_140_i)
);
  CLKINT Uart1FifoReset_RNIRLOH_0 (
	.Y(Uart1FifoReset_i_arst),
	.A(N_139_i)
);
  CLKINT Uart2FifoReset_RNISUSM_0 (
	.Y(Uart2FifoReset_i_arst),
	.A(N_138_i)
);
  CFG1 Uart3FifoReset_RNIT71C_1 (
	.A(N_137_i),
	.Y(Uart3FifoReset_i_data_i)
);
defparam Uart3FifoReset_RNIT71C_1.INIT=2'h1;
  CFG1 Uart2FifoReset_RNISUSM_1 (
	.A(N_138_i),
	.Y(Uart2FifoReset_i_data_i)
);
defparam Uart2FifoReset_RNISUSM_1.INIT=2'h1;
  CFG1 Uart1FifoReset_RNIRLOH_1 (
	.A(N_139_i),
	.Y(Uart1FifoReset_i_data_i)
);
defparam Uart1FifoReset_RNIRLOH_1.INIT=2'h1;
  CFG1 Uart0FifoReset_RNIQCKC_1 (
	.A(N_140_i),
	.Y(Uart0FifoReset_i_data_i)
);
defparam Uart0FifoReset_RNIQCKC_1.INIT=2'h1;
  CFG1 Uart0FifoReset_RNIQCKC_2 (
	.A(Uart0FifoReset_i_arst),
	.Y(Uart0FifoReset_i_arst_i)
);
defparam Uart0FifoReset_RNIQCKC_2.INIT=2'h1;
  CFG1 Uart1FifoReset_RNIRLOH_2 (
	.A(Uart1FifoReset_i_arst),
	.Y(Uart1FifoReset_i_arst_i)
);
defparam Uart1FifoReset_RNIRLOH_2.INIT=2'h1;
  CFG1 Uart2FifoReset_RNISUSM_2 (
	.A(Uart2FifoReset_i_arst),
	.Y(Uart2FifoReset_i_arst_i)
);
defparam Uart2FifoReset_RNISUSM_2.INIT=2'h1;
  CFG1 Uart3FifoReset_RNIT71C_2 (
	.A(Uart3FifoReset_i_arst),
	.Y(Uart3FifoReset_i_arst_i)
);
defparam Uart3FifoReset_RNIT71C_2.INIT=2'h1;
// @44:288
  SLE LastWriteReq (
	.Q(LastWriteReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE LastReadReq (
	.Q(LastReadReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart0FifoReset (
	.Q(Uart0FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_76_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart1FifoReset (
	.Q(Uart1FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_74_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart2FifoReset (
	.Q(Uart2FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_72_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart3FifoReset (
	.Q(Uart3FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_70_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteUart0 (
	.Q(WriteUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart0_5_iv_i_Z),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteUart1 (
	.Q(WriteUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_67_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteUart2 (
	.Q(WriteUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_65_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteUart3 (
	.Q(WriteUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_63_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[0]  (
	.Q(Uart0ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE HVDis2_i (
	.Q(HVDis2_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[26]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE PowernEnHV_i (
	.Q(PowernEnHV_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[24]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart0OE_i (
	.Q(Oe0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[16]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart1OE_i (
	.Q(Oe1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[17]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart2OE_i (
	.Q(Oe2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[18]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart3OE_i (
	.Q(Uart3OE_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[19]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Ux1SelJmp_i (
	.Q(Ux1SelJmp_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[20]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE nHVEn1_i (
	.Q(nHVEn1_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[25]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadAck (
	.Q(RegisterSpaceReadAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_55_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteAck (
	.Q(RegisterSpaceWriteAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_53_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadUart0 (
	.Q(ReadUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_61_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadUart1 (
	.Q(ReadUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_59_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadUart2 (
	.Q(ReadUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_57_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadUart3 (
	.Q(ReadUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_78_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[7]  (
	.Q(Uart1ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[15]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[6]  (
	.Q(Uart1ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[14]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[5]  (
	.Q(Uart1ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[13]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[4]  (
	.Q(Uart1ClkDivider[4]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[12]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[3]  (
	.Q(Uart1ClkDivider[3]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[11]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[2]  (
	.Q(Uart1ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[10]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[1]  (
	.Q(Uart1ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[9]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[0]  (
	.Q(Uart1ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[8]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[7]  (
	.Q(Uart0ClkDivider[7]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[6]  (
	.Q(Uart0ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[5]  (
	.Q(Uart0ClkDivider[5]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[4]  (
	.Q(Uart0ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[3]  (
	.Q(Uart0ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[2]  (
	.Q(Uart0ClkDivider[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[1]  (
	.Q(Uart0ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[10]  (
	.Q(DMMainPorts_1_RamBusDataOut[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[10]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[9]  (
	.Q(DMMainPorts_1_RamBusDataOut[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[9]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[8]  (
	.Q(DMMainPorts_1_RamBusDataOut[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[8]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[7]  (
	.Q(DMMainPorts_1_RamBusDataOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[7]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[6]  (
	.Q(DMMainPorts_1_RamBusDataOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[6]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[5]  (
	.Q(DMMainPorts_1_RamBusDataOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[5]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[4]  (
	.Q(DMMainPorts_1_RamBusDataOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[4]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[3]  (
	.Q(DMMainPorts_1_RamBusDataOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[3]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[2]  (
	.Q(DMMainPorts_1_RamBusDataOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[2]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[1]  (
	.Q(DMMainPorts_1_RamBusDataOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[1]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[0]  (
	.Q(DMMainPorts_1_RamBusDataOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[0]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[25]  (
	.Q(DMMainPorts_1_RamBusDataOut[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[25]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[24]  (
	.Q(DMMainPorts_1_RamBusDataOut[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[24]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[23]  (
	.Q(DMMainPorts_1_RamBusDataOut[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[23]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[22]  (
	.Q(DMMainPorts_1_RamBusDataOut[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[22]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[21]  (
	.Q(DMMainPorts_1_RamBusDataOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[21]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[20]  (
	.Q(DMMainPorts_1_RamBusDataOut[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[20]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[19]  (
	.Q(DMMainPorts_1_RamBusDataOut[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[19]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[18]  (
	.Q(DMMainPorts_1_RamBusDataOut[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[17]  (
	.Q(DMMainPorts_1_RamBusDataOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[17]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[16]  (
	.Q(DMMainPorts_1_RamBusDataOut[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[16]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[15]  (
	.Q(DMMainPorts_1_RamBusDataOut[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[15]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[14]  (
	.Q(DMMainPorts_1_RamBusDataOut[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[14]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[13]  (
	.Q(DMMainPorts_1_RamBusDataOut[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[13]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[12]  (
	.Q(DMMainPorts_1_RamBusDataOut[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[12]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[11]  (
	.Q(DMMainPorts_1_RamBusDataOut[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[11]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[31]  (
	.Q(DMMainPorts_1_RamBusDataOut[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[31]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[30]  (
	.Q(DMMainPorts_1_RamBusDataOut[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[30]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[29]  (
	.Q(DMMainPorts_1_RamBusDataOut[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[29]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[28]  (
	.Q(DMMainPorts_1_RamBusDataOut[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[28]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[27]  (
	.Q(DMMainPorts_1_RamBusDataOut[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[27]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[26]  (
	.Q(DMMainPorts_1_RamBusDataOut[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[26]),
	.EN(un1_rst_1_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[7]  (
	.Q(Uart3ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[31]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[6]  (
	.Q(Uart3ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[30]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[5]  (
	.Q(Uart3ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[29]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[4]  (
	.Q(Uart3ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[28]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[3]  (
	.Q(Uart3ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[27]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[2]  (
	.Q(Uart3ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[26]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[1]  (
	.Q(Uart3ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[25]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[0]  (
	.Q(Uart3ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[24]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[6]  (
	.Q(Uart2TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[5]  (
	.Q(Uart2TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[4]  (
	.Q(Uart2TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[3]  (
	.Q(Uart2TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[2]  (
	.Q(Uart2TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[1]  (
	.Q(Uart2TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[0]  (
	.Q(Uart2TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[7]  (
	.Q(Uart2ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[23]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[6]  (
	.Q(Uart2ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[22]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[5]  (
	.Q(Uart2ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[21]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[4]  (
	.Q(Uart2ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[20]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[3]  (
	.Q(Uart2ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[19]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[2]  (
	.Q(Uart2ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[18]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[1]  (
	.Q(Uart2ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[17]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[0]  (
	.Q(Uart2ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[16]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[5]  (
	.Q(Uart0TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[4]  (
	.Q(Uart0TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[3]  (
	.Q(Uart0TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[2]  (
	.Q(Uart0TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[1]  (
	.Q(Uart0TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[0]  (
	.Q(Uart0TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[7]  (
	.Q(Uart1TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[6]  (
	.Q(Uart1TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[5]  (
	.Q(Uart1TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[4]  (
	.Q(Uart1TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[3]  (
	.Q(Uart1TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[2]  (
	.Q(Uart1TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[1]  (
	.Q(Uart1TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[0]  (
	.Q(Uart1TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[7]  (
	.Q(Uart2TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[7]  (
	.Q(Uart0TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[6]  (
	.Q(Uart0TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  CFG4 un14_readreq_3_0_a2_RNIRQLS (
	.A(Address[7]),
	.B(un14_readreq_3),
	.C(Uart2RxFifoCount[2]),
	.D(Address[4]),
	.Y(Uart2RxFifoCount_m[2])
);
defparam un14_readreq_3_0_a2_RNIRQLS.INIT=16'h0080;
// @44:288
  CFG4 un14_readreq_3_0_a2_RNIQPLS (
	.A(Address[7]),
	.B(un14_readreq_3),
	.C(Uart2RxFifoCount[1]),
	.D(Address[4]),
	.Y(Uart2RxFifoCount_m[1])
);
defparam un14_readreq_3_0_a2_RNIQPLS.INIT=16'h0080;
// @46:772
  CFG3 un3_registerspacewritereq_0_a2_0 (
	.A(RamAddress_12),
	.B(RamAddress_13),
	.C(un3_registerspacewritereq_0_a2_0_1_Z),
	.Y(N_2865)
);
defparam un3_registerspacewritereq_0_a2_0.INIT=8'h10;
// @44:288
  CFG3 un1_rst_1_i_a2_5_s (
	.A(RamAddress_6),
	.B(Address[5]),
	.C(Address[7]),
	.Y(un1_rst_1_i_a2_5_out)
);
defparam un1_rst_1_i_a2_5_s.INIT=8'h10;
// @44:455
  CFG4 un1_address_19 (
	.A(Address[4]),
	.B(Address[2]),
	.C(Address[3]),
	.D(Address[5]),
	.Y(un1_address_19_Z)
);
defparam un1_address_19.INIT=16'h0080;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[25]  (
	.A(Uart1RxFifoCount[7]),
	.B(Uart2RxFifoCount[7]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_1_Z[25])
);
defparam \un1_serialnumber_1_iv_1[25] .INIT=16'hEAC0;
// @44:288
  CFG4 \un1_serialnumber_0_iv[4]  (
	.A(Uart2RxFifoData_m[4]),
	.B(un1_serialnumber_0_iv_1_Z[4]),
	.C(un1_serialnumber_0_iv_1_0_Z[4]),
	.D(un1_serialnumber_0_iv_2_Z[4]),
	.Y(un1_serialnumber_0_iv_Z[4])
);
defparam \un1_serialnumber_0_iv[4] .INIT=16'hFFEF;
// @44:288
  CFG3 \un1_serialnumber_0_iv_1_0[4]  (
	.A(un1_address_20_Z),
	.B(un1_address_1_Z),
	.C(Uart3RxFifoData[4]),
	.Y(un1_serialnumber_0_iv_1_0_Z[4])
);
defparam \un1_serialnumber_0_iv_1_0[4] .INIT=8'h15;
// @44:288
  CFG4 un1_address_20 (
	.A(un14_readreq_3),
	.B(N_105),
	.C(un1_address_20_1_Z),
	.D(un1_address_20_0_Z),
	.Y(un1_address_20_Z)
);
defparam un1_address_20.INIT=16'hFF0B;
// @44:288
  CFG2 un1_address_20_1 (
	.A(Address[5]),
	.B(Address[4]),
	.Y(un1_address_20_1_Z)
);
defparam un1_address_20_1.INIT=4'h7;
// @44:288
  CFG4 \un1_serialnumber_0_iv_4[8]  (
	.A(un1_serialnumber_0_iv_4_1_Z[8]),
	.B(Uart1RxFifoCount[0]),
	.C(un1_address_12_Z),
	.D(un1_address_6_Z),
	.Y(un1_serialnumber_0_iv_4_Z[8])
);
defparam \un1_serialnumber_0_iv_4[8] .INIT=16'hFFD5;
// @44:288
  CFG4 \un1_serialnumber_0_iv_4_1[8]  (
	.A(Uart3RxFifoCount[0]),
	.B(Address[7]),
	.C(un1_address_15_Z),
	.D(N_105),
	.Y(un1_serialnumber_0_iv_4_1_Z[8])
);
defparam \un1_serialnumber_0_iv_4_1[8] .INIT=16'h0F07;
// @44:288
  CFG4 \un1_serialnumber_1_iv_10[1]  (
	.A(un1_address_14_Z),
	.B(un1_serialnumber_1_iv_7_Z[1]),
	.C(Uart0ClkDivider[1]),
	.D(Uart0RxFifoFull_i_m),
	.Y(un1_serialnumber_1_iv_10_Z[1])
);
defparam \un1_serialnumber_1_iv_10[1] .INIT=16'hFFCE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_8[3]  (
	.A(Uart0ClkDivider[3]),
	.B(Uart0TxFifoFull_i_m),
	.C(un1_address_16_RNIVTIJ_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_8_Z[3])
);
defparam \un1_serialnumber_1_iv_8[3] .INIT=16'hFDFC;
// @44:212
  CFG2 ReadUart3_1_sqmuxa_0_a2_0 (
	.A(Address[3]),
	.B(LastReadReq_Z),
	.Y(ReadUart3_1_sqmuxa_0_a2_0_Z)
);
defparam ReadUart3_1_sqmuxa_0_a2_0.INIT=4'h2;
// @44:213
  CFG2 Uart1FifoReset_1_sqmuxa_0_0 (
	.A(Address[3]),
	.B(Address[7]),
	.Y(Uart1FifoReset_1_sqmuxa_0)
);
defparam Uart1FifoReset_1_sqmuxa_0_0.INIT=4'h1;
// @44:213
  CFG2 Uart0FifoReset_1_sqmuxa_2_0_a2_0_0 (
	.A(RamAddress_8),
	.B(RamAddress_9),
	.Y(Uart0FifoReset_1_sqmuxa_2_0_a2_0_0_Z)
);
defparam Uart0FifoReset_1_sqmuxa_2_0_a2_0_0.INIT=4'h1;
// @46:772
  CFG2 un3_registerspacewritereq_0_a2_0_1 (
	.A(RamAddress_10),
	.B(RamAddress_11),
	.Y(un3_registerspacewritereq_0_a2_0_1_Z)
);
defparam un3_registerspacewritereq_0_a2_0_1.INIT=4'h1;
// @46:772
  CFG2 un3_registerspacewritereq_0_a2_0_0 (
	.A(RamAddress_12),
	.B(RamAddress_13),
	.Y(un3_registerspacewritereq_0_a2_0_0_Z)
);
defparam un3_registerspacewritereq_0_a2_0_0.INIT=4'h1;
// @44:504
  CFG2 LastReadReq_1_sqmuxa_0_a2 (
	.A(ReadReq),
	.B(LastReadReq_Z),
	.Y(LastReadReq_1_sqmuxa)
);
defparam LastReadReq_1_sqmuxa_0_a2.INIT=4'h1;
// @44:624
  CFG2 LastWriteReq_1_sqmuxa_0_a2 (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.Y(LastWriteReq_1_sqmuxa)
);
defparam LastWriteReq_1_sqmuxa_0_a2.INIT=4'h1;
// @44:442
  CFG2 un1_address_16_2_0_a2 (
	.A(Address[7]),
	.B(Address[2]),
	.Y(un1_address_16_2)
);
defparam un1_address_16_2_0_a2.INIT=4'h1;
// @44:408
  CFG2 un1_address_1 (
	.A(Address[7]),
	.B(Address[4]),
	.Y(un1_address_1_Z)
);
defparam un1_address_1.INIT=4'h8;
// @44:373
  CFG2 un1_address_12_1 (
	.A(Address[4]),
	.B(Address[2]),
	.Y(un1_address_12_1_Z)
);
defparam un1_address_12_1.INIT=4'h8;
// @44:320
  CFG2 un1_address_6_1 (
	.A(Address[4]),
	.B(Address[2]),
	.Y(un1_address_6_1_Z)
);
defparam un1_address_6_1.INIT=4'h4;
// @44:520
  CFG2 HVDis2_i_1_sqmuxa_0_a2_1 (
	.A(Address[5]),
	.B(RamAddress_6),
	.Y(N_2869)
);
defparam HVDis2_i_1_sqmuxa_0_a2_1.INIT=4'h1;
// @44:367
  CFG2 un14_readreq_3_0_a2 (
	.A(Address[3]),
	.B(Address[2]),
	.Y(un14_readreq_3)
);
defparam un14_readreq_3_0_a2.INIT=4'h1;
// @44:288
  CFG2 un1_rst_1_i_o2 (
	.A(Address[4]),
	.B(Address[2]),
	.Y(N_100)
);
defparam un1_rst_1_i_o2.INIT=4'hE;
// @44:386
  CFG2 un1_address_5_1_i_o2 (
	.A(Address[3]),
	.B(Address[2]),
	.Y(N_105)
);
defparam un1_address_5_1_i_o2.INIT=4'h7;
// @44:288
  CFG3 un1_rst_1_i_a2_2_0 (
	.A(Address[4]),
	.B(LastReadReq_Z),
	.C(shot_i),
	.Y(un1_rst_1_i_a2_2_0_Z)
);
defparam un1_rst_1_i_a2_2_0.INIT=8'h01;
// @44:213
  CFG3 Uart1FifoReset_1_sqmuxa_2 (
	.A(RamAddress_6),
	.B(Address[5]),
	.C(un1_address_12_1_Z),
	.Y(Uart1FifoReset_1_sqmuxa_2_Z)
);
defparam Uart1FifoReset_1_sqmuxa_2.INIT=8'h80;
// @44:213
  CFG3 Uart0FifoReset_1_sqmuxa_2 (
	.A(Address[3]),
	.B(un1_address_16_2),
	.C(Address[5]),
	.Y(Uart0FifoReset_1_sqmuxa_2_Z)
);
defparam Uart0FifoReset_1_sqmuxa_2.INIT=8'h80;
// @44:213
  CFG4 Uart0FifoReset_1_sqmuxa_1 (
	.A(RamAddress_0),
	.B(RamAddress_1),
	.C(Address[4]),
	.D(RamAddress_6),
	.Y(Uart0FifoReset_1_sqmuxa_1_Z)
);
defparam Uart0FifoReset_1_sqmuxa_1.INIT=16'h0100;
// @44:288
  CFG2 un1_rst_1_i_a2_1_0_1 (
	.A(N_100),
	.B(Address[7]),
	.Y(un1_rst_1_i_a2_1_0_0)
);
defparam un1_rst_1_i_a2_1_0_1.INIT=4'h2;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1_a9_1_1[18]  (
	.A(Address[4]),
	.B(Uart0RxFifoCount[0]),
	.C(Address[2]),
	.Y(un1_serialnumber_1_iv_1_a9_1_0[18])
);
defparam \un1_serialnumber_1_iv_1_a9_1_1[18] .INIT=8'h51;
// @44:288
  CFG2 \un1_serialnumber_1_iv_1_a9_6_1[18]  (
	.A(un14_readreq_3),
	.B(Uart2ClkDivider[2]),
	.Y(un1_serialnumber_1_iv_1_a9_6_1_Z[18])
);
defparam \un1_serialnumber_1_iv_1_a9_6_1[18] .INIT=4'h2;
// @44:373
  CFG3 un1_address_12 (
	.A(Address[3]),
	.B(un1_address_12_1_Z),
	.C(Address[5]),
	.Y(un1_address_12_Z)
);
defparam un1_address_12.INIT=8'h40;
// @44:446
  CFG3 un1_address_17 (
	.A(Address[3]),
	.B(un1_address_12_1_Z),
	.C(Address[5]),
	.Y(un1_address_17_Z)
);
defparam un1_address_17.INIT=8'h04;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1_a9_5[18]  (
	.A(un1_address_12_1_Z),
	.B(Uart1RxFifoCount[0]),
	.C(Address[3]),
	.Y(N_699)
);
defparam \un1_serialnumber_1_iv_1_a9_5[18] .INIT=8'h02;
// @44:392
  CFG3 un1_address_13 (
	.A(Address[4]),
	.B(Address[7]),
	.C(un14_readreq_3),
	.Y(un1_address_13_Z)
);
defparam un1_address_13.INIT=8'h40;
// @44:450
  CFG4 un1_address_18 (
	.A(Address[4]),
	.B(Address[2]),
	.C(Address[3]),
	.D(Address[5]),
	.Y(un1_address_18_Z)
);
defparam un1_address_18.INIT=16'h0020;
// @44:438
  CFG4 un1_address_15 (
	.A(Address[7]),
	.B(Address[3]),
	.C(Address[4]),
	.D(Address[5]),
	.Y(un1_address_15_Z)
);
defparam un1_address_15.INIT=16'h0004;
// @44:370
  CFG4 un1_address_11 (
	.A(Address[4]),
	.B(Address[2]),
	.C(Address[3]),
	.D(Address[5]),
	.Y(un1_address_11_Z)
);
defparam un1_address_11.INIT=16'h2000;
// @44:348
  CFG4 un1_address_7 (
	.A(Address[4]),
	.B(Address[2]),
	.C(Address[3]),
	.D(Address[5]),
	.Y(un1_address_7_Z)
);
defparam un1_address_7.INIT=16'h0400;
// @44:288
  CFG3 un1_rst_1_i_a2_6 (
	.A(shot_i),
	.B(ReadReq),
	.C(LastReadReq_Z),
	.Y(N_2877)
);
defparam un1_rst_1_i_a2_6.INIT=8'h04;
// @44:288
  CFG2 \un1_serialnumber_1_iv_3_RNO[5]  (
	.A(Uart3RxFifoData[5]),
	.B(un1_address_1_Z),
	.Y(Uart3RxFifoData_m[5])
);
defparam \un1_serialnumber_1_iv_3_RNO[5] .INIT=4'h8;
// @44:288
  CFG2 \un1_serialnumber_1_iv_3_RNO[6]  (
	.A(Uart3RxFifoData[6]),
	.B(un1_address_1_Z),
	.Y(Uart3RxFifoData_m[6])
);
defparam \un1_serialnumber_1_iv_3_RNO[6] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_a9_0[18]  (
	.A(Address[7]),
	.B(Address[3]),
	.C(Uart3RxFifoCount[0]),
	.D(Address[2]),
	.Y(N_694)
);
defparam \un1_serialnumber_1_iv_1_a9_0[18] .INIT=16'h2A00;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_a9[18]  (
	.A(Oe2_c),
	.B(Address[4]),
	.C(Address[5]),
	.D(Address[3]),
	.Y(N_693)
);
defparam \un1_serialnumber_1_iv_1_a9[18] .INIT=16'h040C;
// @44:425
  CFG3 un1_address_14 (
	.A(Address[4]),
	.B(Address[5]),
	.C(un14_readreq_3),
	.Y(un1_address_14_Z)
);
defparam un1_address_14.INIT=8'h40;
// @44:351
  CFG3 un1_address_8 (
	.A(Address[5]),
	.B(N_105),
	.C(Address[4]),
	.Y(un1_address_8_Z)
);
defparam un1_address_8.INIT=8'h02;
// @44:317
  CFG3 un1_address_inv_0_a2 (
	.A(Address[7]),
	.B(N_100),
	.C(Address[5]),
	.Y(un1_address_inv)
);
defparam un1_address_inv_0_a2.INIT=8'h01;
// @44:520
  CFG3 HVDis2_i_1_sqmuxa_0_a2_2 (
	.A(shot_i),
	.B(WriteReq),
	.C(LastWriteReq_Z),
	.Y(N_2876)
);
defparam HVDis2_i_1_sqmuxa_0_a2_2.INIT=8'h04;
// @18:338
  CFG2 Uart3FifoReset_RNIT71C (
	.A(shot_i),
	.B(Uart3FifoReset_Z),
	.Y(N_137_i)
);
defparam Uart3FifoReset_RNIT71C.INIT=4'hE;
// @18:338
  CFG2 Uart2FifoReset_RNISUSM (
	.A(shot_i),
	.B(Uart2FifoReset_Z),
	.Y(N_138_i)
);
defparam Uart2FifoReset_RNISUSM.INIT=4'hE;
// @18:338
  CFG2 Uart1FifoReset_RNIRLOH (
	.A(shot_i),
	.B(Uart1FifoReset_Z),
	.Y(N_139_i)
);
defparam Uart1FifoReset_RNIRLOH.INIT=4'hE;
// @18:338
  CFG2 Uart0FifoReset_RNIQCKC (
	.A(shot_i),
	.B(Uart0FifoReset_Z),
	.Y(N_140_i)
);
defparam Uart0FifoReset_RNIQCKC.INIT=4'hE;
// @44:520
  CFG4 HVDis2_i_1_sqmuxa_0_a2_1_0 (
	.A(Address[7]),
	.B(Address[4]),
	.C(N_105),
	.D(N_2869),
	.Y(HVDis2_i_1_sqmuxa_0_a2_1_Z)
);
defparam HVDis2_i_1_sqmuxa_0_a2_1_0.INIT=16'h0400;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_1[18]  (
	.A(Address[2]),
	.B(Address[4]),
	.C(Address[3]),
	.D(N_694),
	.Y(un1_serialnumber_1_iv_1_1_Z[18])
);
defparam \un1_serialnumber_1_iv_1_1[18] .INIT=16'hFF40;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_0[18]  (
	.A(Address[7]),
	.B(Uart2RxFifoCount[0]),
	.C(un1_address_1_Z),
	.D(Address[3]),
	.Y(un1_serialnumber_1_iv_1_0_Z[18])
);
defparam \un1_serialnumber_1_iv_1_0[18] .INIT=16'hF0F2;
// @44:213
  CFG4 Uart1FifoReset_1_sqmuxa_3 (
	.A(RamAddress_0),
	.B(RamAddress_1),
	.C(Uart1FifoReset_1_sqmuxa_2_Z),
	.D(Uart1FifoReset_1_sqmuxa_0),
	.Y(Uart1FifoReset_1_sqmuxa_3_Z)
);
defparam Uart1FifoReset_1_sqmuxa_3.INIT=16'h1000;
// @44:288
  CFG4 un1_address_20_0 (
	.A(Address[2]),
	.B(Address[7]),
	.C(Address[3]),
	.D(un1_address_7_Z),
	.Y(un1_address_20_0_Z)
);
defparam un1_address_20_0.INIT=16'hFF40;
// @44:213
  CFG2 Uart2FifoReset_1_sqmuxa_0_a2_0_0 (
	.A(un1_rst_1_i_a2_5_out),
	.B(LastWriteReq_Z),
	.Y(Uart2FifoReset_1_sqmuxa_0_a2_0_0_Z)
);
defparam Uart2FifoReset_1_sqmuxa_0_a2_0_0.INIT=4'h2;
// @44:520
  CFG4 HVDis2_i_1_sqmuxa_0_a2_3 (
	.A(Uart0FifoReset_1_sqmuxa_2_0_a2_0_0_Z),
	.B(N_2865),
	.C(RamAddress_1),
	.D(RamAddress_0),
	.Y(N_2867)
);
defparam HVDis2_i_1_sqmuxa_0_a2_3.INIT=16'h0008;
// @44:213
  CFG3 Uart0FifoReset_1_sqmuxa_2_0_0_a2 (
	.A(Uart0FifoReset_1_sqmuxa_2_0_a2_0_0_Z),
	.B(N_2865),
	.C(LastWriteReq_Z),
	.Y(Uart0FifoReset_1_sqmuxa_i_2_0)
);
defparam Uart0FifoReset_1_sqmuxa_2_0_0_a2.INIT=8'h08;
// @44:320
  CFG4 un1_address_6 (
	.A(Address[3]),
	.B(un1_address_6_1_Z),
	.C(Address[5]),
	.D(Address[7]),
	.Y(un1_address_6_Z)
);
defparam un1_address_6.INIT=16'h0004;
// @44:442
  CFG4 un1_address_16 (
	.A(Address[3]),
	.B(un1_address_16_2),
	.C(Address[4]),
	.D(Address[5]),
	.Y(un1_address_16_Z)
);
defparam un1_address_16.INIT=16'h0040;
// @44:288
  CFG4 \un1_serialnumber_1_iv_7_RNO_0[0]  (
	.A(Uart0RxFifoEmpty),
	.B(Address[5]),
	.C(Address[3]),
	.D(N_100),
	.Y(Uart0RxFifoEmpty_m)
);
defparam \un1_serialnumber_1_iv_7_RNO_0[0] .INIT=16'h0080;
// @44:288
  CFG2 \un1_serialnumber_1_iv_6_RNO[0]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoEmpty),
	.Y(Uart1RxFifoEmpty_m)
);
defparam \un1_serialnumber_1_iv_6_RNO[0] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_RNO[0]  (
	.A(Address[2]),
	.B(Address[7]),
	.C(Address[3]),
	.D(Uart2RxFifoData[0]),
	.Y(Uart2RxFifoData_m[0])
);
defparam \un1_serialnumber_1_iv_0_RNO[0] .INIT=16'h0800;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1_RNO[0]  (
	.A(Uart3RxFifoEmpty),
	.B(Address[7]),
	.C(N_105),
	.Y(Uart3RxFifoEmpty_m)
);
defparam \un1_serialnumber_1_iv_1_RNO[0] .INIT=8'h08;
// @44:288
  CFG2 \un1_serialnumber_1_iv_7_RNO[0]  (
	.A(un1_address_14_Z),
	.B(Uart0ClkDivider[0]),
	.Y(Uart0ClkDivider_i_m[0])
);
defparam \un1_serialnumber_1_iv_7_RNO[0] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_10_RNO[1]  (
	.A(Uart0RxFifoFull),
	.B(Address[5]),
	.C(Address[3]),
	.D(N_100),
	.Y(Uart0RxFifoFull_i_m)
);
defparam \un1_serialnumber_1_iv_10_RNO[1] .INIT=16'h0040;
// @44:288
  CFG2 \un1_serialnumber_1_iv_3_RNO[1]  (
	.A(Uart1RxFifoData[1]),
	.B(un1_address_11_Z),
	.Y(Uart1RxFifoData_i_m[1])
);
defparam \un1_serialnumber_1_iv_3_RNO[1] .INIT=4'h4;
// @44:288
  CFG2 \un1_serialnumber_1_iv_9_RNO[1]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoFull),
	.Y(Uart1RxFifoFull_i_m)
);
defparam \un1_serialnumber_1_iv_9_RNO[1] .INIT=4'h2;
// @44:288
  CFG4 \un1_serialnumber_1_iv_7_RNO[1]  (
	.A(Address[2]),
	.B(Address[7]),
	.C(Address[3]),
	.D(Uart2RxFifoData[1]),
	.Y(Uart2RxFifoData_i_m[1])
);
defparam \un1_serialnumber_1_iv_7_RNO[1] .INIT=16'h0008;
// @44:288
  CFG4 \un1_serialnumber_1_iv_5_RNO[2]  (
	.A(Uart0TxFifoEmpty),
	.B(Address[5]),
	.C(Address[3]),
	.D(N_100),
	.Y(Uart0TxFifoEmpty_i_m)
);
defparam \un1_serialnumber_1_iv_5_RNO[2] .INIT=16'h0040;
// @44:288
  CFG2 \un1_serialnumber_1_iv_2_RNO[2]  (
	.A(Uart1RxFifoData[2]),
	.B(un1_address_11_Z),
	.Y(Uart1RxFifoData_i_m[2])
);
defparam \un1_serialnumber_1_iv_2_RNO[2] .INIT=4'h4;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_RNO[2]  (
	.A(Address[2]),
	.B(Address[7]),
	.C(Address[3]),
	.D(Uart2RxFifoData[2]),
	.Y(Uart2RxFifoData_i_m[2])
);
defparam \un1_serialnumber_1_iv_1_RNO[2] .INIT=16'h0008;
// @44:288
  CFG4 \un1_serialnumber_1_iv_8_RNO[3]  (
	.A(Uart0TxFifoFull),
	.B(Address[5]),
	.C(Address[3]),
	.D(N_100),
	.Y(Uart0TxFifoFull_i_m)
);
defparam \un1_serialnumber_1_iv_8_RNO[3] .INIT=16'h0040;
// @44:288
  CFG2 \un1_serialnumber_1_iv_2_RNO[3]  (
	.A(Uart1RxFifoData[3]),
	.B(un1_address_11_Z),
	.Y(Uart1RxFifoData_i_m[3])
);
defparam \un1_serialnumber_1_iv_2_RNO[3] .INIT=4'h4;
// @44:288
  CFG2 \un1_serialnumber_1_iv_7_RNO[3]  (
	.A(un1_address_12_Z),
	.B(Uart1TxFifoFull),
	.Y(Uart1TxFifoFull_i_m)
);
defparam \un1_serialnumber_1_iv_7_RNO[3] .INIT=4'h2;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_RNO[3]  (
	.A(Address[2]),
	.B(Address[7]),
	.C(Address[3]),
	.D(Uart2RxFifoData[3]),
	.Y(Uart2RxFifoData_i_m[3])
);
defparam \un1_serialnumber_1_iv_1_RNO[3] .INIT=16'h0008;
// @44:288
  CFG4 \un1_serialnumber_0_iv_RNO[4]  (
	.A(Address[2]),
	.B(Address[7]),
	.C(Address[3]),
	.D(Uart2RxFifoData[4]),
	.Y(Uart2RxFifoData_m[4])
);
defparam \un1_serialnumber_0_iv_RNO[4] .INIT=16'h0800;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4_RNO[5]  (
	.A(Address[2]),
	.B(Address[7]),
	.C(Address[3]),
	.D(Uart2RxFifoData[5]),
	.Y(Uart2RxFifoData_m[5])
);
defparam \un1_serialnumber_1_iv_4_RNO[5] .INIT=16'h0800;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4_RNO[6]  (
	.A(Address[2]),
	.B(Address[7]),
	.C(Address[3]),
	.D(Uart2RxFifoData[6]),
	.Y(Uart2RxFifoData_m[6])
);
defparam \un1_serialnumber_1_iv_4_RNO[6] .INIT=16'h0800;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_RNO[7]  (
	.A(Address[2]),
	.B(Address[7]),
	.C(Address[3]),
	.D(Uart2RxFifoData[7]),
	.Y(Uart2RxFifoData_m[7])
);
defparam \un1_serialnumber_1_iv_0_RNO[7] .INIT=16'h0800;
// @44:288
  CFG2 \un1_serialnumber_1_iv_4_RNO[7]  (
	.A(un1_address_14_Z),
	.B(Uart0ClkDivider[7]),
	.Y(Uart0ClkDivider_i_m[7])
);
defparam \un1_serialnumber_1_iv_4_RNO[7] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_RNO_0[8]  (
	.A(Uart0RxFifoCount[0]),
	.B(Address[5]),
	.C(Address[3]),
	.D(N_100),
	.Y(Uart0RxFifoCount_m[0])
);
defparam \un1_serialnumber_0_iv_RNO_0[8] .INIT=16'h0080;
// @44:288
  CFG2 \un1_serialnumber_0_iv_RNO[8]  (
	.A(un1_address_14_Z),
	.B(Uart1ClkDivider[0]),
	.Y(Uart1ClkDivider_i_m[0])
);
defparam \un1_serialnumber_0_iv_RNO[8] .INIT=4'h8;
// @44:288
  CFG4 un1_rst_1_i_o2_RNIRC0G (
	.A(Uart0RxFifoCount[1]),
	.B(Address[5]),
	.C(Address[3]),
	.D(N_100),
	.Y(Uart0RxFifoCount_m[1])
);
defparam un1_rst_1_i_o2_RNIRC0G.INIT=16'h0080;
// @44:288
  CFG2 un1_address_12_RNIVBQ8 (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[1]),
	.Y(Uart1RxFifoCount_m[1])
);
defparam un1_address_12_RNIVBQ8.INIT=4'h8;
// @44:288
  CFG2 \un1_serialnumber_0_iv_1_RNO[9]  (
	.A(un1_address_14_Z),
	.B(Uart1ClkDivider[1]),
	.Y(Uart1ClkDivider_i_m[1])
);
defparam \un1_serialnumber_0_iv_1_RNO[9] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_1_RNO[20]  (
	.A(Uart0RxFifoCount[2]),
	.B(Address[5]),
	.C(Address[3]),
	.D(N_100),
	.Y(Uart0RxFifoCount_m[2])
);
defparam \un1_serialnumber_0_iv_1_RNO[20] .INIT=16'h0080;
// @44:288
  CFG3 un1_address_5_1_i_o2_RNIRTSV (
	.A(Uart3RxFifoCount[2]),
	.B(Address[7]),
	.C(N_105),
	.Y(Uart3RxFifoCount_m[2])
);
defparam un1_address_5_1_i_o2_RNIRTSV.INIT=8'h08;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2_RNO[11]  (
	.A(Uart0RxFifoCount[3]),
	.B(Address[5]),
	.C(Address[3]),
	.D(N_100),
	.Y(Uart0RxFifoCount_m[3])
);
defparam \un1_serialnumber_1_iv_2_RNO[11] .INIT=16'h0080;
// @44:288
  CFG4 un1_rst_1_i_o2_RNIUF0G (
	.A(Uart0RxFifoCount[4]),
	.B(Address[5]),
	.C(Address[3]),
	.D(N_100),
	.Y(Uart0RxFifoCount_m[4])
);
defparam un1_rst_1_i_o2_RNIUF0G.INIT=16'h0080;
// @44:288
  CFG3 un1_address_5_1_i_o2_RNITVSV (
	.A(Uart3RxFifoCount[4]),
	.B(Address[7]),
	.C(N_105),
	.Y(Uart3RxFifoCount_m[4])
);
defparam un1_address_5_1_i_o2_RNITVSV.INIT=8'h08;
// @44:288
  CFG2 \un1_serialnumber_0_iv_RNO[12]  (
	.A(un1_address_14_Z),
	.B(Uart1ClkDivider[4]),
	.Y(Uart1ClkDivider_i_m[4])
);
defparam \un1_serialnumber_0_iv_RNO[12] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2_RNO[13]  (
	.A(Uart0RxFifoCount[5]),
	.B(Address[5]),
	.C(Address[3]),
	.D(N_100),
	.Y(Uart0RxFifoCount_m[5])
);
defparam \un1_serialnumber_1_iv_2_RNO[13] .INIT=16'h0080;
// @44:288
  CFG4 un1_rst_1_i_o2_RNI0I0G (
	.A(Uart0RxFifoCount[6]),
	.B(Address[5]),
	.C(Address[3]),
	.D(N_100),
	.Y(Uart0RxFifoCount_m[6])
);
defparam un1_rst_1_i_o2_RNI0I0G.INIT=16'h0080;
// @44:288
  CFG3 un1_address_5_1_i_o2_RNIV1TV (
	.A(Uart3RxFifoCount[6]),
	.B(Address[7]),
	.C(N_105),
	.Y(Uart3RxFifoCount_m[6])
);
defparam un1_address_5_1_i_o2_RNIV1TV.INIT=8'h08;
// @44:288
  CFG4 un1_rst_1_i_o2_RNI1J0G (
	.A(Uart0RxFifoCount[7]),
	.B(Address[5]),
	.C(Address[3]),
	.D(N_100),
	.Y(Uart0RxFifoCount_m[7])
);
defparam un1_rst_1_i_o2_RNI1J0G.INIT=16'h0080;
// @44:288
  CFG4 \un1_serialnumber_0_iv_2_RNO[17]  (
	.A(Uart0RxFifoCount[9]),
	.B(Address[5]),
	.C(Address[3]),
	.D(N_100),
	.Y(Uart0RxFifoCount_m[9])
);
defparam \un1_serialnumber_0_iv_2_RNO[17] .INIT=16'h0080;
// @44:288
  CFG2 un1_address_12_RNI7KQ8 (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[9]),
	.Y(Uart1RxFifoCount_m[9])
);
defparam un1_address_12_RNI7KQ8.INIT=4'h8;
// @44:288
  CFG3 un1_address_5_1_i_o2_RNI25TV (
	.A(Uart3RxFifoCount[9]),
	.B(Address[7]),
	.C(N_105),
	.Y(Uart3RxFifoCount_m[9])
);
defparam un1_address_5_1_i_o2_RNI25TV.INIT=8'h08;
// @44:288
  CFG2 \un1_serialnumber_0_iv_RNO[20]  (
	.A(un1_address_14_Z),
	.B(Uart2ClkDivider[4]),
	.Y(Uart2ClkDivider_i_m[4])
);
defparam \un1_serialnumber_0_iv_RNO[20] .INIT=4'h8;
// @44:288
  CFG2 \un1_serialnumber_0_iv_RNO[22]  (
	.A(un1_address_14_Z),
	.B(Uart2ClkDivider[6]),
	.Y(Uart2ClkDivider_i_m[6])
);
defparam \un1_serialnumber_0_iv_RNO[22] .INIT=4'h8;
// @44:288
  CFG2 \un1_serialnumber_0_iv_RNO[29]  (
	.A(un1_address_14_Z),
	.B(Uart3ClkDivider[5]),
	.Y(Uart3ClkDivider_i_m[5])
);
defparam \un1_serialnumber_0_iv_RNO[29] .INIT=4'h8;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1_RNO[16]  (
	.A(Uart3RxFifoCount[8]),
	.B(Address[7]),
	.C(N_105),
	.Y(Uart3RxFifoCount_m[8])
);
defparam \un1_serialnumber_1_iv_1_RNO[16] .INIT=8'h08;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3_RNO[16]  (
	.A(Uart0RxFifoCount[8]),
	.B(Address[5]),
	.C(Address[3]),
	.D(N_100),
	.Y(Uart0RxFifoCount_m[8])
);
defparam \un1_serialnumber_1_iv_3_RNO[16] .INIT=16'h0080;
// @44:288
  CFG3 Uart0FifoReset_RNO (
	.A(Uart0FifoReset_Z),
	.B(Uart0FifoReset_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_76_i)
);
defparam Uart0FifoReset_RNO.INIT=8'h0E;
// @44:288
  CFG3 Uart1FifoReset_RNO (
	.A(Uart1FifoReset_Z),
	.B(Uart1FifoReset_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_74_i)
);
defparam Uart1FifoReset_RNO.INIT=8'h0E;
// @44:288
  CFG3 Uart2FifoReset_RNO (
	.A(Uart2FifoReset_1_sqmuxa),
	.B(Uart2FifoReset_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_72_i)
);
defparam Uart2FifoReset_RNO.INIT=8'h0E;
// @44:288
  CFG3 Uart3FifoReset_RNO (
	.A(Uart3FifoReset_1_sqmuxa),
	.B(Uart3FifoReset_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_70_i)
);
defparam Uart3FifoReset_RNO.INIT=8'h0E;
// @44:288
  CFG3 WriteUart0_5_iv_i (
	.A(WriteUart0_0_sqmuxa),
	.B(WriteUart0_1z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(WriteUart0_5_iv_i_Z)
);
defparam WriteUart0_5_iv_i.INIT=8'h0E;
// @44:288
  CFG3 WriteUart1_RNO (
	.A(WriteUart1_1_sqmuxa),
	.B(WriteUart1_1z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_67_i)
);
defparam WriteUart1_RNO.INIT=8'h0E;
// @44:288
  CFG3 WriteUart2_RNO (
	.A(WriteUart2_1_sqmuxa),
	.B(WriteUart2_1z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_65_i)
);
defparam WriteUart2_RNO.INIT=8'h0E;
// @44:288
  CFG3 WriteUart3_RNO (
	.A(WriteUart3_1_sqmuxa),
	.B(WriteUart3_1z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_63_i)
);
defparam WriteUart3_RNO.INIT=8'h0E;
// @44:288
  CFG3 ReadUart0_RNO (
	.A(ReadUart0_1z),
	.B(LastReadReq_1_sqmuxa),
	.C(ReadUart0_1_sqmuxa),
	.Y(N_61_i)
);
defparam ReadUart0_RNO.INIT=8'h32;
// @44:288
  CFG3 ReadUart1_RNO (
	.A(ReadUart1_1z),
	.B(LastReadReq_1_sqmuxa),
	.C(ReadUart1_1_sqmuxa),
	.Y(N_59_i)
);
defparam ReadUart1_RNO.INIT=8'h32;
// @44:288
  CFG3 ReadUart2_RNO (
	.A(ReadUart2_1z),
	.B(LastReadReq_1_sqmuxa),
	.C(ReadUart2_1_sqmuxa),
	.Y(N_57_i)
);
defparam ReadUart2_RNO.INIT=8'h32;
// @44:288
  CFG3 ReadUart3_RNO (
	.A(ReadUart3_1z),
	.B(LastReadReq_1_sqmuxa),
	.C(ReadUart3_1_sqmuxa),
	.Y(N_78_i)
);
defparam ReadUart3_RNO.INIT=8'h32;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[19]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[1]),
	.C(Uart1RxFifoCount_m[1]),
	.D(N_105),
	.Y(un1_serialnumber_1_iv_1_Z[19])
);
defparam \un1_serialnumber_1_iv_1[19] .INIT=16'hF0F8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[19]  (
	.A(un1_address_19_Z),
	.B(un1_address_14_Z),
	.C(Uart3OE_i_Z),
	.D(Uart2ClkDivider[3]),
	.Y(un1_serialnumber_1_iv_0_Z[19])
);
defparam \un1_serialnumber_1_iv_0[19] .INIT=16'hECA0;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1_0[25]  (
	.A(Uart0RxFifoCount_m[7]),
	.B(un1_address_inv),
	.C(un1_address_15_Z),
	.Y(un1_serialnumber_1_iv_1_0_Z[25])
);
defparam \un1_serialnumber_1_iv_1_0[25] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[25]  (
	.A(un1_address_19_Z),
	.B(un1_address_14_Z),
	.C(nHVEn1_i_Z),
	.D(Uart3ClkDivider[1]),
	.Y(un1_serialnumber_1_iv_0_Z[25])
);
defparam \un1_serialnumber_1_iv_0[25] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_0[15]  (
	.A(DMMainPorts_1_RamBusDataOut[15]),
	.B(Uart1ClkDivider[7]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_0[15])
);
defparam \un1_serialnumber_1_iv_0_0[15] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4[3]  (
	.A(DMMainPorts_1_RamBusDataOut[3]),
	.B(Uart2TxFifoFull),
	.C(un1_address_19_Z),
	.D(un1_address_13_Z),
	.Y(un1_serialnumber_1_iv_4_Z[3])
);
defparam \un1_serialnumber_1_iv_4[3] .INIT=16'h7350;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2[3]  (
	.A(Address[7]),
	.B(Uart3TxFifoFull),
	.C(Uart1RxFifoData_i_m[3]),
	.D(N_105),
	.Y(un1_serialnumber_1_iv_2_Z[3])
);
defparam \un1_serialnumber_1_iv_2[3] .INIT=16'hF0F2;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[3]  (
	.A(Uart3RxFifoData[3]),
	.B(un1_address_1_Z),
	.C(Uart2RxFifoData_i_m[3]),
	.D(un1_address_17_Z),
	.Y(un1_serialnumber_1_iv_1_Z[3])
);
defparam \un1_serialnumber_1_iv_1[3] .INIT=16'hFFF4;
// @44:288
  CFG3 \un1_serialnumber_1_iv_5[2]  (
	.A(un1_address_14_Z),
	.B(Uart0ClkDivider[2]),
	.C(Uart0TxFifoEmpty_i_m),
	.Y(un1_serialnumber_1_iv_5_Z[2])
);
defparam \un1_serialnumber_1_iv_5[2] .INIT=8'hF2;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4[2]  (
	.A(DMMainPorts_1_RamBusDataOut[2]),
	.B(Uart2TxFifoEmpty),
	.C(un1_address_19_Z),
	.D(un1_address_13_Z),
	.Y(un1_serialnumber_1_iv_4_Z[2])
);
defparam \un1_serialnumber_1_iv_4[2] .INIT=16'h7350;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3[2]  (
	.A(Uart1TxFifoEmpty),
	.B(Uart0RxFifoData[2]),
	.C(un1_address_12_Z),
	.D(un1_address_8_Z),
	.Y(un1_serialnumber_1_iv_3_Z[2])
);
defparam \un1_serialnumber_1_iv_3[2] .INIT=16'h7350;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2[2]  (
	.A(Address[7]),
	.B(Uart3TxFifoEmpty),
	.C(Uart1RxFifoData_i_m[2]),
	.D(N_105),
	.Y(un1_serialnumber_1_iv_2_Z[2])
);
defparam \un1_serialnumber_1_iv_2[2] .INIT=16'hF0F2;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[2]  (
	.A(Uart3RxFifoData[2]),
	.B(un1_address_1_Z),
	.C(Uart2RxFifoData_i_m[2]),
	.D(un1_address_17_Z),
	.Y(un1_serialnumber_1_iv_1_Z[2])
);
defparam \un1_serialnumber_1_iv_1[2] .INIT=16'hFFF4;
// @44:288
  CFG4 \un1_serialnumber_1_iv_5[1]  (
	.A(DMMainPorts_1_RamBusDataOut[1]),
	.B(Uart2RxFifoFull),
	.C(un1_address_19_Z),
	.D(un1_address_13_Z),
	.Y(un1_serialnumber_1_iv_5_Z[1])
);
defparam \un1_serialnumber_1_iv_5[1] .INIT=16'h7350;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3[1]  (
	.A(Address[7]),
	.B(Uart3RxFifoFull),
	.C(Uart1RxFifoData_i_m[1]),
	.D(N_105),
	.Y(un1_serialnumber_1_iv_3_Z[1])
);
defparam \un1_serialnumber_1_iv_3[1] .INIT=16'hF0F2;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2_0[1]  (
	.A(un1_address_17_Z),
	.B(un1_address_6_Z),
	.C(un1_address_1_Z),
	.D(Uart3RxFifoData[1]),
	.Y(un1_serialnumber_1_iv_2_0_Z[1])
);
defparam \un1_serialnumber_1_iv_2_0[1] .INIT=16'hEEFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[13]  (
	.A(DMMainPorts_1_RamBusDataOut[13]),
	.B(Uart1ClkDivider[5]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_0_Z[13])
);
defparam \un1_serialnumber_1_iv_0[13] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[7]  (
	.A(Uart1RxFifoData[7]),
	.B(un1_address_11_Z),
	.C(un1_address_8_Z),
	.D(Uart0RxFifoData[7]),
	.Y(un1_serialnumber_1_iv_1_Z[7])
);
defparam \un1_serialnumber_1_iv_1[7] .INIT=16'hF888;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0[7]  (
	.A(Uart3RxFifoData[7]),
	.B(Uart2RxFifoData_m[7]),
	.C(un1_address_1_Z),
	.Y(un1_serialnumber_1_iv_0_Z[7])
);
defparam \un1_serialnumber_1_iv_0[7] .INIT=8'hEC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3[0]  (
	.A(DMMainPorts_1_RamBusDataOut[0]),
	.B(Uart2RxFifoEmpty),
	.C(un1_address_19_Z),
	.D(un1_address_13_Z),
	.Y(un1_serialnumber_1_iv_3_Z[0])
);
defparam \un1_serialnumber_1_iv_3[0] .INIT=16'hECA0;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1[0]  (
	.A(Uart1RxFifoData[0]),
	.B(Uart3RxFifoEmpty_m),
	.C(un1_address_11_Z),
	.Y(un1_serialnumber_1_iv_1_Z[0])
);
defparam \un1_serialnumber_1_iv_1[0] .INIT=8'hEC;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0[0]  (
	.A(Uart3RxFifoData[0]),
	.B(Uart2RxFifoData_m[0]),
	.C(un1_address_1_Z),
	.Y(un1_serialnumber_1_iv_0_Z[0])
);
defparam \un1_serialnumber_1_iv_0[0] .INIT=8'hEC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[16]  (
	.A(Oe0_c),
	.B(Uart2ClkDivider[0]),
	.C(un1_address_14_Z),
	.D(un1_address_19_Z),
	.Y(un1_serialnumber_1_iv_0_Z[16])
);
defparam \un1_serialnumber_1_iv_0[16] .INIT=16'hEAC0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[11]  (
	.A(DMMainPorts_1_RamBusDataOut[11]),
	.B(Uart1ClkDivider[3]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_0_Z[11])
);
defparam \un1_serialnumber_1_iv_0[11] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_2[14]  (
	.A(Uart1RxFifoCount[6]),
	.B(Uart2RxFifoCount[6]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_0_iv_2_Z[14])
);
defparam \un1_serialnumber_0_iv_2[14] .INIT=16'hEAC0;
// @44:288
  CFG3 \un1_serialnumber_0_iv_0[14]  (
	.A(un1_address_19_Z),
	.B(DMMainPorts_1_RamBusDataOut[14]),
	.C(un1_address_15_Z),
	.Y(un1_serialnumber_0_iv_0_Z[14])
);
defparam \un1_serialnumber_0_iv_0[14] .INIT=8'hF8;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0[27]  (
	.A(un1_address_inv),
	.B(DMMainPorts_1_RamBusDataOut[27]),
	.C(un1_address_19_Z),
	.Y(un1_serialnumber_1_iv_0_Z[27])
);
defparam \un1_serialnumber_1_iv_0[27] .INIT=8'hEA;
// @44:288
  CFG2 \un1_serialnumber_1_iv_1[10]  (
	.A(Uart3RxFifoCount_m[2]),
	.B(Uart2RxFifoCount_m[2]),
	.Y(un1_serialnumber_1_iv_1_Z[10])
);
defparam \un1_serialnumber_1_iv_1[10] .INIT=4'hE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[10]  (
	.A(DMMainPorts_1_RamBusDataOut[10]),
	.B(Uart1ClkDivider[2]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_0_Z[10])
);
defparam \un1_serialnumber_1_iv_0[10] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[26]  (
	.A(un1_address_19_Z),
	.B(un1_address_14_Z),
	.C(HVDis2_i_Z),
	.D(Uart3ClkDivider[2]),
	.Y(un1_serialnumber_1_iv_0_Z[26])
);
defparam \un1_serialnumber_1_iv_0[26] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3[6]  (
	.A(un1_address_19_Z),
	.B(DMMainPorts_1_RamBusDataOut[6]),
	.C(un1_address_inv),
	.D(Uart3RxFifoData_m[6]),
	.Y(un1_serialnumber_1_iv_3_Z[6])
);
defparam \un1_serialnumber_1_iv_3[6] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2[6]  (
	.A(Uart1RxFifoData[6]),
	.B(un1_address_11_Z),
	.C(un1_address_8_Z),
	.D(Uart0RxFifoData[6]),
	.Y(un1_serialnumber_1_iv_2_Z[6])
);
defparam \un1_serialnumber_1_iv_2[6] .INIT=16'hF888;
// @44:288
  CFG4 \un1_serialnumber_0_iv_2[4]  (
	.A(DMMainPorts_1_RamBusDataOut[4]),
	.B(Uart0ClkDivider[4]),
	.C(un1_address_19_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_2_Z[4])
);
defparam \un1_serialnumber_0_iv_2[4] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_1[4]  (
	.A(Uart1RxFifoData[4]),
	.B(un1_address_11_Z),
	.C(un1_address_8_Z),
	.D(Uart0RxFifoData[4]),
	.Y(un1_serialnumber_0_iv_1_Z[4])
);
defparam \un1_serialnumber_0_iv_1[4] .INIT=16'hF888;
// @44:288
  CFG4 \un1_serialnumber_0_iv_1[9]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[1]),
	.C(Uart1ClkDivider_i_m[1]),
	.D(N_105),
	.Y(un1_serialnumber_0_iv_1_Z[9])
);
defparam \un1_serialnumber_0_iv_1[9] .INIT=16'hF0F8;
// @44:288
  CFG3 \un1_serialnumber_0_iv_1[17]  (
	.A(un1_address_14_Z),
	.B(Uart2ClkDivider[1]),
	.C(Uart3RxFifoCount_m[9]),
	.Y(un1_serialnumber_0_iv_1_Z[17])
);
defparam \un1_serialnumber_0_iv_1[17] .INIT=8'hF8;
// @44:288
  CFG3 \un1_serialnumber_0_iv_0[17]  (
	.A(Oe1_c),
	.B(un1_address_19_Z),
	.C(un1_address_6_Z),
	.Y(un1_serialnumber_0_iv_0_Z[17])
);
defparam \un1_serialnumber_0_iv_0[17] .INIT=8'hF8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_1[22]  (
	.A(Uart1RxFifoCount[4]),
	.B(Uart2RxFifoCount[4]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_0_iv_1_Z[22])
);
defparam \un1_serialnumber_0_iv_1[22] .INIT=16'hEAC0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[24]  (
	.A(un1_address_19_Z),
	.B(un1_address_14_Z),
	.C(PowernEnHV_i_Z),
	.D(Uart3ClkDivider[0]),
	.Y(un1_serialnumber_0_iv_0_Z[24])
);
defparam \un1_serialnumber_0_iv_0[24] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_2[8]  (
	.A(DMMainPorts_1_RamBusDataOut[8]),
	.B(Uart2RxFifoCount[0]),
	.C(un1_address_19_Z),
	.D(un1_address_13_Z),
	.Y(un1_serialnumber_0_iv_2_Z[8])
);
defparam \un1_serialnumber_0_iv_2[8] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3[5]  (
	.A(un1_address_19_Z),
	.B(DMMainPorts_1_RamBusDataOut[5]),
	.C(un1_address_inv),
	.D(Uart3RxFifoData_m[5]),
	.Y(un1_serialnumber_1_iv_3_Z[5])
);
defparam \un1_serialnumber_1_iv_3[5] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2[5]  (
	.A(Uart1RxFifoData[5]),
	.B(un1_address_11_Z),
	.C(un1_address_8_Z),
	.D(Uart0RxFifoData[5]),
	.Y(un1_serialnumber_1_iv_2_Z[5])
);
defparam \un1_serialnumber_1_iv_2[5] .INIT=16'hF888;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0[28]  (
	.A(un1_address_inv),
	.B(DMMainPorts_1_RamBusDataOut[28]),
	.C(un1_address_19_Z),
	.Y(un1_serialnumber_1_iv_0_Z[28])
);
defparam \un1_serialnumber_1_iv_0[28] .INIT=8'hEA;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_4[18]  (
	.A(Address[4]),
	.B(Address[5]),
	.C(un1_serialnumber_1_iv_1_1_Z[18]),
	.D(un1_serialnumber_1_iv_1_a9_6_1_Z[18]),
	.Y(un1_serialnumber_1_iv_1_4_Z[18])
);
defparam \un1_serialnumber_1_iv_1_4[18] .INIT=16'hF4F0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_3[18]  (
	.A(Address[5]),
	.B(Address[3]),
	.C(un1_serialnumber_1_iv_1_a9_1_0[18]),
	.D(un1_serialnumber_1_iv_1_0_Z[18]),
	.Y(un1_serialnumber_1_iv_1_3_Z[18])
);
defparam \un1_serialnumber_1_iv_1_3[18] .INIT=16'hFF80;
// @44:213
  CFG4 Uart0ClkDivider_i_1_sqmuxa_0_a2_0 (
	.A(Uart1FifoReset_1_sqmuxa_0),
	.B(N_2867),
	.C(RamAddress_6),
	.D(Address[5]),
	.Y(N_2872)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0_a2_0.INIT=16'h8000;
// @44:288
  CFG4 un1_rst_1_i_a2_3 (
	.A(Address[7]),
	.B(N_2867),
	.C(RamAddress_6),
	.D(Address[5]),
	.Y(N_2868)
);
defparam un1_rst_1_i_a2_3.INIT=16'h4000;
// @44:213
  CFG3 Uart0FifoReset_1_sqmuxa (
	.A(Uart0FifoReset_1_sqmuxa_1_Z),
	.B(Uart0FifoReset_1_sqmuxa_2_Z),
	.C(Uart0FifoReset_1_sqmuxa_i_2_0),
	.Y(Uart0FifoReset_1_sqmuxa_Z)
);
defparam Uart0FifoReset_1_sqmuxa.INIT=8'h80;
// @44:213
  CFG2 Uart1FifoReset_1_sqmuxa (
	.A(Uart1FifoReset_1_sqmuxa_3_Z),
	.B(Uart0FifoReset_1_sqmuxa_i_2_0),
	.Y(Uart1FifoReset_1_sqmuxa_Z)
);
defparam Uart1FifoReset_1_sqmuxa.INIT=4'h8;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1[16]  (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[8]),
	.C(Uart3RxFifoCount_m[8]),
	.Y(un1_serialnumber_1_iv_1_Z[16])
);
defparam \un1_serialnumber_1_iv_1[16] .INIT=8'hF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2[13]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[5]),
	.C(Uart0RxFifoCount_m[5]),
	.D(N_105),
	.Y(un1_serialnumber_1_iv_2_Z[13])
);
defparam \un1_serialnumber_1_iv_2[13] .INIT=16'hF0F8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[13]  (
	.A(Uart1RxFifoCount[5]),
	.B(Uart2RxFifoCount[5]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_1_Z[13])
);
defparam \un1_serialnumber_1_iv_1[13] .INIT=16'hEAC0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_2[11]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[3]),
	.C(Uart0RxFifoCount_m[3]),
	.D(N_105),
	.Y(un1_serialnumber_1_iv_2_Z[11])
);
defparam \un1_serialnumber_1_iv_2[11] .INIT=16'hF0F8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[11]  (
	.A(Uart1RxFifoCount[3]),
	.B(Uart2RxFifoCount[3]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_1_Z[11])
);
defparam \un1_serialnumber_1_iv_1[11] .INIT=16'hEAC0;
// @44:288
  CFG3 \un1_serialnumber_0_iv_2[17]  (
	.A(un1_address_13_Z),
	.B(Uart2RxFifoCount[9]),
	.C(Uart0RxFifoCount_m[9]),
	.Y(un1_serialnumber_0_iv_2_Z[17])
);
defparam \un1_serialnumber_0_iv_2[17] .INIT=8'hF8;
// @46:768
  CFG3 un1_address_16_RNIVTIJ (
	.A(un1_address_18_Z),
	.B(un1_address_16_Z),
	.C(un1_address_15_Z),
	.Y(un1_address_16_RNIVTIJ_Z)
);
defparam un1_address_16_RNIVTIJ.INIT=8'hFE;
// @46:768
  CFG3 un1_address_15_RNIJ83V (
	.A(un1_address_6_Z),
	.B(un1_address_inv),
	.C(un1_address_15_Z),
	.Y(un1_address_15_RNIJ83V_Z)
);
defparam un1_address_15_RNIJ83V.INIT=8'hFE;
// @44:288
  CFG3 \un1_serialnumber_0_iv[30]  (
	.A(Uart3ClkDivider[6]),
	.B(un1_address_inv),
	.C(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_Z[30])
);
defparam \un1_serialnumber_0_iv[30] .INIT=8'hEC;
// @44:288
  CFG3 \un1_serialnumber_0_iv_1[20]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[2]),
	.C(Uart0RxFifoCount_m[2]),
	.Y(un1_serialnumber_1[20])
);
defparam \un1_serialnumber_0_iv_1[20] .INIT=8'hF8;
// @46:774
  CFG4 un3_registerspacereadreq_0_a2 (
	.A(RamBusWrnRd_i),
	.B(RamBusCE_i),
	.C(un3_registerspacewritereq_0_a2_0_0_Z),
	.D(un3_registerspacewritereq_0_a2_0_1_Z),
	.Y(ReadReq)
);
defparam un3_registerspacereadreq_0_a2.INIT=16'h4000;
// @46:772
  CFG4 un3_registerspacewritereq_0_a2 (
	.A(RamBusWrnRd_i),
	.B(RamBusCE_i),
	.C(un3_registerspacewritereq_0_a2_0_0_Z),
	.D(un3_registerspacewritereq_0_a2_0_1_Z),
	.Y(WriteReq)
);
defparam un3_registerspacewritereq_0_a2.INIT=16'h8000;
// @44:288
  CFG3 \un1_serialnumber_1_iv_3[16]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[8]),
	.C(Uart0RxFifoCount_m[8]),
	.Y(un1_serialnumber_3[16])
);
defparam \un1_serialnumber_1_iv_3[16] .INIT=8'hF8;
// @44:288
  CFG4 ReadAck_RNO (
	.A(ReadReq),
	.B(LastReadReq_1_sqmuxa),
	.C(RegisterSpaceReadAck),
	.D(LastReadReq_Z),
	.Y(N_55_i)
);
defparam ReadAck_RNO.INIT=16'h3210;
// @44:288
  CFG4 WriteAck_RNO (
	.A(WriteReq),
	.B(LastWriteReq_1_sqmuxa),
	.C(RegisterSpaceWriteAck),
	.D(LastWriteReq_Z),
	.Y(N_53_i)
);
defparam WriteAck_RNO.INIT=16'h3210;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4[19]  (
	.A(Uart0RxFifoCount_m[1]),
	.B(Uart2RxFifoCount_m[1]),
	.C(un1_address_inv),
	.D(un1_address_6_Z),
	.Y(un1_serialnumber_1_iv_4_Z[19])
);
defparam \un1_serialnumber_1_iv_4[19] .INIT=16'hFFFE;
// @44:288
  CFG3 \un1_serialnumber_1_iv_2[15]  (
	.A(un1_address_6_Z),
	.B(un1_address_inv),
	.C(un1_serialnumber_1_iv_1_Z[25]),
	.Y(un1_serialnumber_1_iv_2_Z[15])
);
defparam \un1_serialnumber_1_iv_2[15] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_7[3]  (
	.A(un1_address_8_Z),
	.B(un1_serialnumber_1_iv_4_Z[3]),
	.C(Uart0RxFifoData[3]),
	.D(Uart1TxFifoFull_i_m),
	.Y(un1_serialnumber_1_iv_7_Z[3])
);
defparam \un1_serialnumber_1_iv_7[3] .INIT=16'hFFCE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_9[1]  (
	.A(un1_address_8_Z),
	.B(un1_serialnumber_1_iv_5_Z[1]),
	.C(Uart0RxFifoData[1]),
	.D(Uart1RxFifoFull_i_m),
	.Y(un1_serialnumber_1_iv_9_Z[1])
);
defparam \un1_serialnumber_1_iv_9[1] .INIT=16'hFFCE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_7[1]  (
	.A(un1_address_18_Z),
	.B(un1_address_16_Z),
	.C(un1_address_15_Z),
	.D(Uart2RxFifoData_i_m[1]),
	.Y(un1_serialnumber_1_iv_7_Z[1])
);
defparam \un1_serialnumber_1_iv_7[1] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[21]  (
	.A(Uart2ClkDivider[5]),
	.B(un1_serialnumber_1_iv_2_Z[11]),
	.C(un1_address_inv),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_1_Z[21])
);
defparam \un1_serialnumber_1_iv_1[21] .INIT=16'hFEFC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1[23]  (
	.A(Uart2ClkDivider[7]),
	.B(un1_serialnumber_1_iv_2_Z[13]),
	.C(un1_address_inv),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_1_Z[23])
);
defparam \un1_serialnumber_1_iv_1[23] .INIT=16'hFEFC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_7[0]  (
	.A(un1_address_inv),
	.B(Uart0ClkDivider_i_m[0]),
	.C(Uart0RxFifoEmpty_m),
	.D(un1_address_6_Z),
	.Y(un1_serialnumber_1_iv_7_Z[0])
);
defparam \un1_serialnumber_1_iv_7[0] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_6[0]  (
	.A(un1_address_8_Z),
	.B(un1_serialnumber_1_iv_3_Z[0]),
	.C(Uart0RxFifoData[0]),
	.D(Uart1RxFifoEmpty_m),
	.Y(un1_serialnumber_1_iv_6_Z[0])
);
defparam \un1_serialnumber_1_iv_6[0] .INIT=16'hFFEC;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1_0[16]  (
	.A(un1_address_6_Z),
	.B(un1_address_inv),
	.C(un1_serialnumber_1_iv_0_Z[16]),
	.Y(un1_serialnumber_1_iv_1_0_Z[16])
);
defparam \un1_serialnumber_1_iv_1_0[16] .INIT=8'hFE;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1_0[11]  (
	.A(un1_address_6_Z),
	.B(un1_address_inv),
	.C(un1_serialnumber_1_iv_0_Z[11]),
	.Y(un1_serialnumber_1_iv_1_0_Z[11])
);
defparam \un1_serialnumber_1_iv_1_0[11] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv_4[14]  (
	.A(un1_address_14_Z),
	.B(un1_serialnumber_0_iv_2_Z[14]),
	.C(Uart1ClkDivider[6]),
	.D(Uart3RxFifoCount_m[6]),
	.Y(un1_serialnumber_0_iv_4_Z[14])
);
defparam \un1_serialnumber_0_iv_4[14] .INIT=16'hFFEC;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1[26]  (
	.A(un1_address_15_Z),
	.B(un1_address_inv),
	.C(un1_serialnumber_1_iv_0_Z[26]),
	.Y(un1_serialnumber_1_iv_1_Z[26])
);
defparam \un1_serialnumber_1_iv_1[26] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4[6]  (
	.A(un1_address_6_Z),
	.B(Uart0ClkDivider[6]),
	.C(un1_address_14_Z),
	.D(Uart2RxFifoData_m[6]),
	.Y(un1_serialnumber_1_iv_4_Z[6])
);
defparam \un1_serialnumber_1_iv_4[6] .INIT=16'hFFEA;
// @44:288
  CFG4 \un1_serialnumber_0_iv_3[12]  (
	.A(un1_address_19_Z),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.C(un1_address_inv),
	.D(Uart0RxFifoCount_m[4]),
	.Y(un1_serialnumber_0_iv_3_Z[12])
);
defparam \un1_serialnumber_0_iv_3[12] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_3[9]  (
	.A(un1_address_19_Z),
	.B(DMMainPorts_1_RamBusDataOut[9]),
	.C(un1_address_inv),
	.D(Uart0RxFifoCount_m[1]),
	.Y(un1_serialnumber_0_iv_3_Z[9])
);
defparam \un1_serialnumber_0_iv_3[9] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_2[20]  (
	.A(un1_address_19_Z),
	.B(Uart2RxFifoCount_m[2]),
	.C(Ux1SelJmp_i_Z),
	.D(un1_address_15_Z),
	.Y(un1_serialnumber_0_iv_2_Z[20])
);
defparam \un1_serialnumber_0_iv_2[20] .INIT=16'hFFEC;
// @44:288
  CFG4 \un1_serialnumber_0_iv_3[24]  (
	.A(un1_address_12_Z),
	.B(un1_serialnumber_0_iv_0_Z[24]),
	.C(Uart1RxFifoCount[6]),
	.D(Uart3RxFifoCount_m[6]),
	.Y(un1_serialnumber_0_iv_3_Z[24])
);
defparam \un1_serialnumber_0_iv_3[24] .INIT=16'hFFEC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4[5]  (
	.A(un1_address_6_Z),
	.B(Uart0ClkDivider[5]),
	.C(un1_address_14_Z),
	.D(Uart2RxFifoData_m[5]),
	.Y(un1_serialnumber_1_iv_4_Z[5])
);
defparam \un1_serialnumber_1_iv_4[5] .INIT=16'hFFEA;
// @44:213
  CFG3 WriteUart0_0_sqmuxa_0_a2 (
	.A(un1_address_6_1_Z),
	.B(N_2872),
	.C(LastWriteReq_Z),
	.Y(WriteUart0_0_sqmuxa)
);
defparam WriteUart0_0_sqmuxa_0_a2.INIT=8'h08;
// @44:213
  CFG4 Uart2FifoReset_1_sqmuxa_0_a2 (
	.A(Address[3]),
	.B(N_100),
	.C(Uart2FifoReset_1_sqmuxa_0_a2_0_0_Z),
	.D(N_2867),
	.Y(Uart2FifoReset_1_sqmuxa)
);
defparam Uart2FifoReset_1_sqmuxa_0_a2.INIT=16'h1000;
// @44:213
  CFG4 WriteUart3_1_sqmuxa_0_a2 (
	.A(Address[3]),
	.B(N_100),
	.C(Uart2FifoReset_1_sqmuxa_0_a2_0_0_Z),
	.D(N_2867),
	.Y(WriteUart3_1_sqmuxa)
);
defparam WriteUart3_1_sqmuxa_0_a2.INIT=16'h2000;
// @44:212
  CFG4 ReadUart3_1_sqmuxa_0_a2 (
	.A(ReadUart3_1_sqmuxa_0_a2_0_Z),
	.B(un1_rst_1_i_a2_5_out),
	.C(N_100),
	.D(N_2867),
	.Y(ReadUart3_1_sqmuxa)
);
defparam ReadUart3_1_sqmuxa_0_a2.INIT=16'h0800;
// @44:213
  CFG4 Uart3FifoReset_1_sqmuxa_0_a2 (
	.A(Address[4]),
	.B(N_105),
	.C(Uart2FifoReset_1_sqmuxa_0_a2_0_0_Z),
	.D(N_2867),
	.Y(Uart3FifoReset_1_sqmuxa)
);
defparam Uart3FifoReset_1_sqmuxa_0_a2.INIT=16'h1000;
// @44:288
  CFG4 un1_rst_1_i_a2_2 (
	.A(un1_rst_1_i_a2_5_out),
	.B(un1_rst_1_i_a2_2_0_Z),
	.C(N_2867),
	.D(ReadReq),
	.Y(N_132)
);
defparam un1_rst_1_i_a2_2.INIT=16'h8000;
// @44:520
  CFG3 HVDis2_i_1_sqmuxa_0_a2 (
	.A(N_2876),
	.B(HVDis2_i_1_sqmuxa_0_a2_1_Z),
	.C(N_2867),
	.Y(HVDis2_i_1_sqmuxa)
);
defparam HVDis2_i_1_sqmuxa_0_a2.INIT=8'h80;
// @44:288
  CFG4 un1_rst_1_i_0_0_tz (
	.A(un14_readreq_3),
	.B(N_2869),
	.C(N_2867),
	.D(un1_rst_1_i_a2_1_0_0),
	.Y(un1_rst_1_i_0_0_tz_Z)
);
defparam un1_rst_1_i_0_0_tz.INIT=16'hC080;
// @44:288
  CFG4 \un1_serialnumber_1_iv_9[2]  (
	.A(un1_serialnumber_1_iv_2_Z[2]),
	.B(un1_serialnumber_1_iv_1_Z[2]),
	.C(un1_serialnumber_1_iv_4_Z[2]),
	.D(un1_serialnumber_1_iv_3_Z[2]),
	.Y(un1_serialnumber_1_iv_9_Z[2])
);
defparam \un1_serialnumber_1_iv_9[2] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_4[7]  (
	.A(DMMainPorts_1_RamBusDataOut[7]),
	.B(un1_address_19_Z),
	.C(un1_address_20_Z),
	.D(Uart0ClkDivider_i_m[7]),
	.Y(un1_serialnumber_1_iv_4_Z[7])
);
defparam \un1_serialnumber_1_iv_4[7] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3[27]  (
	.A(un1_address_14_Z),
	.B(un1_address_20_Z),
	.C(Uart3ClkDivider[3]),
	.D(Uart3RxFifoCount_m[9]),
	.Y(un1_serialnumber_1_iv_3_Z[27])
);
defparam \un1_serialnumber_1_iv_3[27] .INIT=16'hFFEC;
// @44:213
  CFG4 Uart0ClkDivider_i_1_sqmuxa_0_a2 (
	.A(LastWriteReq_Z),
	.B(WriteReq),
	.C(N_100),
	.D(N_2872),
	.Y(Uart0ClkDivider_i_1_sqmuxa)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0_a2.INIT=16'h0400;
// @44:288
  CFG3 \un1_serialnumber_1_iv[26]  (
	.A(un1_serialnumber_1_iv_1_Z[26]),
	.B(un1_serialnumber_3[16]),
	.C(un1_serialnumber_1_iv_1_Z[16]),
	.Y(un1_serialnumber[26])
);
defparam \un1_serialnumber_1_iv[26] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[29]  (
	.A(DMMainPorts_1_RamBusDataOut[29]),
	.B(un1_address_19_Z),
	.C(un1_address_20_Z),
	.D(Uart3ClkDivider_i_m[5]),
	.Y(un1_serialnumber_0_iv_Z[29])
);
defparam \un1_serialnumber_0_iv[29] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv[31]  (
	.A(un1_address_inv),
	.B(Uart3ClkDivider[7]),
	.C(un1_address_20_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_Z[31])
);
defparam \un1_serialnumber_1_iv[31] .INIT=16'hFEFA;
// @44:288
  CFG4 \un1_serialnumber_0_iv[22]  (
	.A(Uart0RxFifoCount_m[4]),
	.B(Uart3RxFifoCount_m[4]),
	.C(Uart2ClkDivider_i_m[6]),
	.D(un1_serialnumber_0_iv_1_Z[22]),
	.Y(un1_serialnumber_0_iv_Z[22])
);
defparam \un1_serialnumber_0_iv[22] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[24]  (
	.A(un1_address_13_Z),
	.B(un1_serialnumber_0_iv_3_Z[24]),
	.C(Uart2RxFifoCount[6]),
	.D(Uart0RxFifoCount_m[6]),
	.Y(un1_serialnumber_0_iv_Z[24])
);
defparam \un1_serialnumber_0_iv[24] .INIT=16'hFFEC;
// @44:288
  CFG4 \un1_serialnumber_1_iv[28]  (
	.A(un1_address_20_Z),
	.B(un1_serialnumber_1_iv_0_Z[28]),
	.C(Uart3ClkDivider[4]),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_Z[28])
);
defparam \un1_serialnumber_1_iv[28] .INIT=16'hFEEE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[9]  (
	.A(Uart2RxFifoCount_m[1]),
	.B(Uart1RxFifoCount_m[1]),
	.C(un1_serialnumber_0_iv_3_Z[9]),
	.D(un1_serialnumber_0_iv_1_Z[9]),
	.Y(un1_serialnumber_0_iv_Z[9])
);
defparam \un1_serialnumber_0_iv[9] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[8]  (
	.A(Uart1ClkDivider_i_m[0]),
	.B(un1_serialnumber_0_iv_2_Z[8]),
	.C(Uart0RxFifoCount_m[0]),
	.D(un1_serialnumber_0_iv_4_Z[8]),
	.Y(un1_serialnumber_0_iv_Z[8])
);
defparam \un1_serialnumber_0_iv[8] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[10]  (
	.A(un1_serialnumber_1[20]),
	.B(un1_serialnumber_1_iv_1_Z[10]),
	.C(un1_address_15_RNIJ83V_Z),
	.D(un1_serialnumber_1_iv_0_Z[10]),
	.Y(un1_serialnumber_1_iv_Z[10])
);
defparam \un1_serialnumber_1_iv[10] .INIT=16'hFFFE;
// @44:288
  CFG3 \un1_serialnumber_1_iv[11]  (
	.A(un1_serialnumber_1_iv_1_0_Z[11]),
	.B(un1_serialnumber_1_iv_2_Z[11]),
	.C(un1_serialnumber_1_iv_1_Z[11]),
	.Y(un1_serialnumber_1_iv_Z[11])
);
defparam \un1_serialnumber_1_iv[11] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[13]  (
	.A(un1_serialnumber_1_iv_0_Z[13]),
	.B(un1_serialnumber_1_iv_2_Z[13]),
	.C(un1_address_15_RNIJ83V_Z),
	.D(un1_serialnumber_1_iv_1_Z[13]),
	.Y(un1_serialnumber_1_iv_Z[13])
);
defparam \un1_serialnumber_1_iv[13] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[20]  (
	.A(un1_serialnumber_1[20]),
	.B(Uart2ClkDivider_i_m[4]),
	.C(Uart3RxFifoCount_m[2]),
	.D(un1_serialnumber_0_iv_2_Z[20]),
	.Y(un1_serialnumber_0_iv_Z[20])
);
defparam \un1_serialnumber_0_iv[20] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[12]  (
	.A(Uart3RxFifoCount_m[4]),
	.B(Uart1ClkDivider_i_m[4]),
	.C(un1_serialnumber_0_iv_3_Z[12]),
	.D(un1_serialnumber_0_iv_1_Z[22]),
	.Y(un1_serialnumber_0_iv_Z[12])
);
defparam \un1_serialnumber_0_iv[12] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[17]  (
	.A(Uart1RxFifoCount_m[9]),
	.B(un1_serialnumber_0_iv_0_Z[17]),
	.C(un1_serialnumber_0_iv_2_Z[17]),
	.D(un1_serialnumber_0_iv_1_Z[17]),
	.Y(un1_serialnumber_0_iv_Z[17])
);
defparam \un1_serialnumber_0_iv[17] .INIT=16'hFFFE;
// @44:288
  CFG3 \un1_serialnumber_1_iv[5]  (
	.A(un1_serialnumber_1_iv_2_Z[5]),
	.B(un1_serialnumber_1_iv_3_Z[5]),
	.C(un1_serialnumber_1_iv_4_Z[5]),
	.Y(un1_serialnumber_1_iv_Z[5])
);
defparam \un1_serialnumber_1_iv[5] .INIT=8'hFE;
// @44:212
  CFG4 ReadUart2_1_sqmuxa_0_a2 (
	.A(Address[4]),
	.B(LastReadReq_Z),
	.C(N_2868),
	.D(N_105),
	.Y(ReadUart2_1_sqmuxa)
);
defparam ReadUart2_1_sqmuxa_0_a2.INIT=16'h0020;
// @44:213
  CFG4 WriteUart2_1_sqmuxa_0_a2 (
	.A(Address[4]),
	.B(LastWriteReq_Z),
	.C(N_2868),
	.D(N_105),
	.Y(WriteUart2_1_sqmuxa)
);
defparam WriteUart2_1_sqmuxa_0_a2.INIT=16'h0020;
// @44:520
  CFG4 Uart2TxFifoData_1_sqmuxa_0_a2 (
	.A(N_2876),
	.B(N_2868),
	.C(Address[4]),
	.D(N_105),
	.Y(Uart2TxFifoData_1_sqmuxa)
);
defparam Uart2TxFifoData_1_sqmuxa_0_a2.INIT=16'h0080;
// @44:288
  CFG4 \un1_serialnumber_1_iv_3[25]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[7]),
	.C(un1_address_20_Z),
	.D(N_105),
	.Y(un1_serialnumber_3[25])
);
defparam \un1_serialnumber_1_iv_3[25] .INIT=16'hF0F8;
// @44:520
  CFG4 Uart1TxFifoData_1_sqmuxa_0_a2 (
	.A(Address[4]),
	.B(Address[2]),
	.C(N_2872),
	.D(N_2876),
	.Y(Uart1TxFifoData_1_sqmuxa)
);
defparam Uart1TxFifoData_1_sqmuxa_0_a2.INIT=16'h2000;
// @44:520
  CFG3 Uart0TxFifoData_0_sqmuxa_0_a2 (
	.A(un1_address_6_1_Z),
	.B(N_2876),
	.C(N_2872),
	.Y(Uart0TxFifoData_0_sqmuxa)
);
defparam Uart0TxFifoData_0_sqmuxa_0_a2.INIT=8'h80;
// @44:213
  CFG4 WriteUart1_1_sqmuxa_0_a2 (
	.A(LastWriteReq_Z),
	.B(Address[2]),
	.C(Address[4]),
	.D(N_2872),
	.Y(WriteUart1_1_sqmuxa)
);
defparam WriteUart1_1_sqmuxa_0_a2.INIT=16'h1000;
// @44:212
  CFG4 ReadUart1_1_sqmuxa_0_a2 (
	.A(LastReadReq_Z),
	.B(Address[2]),
	.C(Address[4]),
	.D(N_2872),
	.Y(ReadUart1_1_sqmuxa)
);
defparam ReadUart1_1_sqmuxa_0_a2.INIT=16'h1000;
// @44:212
  CFG3 ReadUart0_1_sqmuxa_0_a2 (
	.A(un1_address_6_1_Z),
	.B(N_2872),
	.C(LastReadReq_Z),
	.Y(ReadUart0_1_sqmuxa)
);
defparam ReadUart0_1_sqmuxa_0_a2.INIT=8'h08;
// @44:288
  CFG4 un1_rst_1_i_0 (
	.A(N_2877),
	.B(un1_rst_1_i_0_0_tz_Z),
	.C(N_132),
	.D(N_2868),
	.Y(un1_rst_1_i_0_Z)
);
defparam un1_rst_1_i_0.INIT=16'hFAF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv[16]  (
	.A(un1_serialnumber_1_iv_1_Z[16]),
	.B(un1_serialnumber_1_iv_1_0_Z[16]),
	.C(un1_address_20_Z),
	.D(un1_serialnumber_3[16]),
	.Y(un1_serialnumber[16])
);
defparam \un1_serialnumber_1_iv[16] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[15]  (
	.A(un1_serialnumber_1_iv_0[15]),
	.B(Uart0RxFifoCount_m[7]),
	.C(un1_serialnumber_1_iv_2_Z[15]),
	.D(un1_serialnumber_3[25]),
	.Y(un1_serialnumber_1_iv_Z[15])
);
defparam \un1_serialnumber_1_iv[15] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[19]  (
	.A(un1_serialnumber_1_iv_0_Z[19]),
	.B(un1_serialnumber_1_iv_1_Z[19]),
	.C(un1_address_20_Z),
	.D(un1_serialnumber_1_iv_4_Z[19]),
	.Y(un1_serialnumber_1_iv_Z[19])
);
defparam \un1_serialnumber_1_iv[19] .INIT=16'hFFFE;
// @44:288
  CFG3 \un1_serialnumber_1_iv[21]  (
	.A(un1_serialnumber_1_iv_1_Z[11]),
	.B(un1_address_20_Z),
	.C(un1_serialnumber_1_iv_1_Z[21]),
	.Y(un1_serialnumber_1_iv_Z[21])
);
defparam \un1_serialnumber_1_iv[21] .INIT=8'hFE;
// @44:288
  CFG3 \un1_serialnumber_1_iv[23]  (
	.A(un1_serialnumber_1_iv_1_Z[13]),
	.B(un1_address_20_Z),
	.C(un1_serialnumber_1_iv_1_Z[23]),
	.Y(un1_serialnumber_1_iv_Z[23])
);
defparam \un1_serialnumber_1_iv[23] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[25]  (
	.A(un1_serialnumber_1_iv_0_Z[25]),
	.B(un1_serialnumber_1_iv_1_0_Z[25]),
	.C(un1_serialnumber_3[25]),
	.D(un1_serialnumber_1_iv_1_Z[25]),
	.Y(un1_serialnumber_1_iv_Z[25])
);
defparam \un1_serialnumber_1_iv[25] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv[14]  (
	.A(Uart0RxFifoCount_m[6]),
	.B(un1_serialnumber_0_iv_0_Z[14]),
	.C(un1_serialnumber_0_iv_4_Z[14]),
	.D(un1_address_20_Z),
	.Y(un1_serialnumber_0_iv_Z[14])
);
defparam \un1_serialnumber_0_iv[14] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[0]  (
	.A(un1_serialnumber_1_iv_1_Z[0]),
	.B(un1_serialnumber_1_iv_0_Z[0]),
	.C(un1_serialnumber_1_iv_7_Z[0]),
	.D(un1_serialnumber_1_iv_6_Z[0]),
	.Y(un1_serialnumber_1_iv_Z[0])
);
defparam \un1_serialnumber_1_iv[0] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[27]  (
	.A(Uart1RxFifoCount_m[9]),
	.B(un1_serialnumber_1_iv_0_Z[27]),
	.C(un1_serialnumber_0_iv_2_Z[17]),
	.D(un1_serialnumber_1_iv_3_Z[27]),
	.Y(un1_serialnumber_1_iv_Z[27])
);
defparam \un1_serialnumber_1_iv[27] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[6]  (
	.A(un1_address_20_Z),
	.B(un1_serialnumber_1_iv_2_Z[6]),
	.C(un1_serialnumber_1_iv_3_Z[6]),
	.D(un1_serialnumber_1_iv_4_Z[6]),
	.Y(un1_serialnumber_1_iv_Z[6])
);
defparam \un1_serialnumber_1_iv[6] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv[7]  (
	.A(un1_serialnumber_1_iv_1_Z[7]),
	.B(un1_serialnumber_1_iv_0_Z[7]),
	.C(un1_serialnumber_1_iv_4_Z[7]),
	.D(un1_address_15_RNIJ83V_Z),
	.Y(un1_serialnumber_1_iv_Z[7])
);
defparam \un1_serialnumber_1_iv[7] .INIT=16'hFFFE;
// @44:288
  CFG4 \DataOut_RNO[18]  (
	.A(N_699),
	.B(N_693),
	.C(un1_serialnumber_1_iv_1_3_Z[18]),
	.D(un1_serialnumber_1_iv_1_4_Z[18]),
	.Y(un1_serialnumber_1_iv_i)
);
defparam \DataOut_RNO[18] .INIT=16'h0001;
// @44:288
  CFG4 \DataOut_RNO[3]  (
	.A(un1_serialnumber_1_iv_2_Z[3]),
	.B(un1_serialnumber_1_iv_1_Z[3]),
	.C(un1_serialnumber_1_iv_8_Z[3]),
	.D(un1_serialnumber_1_iv_7_Z[3]),
	.Y(un1_serialnumber_1_iv_i_Z[3])
);
defparam \DataOut_RNO[3] .INIT=16'h0001;
// @44:288
  CFG3 \DataOut_RNO[2]  (
	.A(un1_serialnumber_1_iv_9_Z[2]),
	.B(un1_address_16_RNIVTIJ_Z),
	.C(un1_serialnumber_1_iv_5_Z[2]),
	.Y(un1_serialnumber_1_iv_i_Z[2])
);
defparam \DataOut_RNO[2] .INIT=8'h01;
// @44:288
  CFG4 \DataOut_RNO[1]  (
	.A(un1_serialnumber_1_iv_3_Z[1]),
	.B(un1_serialnumber_1_iv_2_0_Z[1]),
	.C(un1_serialnumber_1_iv_10_Z[1]),
	.D(un1_serialnumber_1_iv_9_Z[1]),
	.Y(un1_serialnumber_1_iv_i_Z[1])
);
defparam \DataOut_RNO[1] .INIT=16'h0001;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RegisterSpacePorts_14 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  Uart0ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk0
)
;
input [7:0] Uart0ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk0 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_2;
wire [6:1] ClkDiv_cry_Y_3;
wire [7:7] ClkDiv_s_FCO_2;
wire [7:7] ClkDiv_s_Y_2;
wire clko_i_2 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S ;
wire un1_terminal_count_cry_0_Y ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S ;
wire clkdiv15_cry_0_Y ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S ;
wire clkdiv15_cry_1_Y ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S ;
wire clkdiv15_cry_2_Y ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S ;
wire clkdiv15_cry_3_Y ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S ;
wire clkdiv15_cry_4_Y ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S ;
wire clkdiv15_cry_5_Y ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S ;
wire clkdiv15_cry_6_Y ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S ;
wire clkdiv15_cry_7_Y ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_2 ;
wire clko_i3_cry_0_Y_2 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_2 ;
wire clko_i3_cry_1_Y_2 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_2 ;
wire clko_i3_cry_2_Y_2 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_2 ;
wire clko_i3_cry_3_Y_2 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_2 ;
wire clko_i3_cry_4_Y_2 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_2 ;
wire clko_i3_cry_5_Y_2 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_2 ;
wire clko_i3_cry_6_Y_2 ;
wire clko_i3_cry_7_S_2 ;
wire clko_i3_cry_7_Y_2 ;
wire ClkDiv_s_269_FCO ;
wire ClkDiv_s_269_S ;
wire ClkDiv_s_269_Y ;
  CLKINT clko_i_RNI5BT7 (
	.Y(UartClk0),
	.A(clko_i_2)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @35:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE clko_i (
	.Q(clko_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S),
	.Y(un1_terminal_count_cry_0_Y),
	.B(Uart0ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y),
	.B(Uart0ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y),
	.B(Uart0ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y),
	.B(Uart0ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y),
	.B(Uart0ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y),
	.B(Uart0ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y),
	.B(Uart0ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S),
	.Y(clkdiv15_cry_0_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S),
	.Y(clkdiv15_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S),
	.Y(clkdiv15_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S),
	.Y(clkdiv15_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S),
	.Y(clkdiv15_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S),
	.Y(clkdiv15_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S),
	.Y(clkdiv15_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S),
	.Y(clkdiv15_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_2),
	.Y(clko_i3_cry_0_Y_2),
	.B(Uart0ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_2),
	.Y(clko_i3_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_2),
	.Y(clko_i3_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_2),
	.Y(clko_i3_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_2),
	.Y(clko_i3_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_2),
	.Y(clko_i3_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_2),
	.Y(clko_i3_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_2),
	.Y(clko_i3_cry_7_Y_2),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @35:57
  ARI1 ClkDiv_s_269 (
	.FCO(ClkDiv_s_269_FCO),
	.S(ClkDiv_s_269_S),
	.Y(ClkDiv_s_269_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_269.INIT=20'h4AA00;
// @35:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_2[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_269_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_3[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_3[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_3[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_3[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_3[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_2[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_2[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_3[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  SUM_5_0,
  ClkDiv,
  SUM_4_0,
  UartClk0,
  shot_i_arst_i,
  CO0_5,
  UartTxClk0
)
;
input SUM_5_0 ;
output [2:1] ClkDiv ;
input SUM_4_0 ;
input UartClk0 ;
input shot_i_arst_i ;
output CO0_5 ;
output UartTxClk0 ;
wire SUM_5_0 ;
wire SUM_4_0 ;
wire UartClk0 ;
wire shot_i_arst_i ;
wire CO0_5 ;
wire UartTxClk0 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_3;
wire div_i_2 ;
wire CO0_5_i ;
wire VCC ;
wire N_1903_i ;
wire GND ;
  CLKINT div_i_RNIB3I7 (
	.Y(UartTxClk0),
	.A(div_i_2)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_5),
	.Y(CO0_5_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @36:55
  SLE div_i (
	.Q(div_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(N_1903_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_5_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[0]  (
	.Q(CO0_5),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_5_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:67
  CFG4 \un17_clkdiv_1.SUM_3[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_5),
	.Y(SUM_3[3])
);
defparam \un17_clkdiv_1.SUM_3[3] .INIT=16'h6AAA;
// @36:55
  CFG4 \un17_clkdiv_1.N_1903_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_5),
	.Y(N_1903_i)
);
defparam \un17_clkdiv_1.N_1903_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module IBufP3Ports (
  Rx0_c,
  FCCC_C0_0_GL0,
  Rxd0_i
)
;
input Rx0_c ;
input FCCC_C0_0_GL0 ;
output Rxd0_i ;
wire Rx0_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd0_i ;
wire VCC ;
wire Temp2_Z ;
wire GND ;
wire Temp1_Z ;
// @31:48
  SLE O (
	.Q(Rxd0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports */

module IBufP2Ports_0_0 (
  Rxd_i,
  Rxd0_i,
  UartClk0
)
;
output Rxd_i ;
input Rxd0_i ;
input UartClk0 ;
wire Rxd_i ;
wire Rxd0_i ;
wire UartClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_0 */

module UartRxRaw_0 (
  RxData,
  Rxd_i,
  UartClk0,
  Uart0FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire RReg_1_sqmuxa_2_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire bitpos_0_sqmuxa ;
wire RReg_1_sqmuxa_Z ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_61 ;
wire CO1 ;
wire CO2_0 ;
// @32:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @32:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[2]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0013;
// @32:69
  CFG2 RReg_1_sqmuxa_2 (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.Y(RReg_1_sqmuxa_2_Z)
);
defparam RReg_1_sqmuxa_2.INIT=4'h8;
// @32:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @32:69
  CFG3 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=8'h40;
// @32:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @32:84
  CFG4 \bitpos_RNIQ5VE[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIQ5VE[3] .INIT=16'h0020;
// @32:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[2]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h5F7F;
// @32:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0800;
// @32:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @32:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @32:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @32:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @32:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @32:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @32:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @32:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @32:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @32:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_Z[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @32:114
  CFG3 \samplecnt_RNIVJ161[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNIVJ161[1] .INIT=8'h08;
// @32:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @32:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @32:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @32:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @32:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @32:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @32:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @32:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @32:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @32:114
  CFG3 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(bitpos_0_sqmuxa),
	.C(CO1),
	.Y(samplecnt_RNO_Z[2])
);
defparam \samplecnt_RNO[2] .INIT=8'hD2;
// @32:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @32:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @32:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @32:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_Z[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @32:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_0 */

module UartRxExtClk_0 (
  RxData,
  RxComplete,
  Uart0FifoReset_i_arst_i,
  UartClk0,
  Rxd0_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart0FifoReset_i_arst_i ;
input UartClk0 ;
input Rxd0_i ;
wire RxComplete ;
wire Uart0FifoReset_i_arst_i ;
wire UartClk0 ;
wire Rxd0_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @40:79
  IBufP2Ports_0_0 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0)
);
// @40:88
  UartRxRaw_0 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_0 */

module IBufP2Ports_3 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_3 */

module fifo_8_10_0 (
  RxData,
  Uart0RxFifoCount,
  Uart0RxFifoData,
  we_i,
  re_i,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart0RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input we_i ;
input re_i ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart0RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart0RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] count_o_3;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIR5541_Y;
wire [1:1] counter_r_RNI2NNM1_Y;
wire [2:2] counter_r_RNIA9A92_Y;
wire [3:3] counter_r_RNIJSSR2_Y;
wire [4:4] counter_r_RNITGFE3_Y;
wire [5:5] counter_r_RNI86214_Y;
wire [6:6] counter_r_RNIKSKJ4_Y;
wire [7:7] counter_r_RNI1K765_Y;
wire [8:8] counter_r_RNIFCQO5_Y;
wire [10:10] counter_r_RNO_FCO;
wire [10:10] counter_r_RNO_Y;
wire [9:9] counter_r_RNIU5DB6_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_5;
wire [9:9] raddr_r_s_FCO_5;
wire [9:9] raddr_r_s_Y_5;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_5;
wire [9:9] waddr_r_s_FCO_5;
wire [9:9] waddr_r_s_Y_5;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT;
wire [8:0] ram_ram_0_0_B_DOUT;
wire Uart0RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire N_8_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNILLIH_S ;
wire empty_r_RNILLIH_Y ;
wire raddr_r_s_283_FCO ;
wire raddr_r_s_283_S ;
wire raddr_r_s_283_Y ;
wire waddr_r_s_284_FCO ;
wire waddr_r_s_284_S ;
wire waddr_r_s_284_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_8 ;
wire un7_counter_r_0_a2_8 ;
wire N_2884 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIS58B (
	.A(Uart0RxFifoFull),
	.Y(Uart0RxFifoFull_i)
);
defparam full_r_RNIS58B.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart0RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart0RxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[0]  (
	.Q(Uart0RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[0]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[9]  (
	.Q(Uart0RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[9]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[8]  (
	.Q(Uart0RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[8]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[7]  (
	.Q(Uart0RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[7]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[6]  (
	.Q(Uart0RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[6]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[5]  (
	.Q(Uart0RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[5]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[4]  (
	.Q(Uart0RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[4]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[3]  (
	.Q(Uart0RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[3]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[2]  (
	.Q(Uart0RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[2]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[1]  (
	.Q(Uart0RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[1]),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNILLIH (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILLIH_S),
	.Y(empty_r_RNILLIH_Y),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILLIH.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNIR5541[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIR5541_Y[0]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIR5541[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI2NNM1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2NNM1_Y[1]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2NNM1[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIA9A92[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIA9A92_Y[2]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIA9A92[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIJSSR2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJSSR2_Y[3]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJSSR2[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNITGFE3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNITGFE3_Y[4]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNITGFE3[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI86214[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI86214_Y[5]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI86214[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIKSKJ4[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIKSKJ4_Y[6]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIKSKJ4[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI1K765[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1K765_Y[7]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1K765[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIFCQO5[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIFCQO5_Y[8]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIFCQO5[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIU5DB6[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU5DB6_Y[9]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU5DB6[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_283 (
	.FCO(raddr_r_s_283_FCO),
	.S(raddr_r_s_283_S),
	.Y(raddr_r_s_283_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_283.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_5[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_283_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_5[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_5[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_5[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_5[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_5[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_5[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_5[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_5[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_5[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_284 (
	.FCO(waddr_r_s_284_FCO),
	.S(waddr_r_s_284_S),
	.Y(waddr_r_s_284_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_284.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_5[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_284_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_5[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_5[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_5[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_5[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_5[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_5[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_5[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_5[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_5[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_5[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIV8N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart0RxFifoData[7])
);
defparam ram_ram_0_0_RNIV8N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIU7N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart0RxFifoData[6])
);
defparam ram_ram_0_0_RNIU7N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIT6N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart0RxFifoData[5])
);
defparam ram_ram_0_0_RNIT6N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIS5N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart0RxFifoData[4])
);
defparam ram_ram_0_0_RNIS5N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIR4N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart0RxFifoData[3])
);
defparam ram_ram_0_0_RNIR4N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIQ3N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart0RxFifoData[2])
);
defparam ram_ram_0_0_RNIQ3N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIP2N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart0RxFifoData[1])
);
defparam ram_ram_0_0_RNIP2N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIO1N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart0RxFifoData[0])
);
defparam ram_ram_0_0_RNIO1N9.INIT=8'hD8;
// @33:61
  CFG3 do_count_0_x2 (
	.A(we_i),
	.B(Uart0RxFifoFull),
	.C(do_read_Z),
	.Y(N_8_i)
);
defparam do_count_0_x2.INIT=8'hD2;
// @33:76
  CFG2 \update.count_o_3[9]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(count_o_3[9])
);
defparam \update.count_o_3[9] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[8]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(count_o_3[8])
);
defparam \update.count_o_3[8] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[7]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(count_o_3[7])
);
defparam \update.count_o_3[7] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[6]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(count_o_3[6])
);
defparam \update.count_o_3[6] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[5]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(count_o_3[5])
);
defparam \update.count_o_3[5] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[4]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(count_o_3[4])
);
defparam \update.count_o_3[4] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[3]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(count_o_3[3])
);
defparam \update.count_o_3[3] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[2]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(count_o_3[2])
);
defparam \update.count_o_3[2] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[1]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(count_o_3[1])
);
defparam \update.count_o_3[1] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[0]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(count_o_3[0])
);
defparam \update.count_o_3[0] .INIT=4'hE;
// @33:60
  CFG2 do_write (
	.A(Uart0RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:59
  CFG2 do_read (
	.A(Uart0RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un7_counter_r_0_a2_6 .INIT=16'h0001;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_5)
);
defparam \update.un16_counter_r_0_a2_5 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[5]),
	.B(do_read_Z),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h0200;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(do_write_Z),
	.B(counter_r_Z[0]),
	.C(do_read_Z),
	.D(un7_counter_r_0_a2_8),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h7300;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_0_8),
	.C(un16_counter_r_0_a2_0_7),
	.D(un16_counter_r_0_a2_0_6),
	.Y(N_2884)
);
defparam \update.un16_counter_r_0_a2_0 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_7),
	.B(un16_counter_r_0_a2_5),
	.C(N_2884),
	.D(un16_counter_r_0_a2_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_0 */

module gated_fifo_8_10_0 (
  Uart0RxFifoData,
  Uart0RxFifoCount,
  RxData,
  Uart0RxFifoFull,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_data_i,
  ReadUart0,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] Uart0RxFifoData ;
output [9:0] Uart0RxFifoCount ;
input [7:0] RxData ;
output Uart0RxFifoFull ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_data_i ;
input ReadUart0 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_data_i ;
wire ReadUart0 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart0),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_0 fifo_i (
	.RxData(RxData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0RxFifoFull(Uart0RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_0 */

module UartRxFifoExtClk_10_3 (
  Uart0RxFifoCount,
  Uart0RxFifoData,
  ReadUart0,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd0_i,
  UartClk0,
  Uart0FifoReset_i_arst_i
)
;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input ReadUart0 ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
output Uart0RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd0_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
wire ReadUart0 ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd0_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @42:133
  UartRxExtClk_0 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.UartClk0(UartClk0),
	.Rxd0_i(Rxd0_i)
);
// @42:147
  IBufP2Ports_3 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_0 UartFifo (
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.ReadUart0(ReadUart0),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_3 */

module IBufP2Ports_4 (
  StartTx_i,
  StartTx,
  UartTxClk0
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk0 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_4 */

module UartTx_0 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk0,
  Uart0FifoReset_i_arst_i,
  Tx0_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk0 ;
input Uart0FifoReset_i_arst_i ;
output Tx0_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire Tx0_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_Z ;
wire TxD_2_7_2_wmux_3_FCO ;
wire TxD_2_7_2_wmux_3_S ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_0_wmux_S ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @34:59
  SLE TxD (
	.Q(Tx0_c),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(StartTx_i),
	.EN(un1_busy_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO),
	.S(TxD_2_7_2_wmux_3_S),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_0_wmux_S),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @34:97
  CFG4 txd20_RNIAKG21 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIAKG21.INIT=16'hC400;
// @34:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @34:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @34:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @34:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @34:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @34:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @34:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_Z)
);
defparam un1_busy_i.INIT=8'h12;
// @34:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_Z),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @34:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @34:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @34:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @34:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @34:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_0 */

module IBufP2Ports_5 (
  CurrentState,
  un1_NextState_1_sqmuxa_i,
  un1_NextState_1_sqmuxa_i_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
input [1:0] CurrentState ;
output un1_NextState_1_sqmuxa_i ;
input un1_NextState_1_sqmuxa_i_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire un1_NextState_1_sqmuxa_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  CFG4 O_RNI1AV62 (
	.A(CurrentState[0]),
	.B(un1_NextState_1_sqmuxa_i_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i)
);
defparam O_RNI1AV62.INIT=16'hCA0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_5 */

module fifo_8_10_1_0 (
  Uart0TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart0TxFifoFull,
  Uart0TxFifoEmpty
)
;
input [7:0] Uart0TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart0TxFifoFull ;
output Uart0TxFifoEmpty ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:0] raddr_r_Z;
wire [9:9] raddr_r_s_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI1SMB_Y;
wire [1:1] counter_r_RNIIIOI_Y;
wire [2:2] counter_r_RNI4AQP_Y;
wire [3:3] counter_r_RNIN2S01_Y;
wire [4:4] counter_r_RNIBST71_Y;
wire [5:5] counter_r_RNI0NVE1_Y;
wire [6:6] counter_r_RNIMI1M1_Y;
wire [7:7] counter_r_RNIDF3T1_Y;
wire [8:8] counter_r_RNI5D542_Y;
wire [10:10] counter_r_RNO_FCO_0;
wire [10:10] counter_r_RNO_Y_0;
wire [9:9] counter_r_RNIUB7B2_Y;
wire [8:0] raddr_r_cry_Z;
wire [0:0] raddr_r_cry_Y_0;
wire [8:1] raddr_r_cry_Y_4;
wire [9:9] raddr_r_s_FCO_4;
wire [9:9] raddr_r_s_Y_4;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_4;
wire [9:9] waddr_r_s_FCO_4;
wire [9:9] waddr_r_s_Y_4;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_0;
wire [8:0] ram_ram_0_0_B_DOUT_0;
wire Uart0TxFifoEmpty_i ;
wire Uart0TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIH6L4_S ;
wire empty_r_RNIH6L4_Y ;
wire raddr_r_s_281_FCO ;
wire raddr_r_s_281_S ;
wire raddr_r_s_281_Y ;
wire waddr_r_s_282_FCO ;
wire waddr_r_s_282_S ;
wire waddr_r_s_282_Y ;
wire do_write_Z ;
wire un9_counter_r_0 ;
wire un14_counter_r_7 ;
wire un14_counter_r_6 ;
wire un19_counter_r_1 ;
wire un5_counter_r_1 ;
wire un9_counter_r_3_0 ;
wire un5_counter_r_3_0 ;
wire un14_counter_r_8 ;
wire un5_counter_r ;
wire un14_counter_r ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 empty_r_RNI6FI1 (
	.A(Uart0TxFifoEmpty),
	.Y(Uart0TxFifoEmpty_i)
);
defparam empty_r_RNI6FI1.INIT=2'h1;
  CFG1 full_r_RNIA60E (
	.A(Uart0TxFifoFull),
	.Y(Uart0TxFifoFull_i)
);
defparam full_r_RNIA60E.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart0TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart0TxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNIH6L4 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIH6L4_S),
	.Y(empty_r_RNIH6L4_Y),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIH6L4.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNI1SMB[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI1SMB_Y[0]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI1SMB[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIIIOI[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIIOI_Y[1]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIIOI[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI4AQP[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI4AQP_Y[2]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI4AQP[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIN2S01[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIN2S01_Y[3]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIN2S01[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIBST71[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIBST71_Y[4]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIBST71[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI0NVE1[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI0NVE1_Y[5]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI0NVE1[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIMI1M1[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIMI1M1_Y[6]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIMI1M1[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIDF3T1[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIDF3T1_Y[7]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIDF3T1[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI5D542[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI5D542_Y[8]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI5D542[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_0[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_0[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUB7B2[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUB7B2_Y[9]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUB7B2[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_281 (
	.FCO(raddr_r_s_281_FCO),
	.S(raddr_r_s_281_S),
	.Y(raddr_r_s_281_Y),
	.B(re_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_281.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[0]  (
	.FCO(raddr_r_cry_Z[0]),
	.S(raddr_r_s[0]),
	.Y(raddr_r_cry_Y_0[0]),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_281_FCO)
);
defparam \raddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_4[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[0])
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_4[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_4[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_4[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_4[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_4[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_4[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_4[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_4[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_4[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_282 (
	.FCO(waddr_r_s_282_FCO),
	.S(waddr_r_s_282_S),
	.Y(waddr_r_s_282_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_282.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_4[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_282_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_4[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_4[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_4[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_4[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_4[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_4[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_4[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_4[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_4[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_4[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_0[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_0[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI9M2L[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNI9M2L[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8L2L[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNI8L2L[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7K2L[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNI7K2L[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI6J2L[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNI6J2L[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI5I2L[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNI5I2L[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI4H2L[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNI4H2L[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI3G2L[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI3G2L[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI2F2L[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI2F2L[0] .INIT=8'hD8;
// @33:61
  CFG3 do_count (
	.A(we_i),
	.B(Uart0TxFifoFull),
	.C(do_read_Z),
	.Y(do_count_Z)
);
defparam do_count.INIT=8'hD2;
// @33:59
  CFG2 do_read (
	.A(Uart0TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @33:60
  CFG2 do_write (
	.A(Uart0TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:82
  CFG4 \update.un5_counter_r_1_2  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un9_counter_r_0)
);
defparam \update.un5_counter_r_1_2 .INIT=16'h0001;
// @33:89
  CFG4 \update.un14_counter_r_7  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un14_counter_r_7)
);
defparam \update.un14_counter_r_7 .INIT=16'h4000;
// @33:89
  CFG4 \update.un14_counter_r_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un14_counter_r_6)
);
defparam \update.un14_counter_r_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un19_counter_r_1  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[7]),
	.Y(un19_counter_r_1)
);
defparam \update.un19_counter_r_1 .INIT=16'h0002;
// @33:82
  CFG4 \update.un5_counter_r_1  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un5_counter_r_1)
);
defparam \update.un5_counter_r_1 .INIT=16'h0001;
// @33:89
  CFG3 \update.un19_counter_r_3_0  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[1]),
	.C(counter_r_Z[0]),
	.Y(un9_counter_r_3_0)
);
defparam \update.un19_counter_r_3_0 .INIT=8'h01;
// @33:82
  CFG4 \update.un5_counter_r_3_0  (
	.A(counter_r_Z[0]),
	.B(un5_counter_r_1),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un5_counter_r_3_0)
);
defparam \update.un5_counter_r_3_0 .INIT=16'h0008;
// @33:89
  CFG4 \update.un14_counter_r_8  (
	.A(counter_r_Z[0]),
	.B(un14_counter_r_6),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un14_counter_r_8)
);
defparam \update.un14_counter_r_8 .INIT=16'h8000;
// @33:82
  CFG4 \update.un5_counter_r  (
	.A(do_write_Z),
	.B(un9_counter_r_0),
	.C(do_read_Z),
	.D(un5_counter_r_3_0),
	.Y(un5_counter_r)
);
defparam \update.un5_counter_r .INIT=16'h4000;
// @33:89
  CFG4 \update.un14_counter_r  (
	.A(un14_counter_r_8),
	.B(do_read_Z),
	.C(un14_counter_r_7),
	.D(do_write_Z),
	.Y(un14_counter_r)
);
defparam \update.un14_counter_r .INIT=16'h2000;
// @33:82
  CFG4 \update.un7_counter_r  (
	.A(un9_counter_r_3_0),
	.B(un9_counter_r_0),
	.C(un5_counter_r_1),
	.D(un5_counter_r),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r .INIT=16'hFF80;
// @33:89
  CFG4 \update.un16_counter_r  (
	.A(un9_counter_r_3_0),
	.B(un19_counter_r_1),
	.C(un14_counter_r),
	.D(un5_counter_r_1),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_0 */

module gated_fifo_8_10_1_0 (
  OutgoingTxByte,
  Uart0TxFifoData,
  CurrentState,
  Uart0TxFifoFull,
  un1_NextState_1_sqmuxa_i_1,
  Uart0TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart0,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart0TxFifoData ;
input [1:0] CurrentState ;
output Uart0TxFifoFull ;
output un1_NextState_1_sqmuxa_i_1 ;
output Uart0TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart0 ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0TxFifoFull ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire Uart0TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart0 ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  CFG4 r_ack_RNIFPMA1 (
	.A(CurrentState[0]),
	.B(Uart0TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i_1)
);
defparam r_ack_RNIFPMA1.INIT=16'h551B;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart0),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_0 fifo_i (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_0 */

module UartTxFifoExtClk_10_3 (
  Uart0TxFifoData,
  WriteUart0,
  Uart0TxFifoEmpty,
  Uart0TxFifoFull,
  Tx0_c,
  UartTxClk0,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
input [7:0] Uart0TxFifoData ;
input WriteUart0 ;
output Uart0TxFifoEmpty ;
output Uart0TxFifoFull ;
output Tx0_c ;
input UartTxClk0 ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire WriteUart0 ;
wire Uart0TxFifoEmpty ;
wire Uart0TxFifoFull ;
wire Tx0_c ;
wire UartTxClk0 ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire un1_NextState_1_sqmuxa_i ;
wire StartTx_Z ;
wire readstrobe13_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire un1_ReadStrobe_0_sqmuxa_2_i ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @43:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13_Z),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(un1_ReadStrobe_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:248
  CFG2 readstrobe13 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13_Z)
);
defparam readstrobe13.INIT=4'h4;
// @43:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @43:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_ReadStrobe_0_sqmuxa_2_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @43:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @43:162
  IBufP2Ports_4 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk0(UartTxClk0)
);
// @43:170
  UartTx_0 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk0(UartTxClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Tx0_c(Tx0_c)
);
// @43:182
  IBufP2Ports_5 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.un1_NextState_1_sqmuxa_i(un1_NextState_1_sqmuxa_i),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_0 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.CurrentState(CurrentState_Z[1:0]),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart0(WriteUart0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_3 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  Uart1ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk1
)
;
input [7:0] Uart1ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk1 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk1 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_1;
wire [6:1] ClkDiv_cry_Y_2;
wire [7:7] ClkDiv_s_FCO_1;
wire [7:7] ClkDiv_s_Y_1;
wire clko_i_0 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_0 ;
wire un1_terminal_count_cry_0_Y_0 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_0 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_0 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_0 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_0 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_0 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_0 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_1 ;
wire clkdiv15_cry_0_Y_1 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_1 ;
wire clkdiv15_cry_1_Y_1 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_1 ;
wire clkdiv15_cry_2_Y_1 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_1 ;
wire clkdiv15_cry_3_Y_1 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_1 ;
wire clkdiv15_cry_4_Y_1 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_1 ;
wire clkdiv15_cry_5_Y_1 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_1 ;
wire clkdiv15_cry_6_Y_1 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_1 ;
wire clkdiv15_cry_7_Y_1 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_1 ;
wire clko_i3_cry_0_Y_1 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_1 ;
wire clko_i3_cry_1_Y_1 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_1 ;
wire clko_i3_cry_2_Y_1 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_1 ;
wire clko_i3_cry_3_Y_1 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_1 ;
wire clko_i3_cry_4_Y_1 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_1 ;
wire clko_i3_cry_5_Y_1 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_1 ;
wire clko_i3_cry_6_Y_1 ;
wire clko_i3_cry_7_S_1 ;
wire clko_i3_cry_7_Y_1 ;
wire ClkDiv_s_268_FCO ;
wire ClkDiv_s_268_S ;
wire ClkDiv_s_268_Y ;
  CLKINT clko_i_RNI6TMC (
	.Y(UartClk1),
	.A(clko_i_0)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @35:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE clko_i (
	.Q(clko_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_0),
	.Y(un1_terminal_count_cry_0_Y_0),
	.B(Uart1ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_0),
	.B(Uart1ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_0),
	.B(Uart1ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_0),
	.B(Uart1ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_0),
	.B(Uart1ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_0),
	.B(Uart1ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_0),
	.B(Uart1ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_1),
	.Y(clkdiv15_cry_0_Y_1),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_1),
	.Y(clkdiv15_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_1),
	.Y(clkdiv15_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_1),
	.Y(clkdiv15_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_1),
	.Y(clkdiv15_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_1),
	.Y(clkdiv15_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_1),
	.Y(clkdiv15_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_1),
	.Y(clkdiv15_cry_7_Y_1),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_1),
	.Y(clko_i3_cry_0_Y_1),
	.B(Uart1ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_1),
	.Y(clko_i3_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_1),
	.Y(clko_i3_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_1),
	.Y(clko_i3_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_1),
	.Y(clko_i3_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_1),
	.Y(clko_i3_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_1),
	.Y(clko_i3_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_1),
	.Y(clko_i3_cry_7_Y_1),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @35:57
  ARI1 ClkDiv_s_268 (
	.FCO(ClkDiv_s_268_FCO),
	.S(ClkDiv_s_268_S),
	.Y(ClkDiv_s_268_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_268.INIT=20'h4AA00;
// @35:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_1[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_268_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_2[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_2[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_2[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_2[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_2[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_1[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_1[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_2[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  SUM_1_0_0,
  ClkDiv_2,
  SUM_2,
  ClkDiv_1,
  SUM_4_0,
  ClkDiv_0,
  SUM_3_0,
  SUM_5_0,
  CO0_2,
  CO0_3,
  CO0_5,
  UartClk1,
  shot_i_arst_i,
  UartTxClk1
)
;
output SUM_1_0_0 ;
input [2:1] ClkDiv_2 ;
output [2:1] SUM_2 ;
input [2:1] ClkDiv_1 ;
output SUM_4_0 ;
input [2:1] ClkDiv_0 ;
output SUM_3_0 ;
output SUM_5_0 ;
input CO0_2 ;
input CO0_3 ;
input CO0_5 ;
input UartClk1 ;
input shot_i_arst_i ;
output UartTxClk1 ;
wire SUM_1_0_0 ;
wire SUM_4_0 ;
wire SUM_3_0 ;
wire SUM_5_0 ;
wire CO0_2 ;
wire CO0_3 ;
wire CO0_5 ;
wire UartClk1 ;
wire shot_i_arst_i ;
wire UartTxClk1 ;
wire [3:1] ClkDiv_Z;
wire [1:1] SUM_4;
wire [3:3] SUM_2_Z;
wire [2:2] SUM_3;
wire div_i_0 ;
wire CO0_4 ;
wire CO0_4_i ;
wire VCC ;
wire N_1922_i ;
wire GND ;
  CLKINT div_i_RNICMT5 (
	.Y(UartTxClk1),
	.A(div_i_0)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_4),
	.Y(CO0_4_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @36:55
  SLE div_i (
	.Q(div_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(N_1922_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[0]  (
	.Q(CO0_4),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_4_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_2_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:67
  CFG2 \un17_clkdiv_1.SUM_5[1]  (
	.A(CO0_5),
	.B(ClkDiv_0[1]),
	.Y(SUM_5_0)
);
defparam \un17_clkdiv_1.SUM_5[1] .INIT=4'h6;
// @36:67
  CFG2 \un17_clkdiv_1.SUM_4[1]  (
	.A(CO0_4),
	.B(ClkDiv_Z[1]),
	.Y(SUM_4[1])
);
defparam \un17_clkdiv_1.SUM_4[1] .INIT=4'h6;
// @36:67
  CFG2 \un17_clkdiv_1.SUM_3[1]  (
	.A(CO0_3),
	.B(ClkDiv_1[1]),
	.Y(SUM_3_0)
);
defparam \un17_clkdiv_1.SUM_3[1] .INIT=4'h6;
// @36:67
  CFG2 \un17_clkdiv_1.SUM_2[1]  (
	.A(CO0_2),
	.B(ClkDiv_2[1]),
	.Y(SUM_2[1])
);
defparam \un17_clkdiv_1.SUM_2[1] .INIT=4'h6;
// @36:67
  CFG3 \un17_clkdiv_1.SUM_4[2]  (
	.A(ClkDiv_0[2]),
	.B(ClkDiv_0[1]),
	.C(CO0_5),
	.Y(SUM_4_0)
);
defparam \un17_clkdiv_1.SUM_4[2] .INIT=8'h6A;
// @36:67
  CFG3 \un17_clkdiv_1.SUM_3[2]  (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(CO0_4),
	.Y(SUM_3[2])
);
defparam \un17_clkdiv_1.SUM_3[2] .INIT=8'h6A;
// @36:67
  CFG3 \un17_clkdiv_1.SUM_2[2]  (
	.A(ClkDiv_1[2]),
	.B(ClkDiv_1[1]),
	.C(CO0_3),
	.Y(SUM_2[2])
);
defparam \un17_clkdiv_1.SUM_2[2] .INIT=8'h6A;
// @36:67
  CFG3 \un17_clkdiv_1.SUM_1[2]  (
	.A(ClkDiv_2[2]),
	.B(ClkDiv_2[1]),
	.C(CO0_2),
	.Y(SUM_1_0_0)
);
defparam \un17_clkdiv_1.SUM_1[2] .INIT=8'h6A;
// @36:67
  CFG4 \un17_clkdiv_1.SUM_2[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(CO0_4),
	.Y(SUM_2_Z[3])
);
defparam \un17_clkdiv_1.SUM_2[3] .INIT=16'h6AAA;
// @36:55
  CFG4 \un17_clkdiv_1.N_1922_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(CO0_4),
	.Y(N_1922_i)
);
defparam \un17_clkdiv_1.N_1922_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module IBufP3Ports_0 (
  Rx1_c,
  FCCC_C0_0_GL0,
  Rxd1_i
)
;
input Rx1_c ;
input FCCC_C0_0_GL0 ;
output Rxd1_i ;
wire Rx1_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd1_i ;
wire VCC ;
wire Temp2_0 ;
wire GND ;
wire Temp1_0 ;
// @31:48
  SLE O (
	.Q(Rxd1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx1_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_0 */

module IBufP2Ports_0_1 (
  Rxd_i,
  Rxd1_i,
  UartClk1
)
;
output Rxd_i ;
input Rxd1_i ;
input UartClk1 ;
wire Rxd_i ;
wire Rxd1_i ;
wire UartClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_1 */

module UartRxRaw_1 (
  RxData,
  Rxd_i,
  UartClk1,
  Uart1FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_0;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_0;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire RReg_1_sqmuxa_2_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire bitpos_0_sqmuxa ;
wire RReg_1_sqmuxa_Z ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_61 ;
wire CO1 ;
wire CO2_0 ;
// @32:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @32:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[2]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0013;
// @32:69
  CFG2 RReg_1_sqmuxa_2 (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.Y(RReg_1_sqmuxa_2_Z)
);
defparam RReg_1_sqmuxa_2.INIT=4'h8;
// @32:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @32:69
  CFG3 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=8'h40;
// @32:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @32:84
  CFG4 \bitpos_RNIULPM1[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIULPM1[3] .INIT=16'h0020;
// @32:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[2]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h5F7F;
// @32:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0800;
// @32:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @32:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @32:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @32:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @32:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @32:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @32:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @32:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @32:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @32:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_0[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @32:114
  CFG3 \samplecnt_RNI2VJU[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNI2VJU[1] .INIT=8'h08;
// @32:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @32:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @32:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @32:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @32:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @32:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @32:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM_0[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @32:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @32:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @32:114
  CFG3 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(bitpos_0_sqmuxa),
	.C(CO1),
	.Y(samplecnt_RNO_0[2])
);
defparam \samplecnt_RNO[2] .INIT=8'hD2;
// @32:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @32:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @32:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @32:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_0[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @32:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_1 */

module UartRxExtClk_1 (
  RxData,
  RxComplete,
  Uart1FifoReset_i_arst_i,
  UartClk1,
  Rxd1_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart1FifoReset_i_arst_i ;
input UartClk1 ;
input Rxd1_i ;
wire RxComplete ;
wire Uart1FifoReset_i_arst_i ;
wire UartClk1 ;
wire Rxd1_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @40:79
  IBufP2Ports_0_1 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1)
);
// @40:88
  UartRxRaw_1 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_1 */

module IBufP2Ports_6 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_6 */

module fifo_8_10_1_1 (
  RxData,
  Uart1RxFifoCount,
  Uart1RxFifoData,
  we_i,
  re_i,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart1RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input we_i ;
input re_i ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart1RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart1RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI0FS51_Y;
wire [1:1] counter_r_RNIA3MQ1_Y;
wire [2:2] counter_r_RNILOFF2_Y;
wire [3:3] counter_r_RNI1F943_Y;
wire [4:4] counter_r_RNIE63P3_Y;
wire [5:5] counter_r_RNISUSD4_Y;
wire [6:6] counter_r_RNIBOM25_Y;
wire [7:7] counter_r_RNIRIGN5_Y;
wire [8:8] counter_r_RNICEAC6_Y;
wire [10:10] counter_r_RNO_FCO_1;
wire [10:10] counter_r_RNO_Y_1;
wire [9:9] counter_r_RNIUA417_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_3;
wire [9:9] raddr_r_s_FCO_3;
wire [9:9] raddr_r_s_Y_3;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_3;
wire [9:9] waddr_r_s_FCO_3;
wire [9:9] waddr_r_s_Y_3;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_1;
wire [8:0] ram_ram_0_0_B_DOUT_1;
wire Uart1RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_14_0_i ;
wire N_5_0_i ;
wire N_6_0_i ;
wire N_7_0_i ;
wire N_8_0_i ;
wire N_9_0_i ;
wire N_10_0_i ;
wire N_11_0_i ;
wire N_12_0_i ;
wire N_13_0_i ;
wire counter_r_cry_cy ;
wire empty_r_RNINR2H_S ;
wire empty_r_RNINR2H_Y ;
wire raddr_r_s_279_FCO ;
wire raddr_r_s_279_S ;
wire raddr_r_s_279_Y ;
wire waddr_r_s_280_FCO ;
wire waddr_r_s_280_S ;
wire waddr_r_s_280_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_15_0 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire i13_mux ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNITS5E (
	.A(Uart1RxFifoFull),
	.Y(Uart1RxFifoFull_i)
);
defparam full_r_RNITS5E.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart1RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart1RxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[0]  (
	.Q(Uart1RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_14_0_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[9]  (
	.Q(Uart1RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_5_0_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[8]  (
	.Q(Uart1RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_6_0_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[7]  (
	.Q(Uart1RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_7_0_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[6]  (
	.Q(Uart1RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_8_0_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[5]  (
	.Q(Uart1RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_9_0_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[4]  (
	.Q(Uart1RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_10_0_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[3]  (
	.Q(Uart1RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_11_0_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[2]  (
	.Q(Uart1RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_12_0_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[1]  (
	.Q(Uart1RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_13_0_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNINR2H (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNINR2H_S),
	.Y(empty_r_RNINR2H_Y),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNINR2H.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNI0FS51[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI0FS51_Y[0]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI0FS51[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIA3MQ1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIA3MQ1_Y[1]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIA3MQ1[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNILOFF2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNILOFF2_Y[2]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNILOFF2[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI1F943[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI1F943_Y[3]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI1F943[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIE63P3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIE63P3_Y[4]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIE63P3[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNISUSD4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNISUSD4_Y[5]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNISUSD4[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIBOM25[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIBOM25_Y[6]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIBOM25[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIRIGN5[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIRIGN5_Y[7]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIRIGN5[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNICEAC6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNICEAC6_Y[8]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNICEAC6[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_1[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_1[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUA417[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUA417_Y[9]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUA417[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_279 (
	.FCO(raddr_r_s_279_FCO),
	.S(raddr_r_s_279_S),
	.Y(raddr_r_s_279_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_279.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_3[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_279_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_3[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_3[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_3[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_3[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_3[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_3[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_3[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_3[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_3[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_280 (
	.FCO(waddr_r_s_280_FCO),
	.S(waddr_r_s_280_S),
	.Y(waddr_r_s_280_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_280.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_3[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_280_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_3[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_3[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_3[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_3[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_3[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_3[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_3[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_3[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_3[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_3[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_1[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_1[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI28R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart1RxFifoData[7])
);
defparam ram_ram_0_0_RNI28R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI17R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart1RxFifoData[6])
);
defparam ram_ram_0_0_RNI17R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI06R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart1RxFifoData[5])
);
defparam ram_ram_0_0_RNI06R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIV4R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart1RxFifoData[4])
);
defparam ram_ram_0_0_RNIV4R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIU3R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart1RxFifoData[3])
);
defparam ram_ram_0_0_RNIU3R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIT2R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart1RxFifoData[2])
);
defparam ram_ram_0_0_RNIT2R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIS1R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart1RxFifoData[1])
);
defparam ram_ram_0_0_RNIS1R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIR0R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart1RxFifoData[0])
);
defparam ram_ram_0_0_RNIR0R61.INIT=8'hD8;
// @46:768
  CFG3 empty_r_RNINACE1 (
	.A(re_i),
	.B(Uart1RxFifoEmpty),
	.C(do_write),
	.Y(do_count)
);
defparam empty_r_RNINACE1.INIT=8'hD2;
// @46:768
  CFG2 full_r_RNI0F9T (
	.A(Uart1RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNI0F9T.INIT=4'h4;
// @33:59
  CFG2 do_read (
	.A(Uart1RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @46:768
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @46:768
  CFG4 \counter_r_RNIOERE[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNIOERE[1] .INIT=16'h0001;
// @46:768
  CFG4 \counter_r_RNIUKRE[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIUKRE[3] .INIT=16'h0001;
// @46:768
  CFG2 \counter_r_RNII6011[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_15_0)
);
defparam \counter_r_RNII6011[0] .INIT=4'h8;
// @33:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_14_0_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_5_0_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_6_0_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_7_0_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_8_0_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_9_0_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_10_0_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_11_0_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_12_0_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_13_0_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @46:768
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[5]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @46:768
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @46:768
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_1.INIT=16'h0080;
// @46:768
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(i13_mux)
);
defparam full_r_RNO_0.INIT=16'h2000;
// @46:768
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(m46_1),
	.C(N_15_0),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h0C44;
// @46:768
  CFG4 full_r_RNO (
	.A(counter_r_Z[7]),
	.B(i13_mux),
	.C(N_15_0),
	.D(m34_8),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hE444;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_1 */

module gated_fifo_8_10_1_1 (
  Uart1RxFifoData,
  Uart1RxFifoCount,
  RxData,
  Uart1RxFifoFull,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_data_i,
  ReadUart1,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] Uart1RxFifoData ;
output [9:0] Uart1RxFifoCount ;
input [7:0] RxData ;
output Uart1RxFifoFull ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_data_i ;
input ReadUart1 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1RxFifoFull ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_data_i ;
wire ReadUart1 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart1),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_1 fifo_i (
	.RxData(RxData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1RxFifoFull(Uart1RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_1 */

module UartRxFifoExtClk_10_2 (
  Uart1RxFifoCount,
  Uart1RxFifoData,
  ReadUart1,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd1_i,
  UartClk1,
  Uart1FifoReset_i_arst_i
)
;
output [9:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input ReadUart1 ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
output Uart1RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd1_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
wire ReadUart1 ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd1_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @42:133
  UartRxExtClk_1 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.UartClk1(UartClk1),
	.Rxd1_i(Rxd1_i)
);
// @42:147
  IBufP2Ports_6 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_1 UartFifo (
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.ReadUart1(ReadUart1),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_2 */

module IBufP2Ports_14_3 (
  StartTx_i,
  StartTx,
  UartTxClk1
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk1 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_3 */

module UartTx_1 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk1,
  Uart1FifoReset_i_arst_i,
  Tx1_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk1 ;
input Uart1FifoReset_i_arst_i ;
output Tx1_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire Tx1_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_0 ;
wire TxD_2_7_2_wmux_3_FCO_0 ;
wire TxD_2_7_2_wmux_3_S_0 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_0 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_0 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_0 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_0 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @34:59
  SLE TxD (
	.Q(Tx1_c),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(StartTx_i),
	.EN(un1_busy_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_0),
	.S(TxD_2_7_2_wmux_3_S_0),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_0),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_0),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_0),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_0),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @34:97
  CFG4 txd20_RNIE4H8 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIE4H8.INIT=16'hC400;
// @34:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @34:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @34:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @34:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @34:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @34:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @34:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_0)
);
defparam un1_busy_i.INIT=8'h12;
// @34:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_0),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @34:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @34:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @34:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @34:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @34:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_1 */

module IBufP2Ports_7 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_7 */

module fifo_8_10_1_2 (
  Uart1TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart1TxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart1TxFifoFull
)
;
input [7:0] Uart1TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart1TxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart1TxFifoFull ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart1TxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart1TxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI6F551_Y;
wire [1:1] counter_r_RNIQENV1_Y;
wire [2:2] counter_r_RNIFF9Q2_Y;
wire [3:3] counter_r_RNI5HRK3_Y;
wire [4:4] counter_r_RNISJDF4_Y;
wire [5:5] counter_r_RNIKNV95_Y;
wire [6:6] counter_r_RNIDSH46_Y;
wire [7:7] counter_r_RNI724V6_Y;
wire [8:8] counter_r_RNI29MP7_Y;
wire [10:10] counter_r_RNO_FCO_2;
wire [10:10] counter_r_RNO_Y_2;
wire [9:9] counter_r_RNIUG8K8_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_2;
wire [9:9] raddr_r_s_FCO_2;
wire [9:9] raddr_r_s_Y_2;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_2;
wire [9:9] waddr_r_s_FCO_2;
wire [9:9] waddr_r_s_Y_2;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_2;
wire [8:0] ram_ram_0_0_B_DOUT_2;
wire Uart1TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_22_i_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIJGJA_S ;
wire empty_r_RNIJGJA_Y ;
wire raddr_r_s_277_FCO ;
wire raddr_r_s_277_S ;
wire raddr_r_s_277_Y ;
wire waddr_r_s_278_FCO ;
wire waddr_r_s_278_S ;
wire waddr_r_s_278_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_7 ;
wire un7_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_8 ;
wire N_2909 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIBVC3 (
	.A(Uart1TxFifoFull),
	.Y(Uart1TxFifoFull_i)
);
defparam full_r_RNIBVC3.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart1TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart1TxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNIJGJA (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIJGJA_S),
	.Y(empty_r_RNIJGJA_Y),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIJGJA.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNI6F551[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI6F551_Y[0]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI6F551[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIQENV1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQENV1_Y[1]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQENV1[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIFF9Q2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIFF9Q2_Y[2]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIFF9Q2[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI5HRK3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI5HRK3_Y[3]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI5HRK3[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNISJDF4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNISJDF4_Y[4]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNISJDF4[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIKNV95[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIKNV95_Y[5]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIKNV95[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIDSH46[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIDSH46_Y[6]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIDSH46[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI724V6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI724V6_Y[7]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI724V6[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI29MP7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI29MP7_Y[8]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI29MP7[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_2[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_2[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUG8K8[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUG8K8_Y[9]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUG8K8[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_277 (
	.FCO(raddr_r_s_277_FCO),
	.S(raddr_r_s_277_S),
	.Y(raddr_r_s_277_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_277.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_2[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_277_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_2[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_2[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_2[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_2[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_2[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_2[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_2[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_2[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_2[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_278 (
	.FCO(waddr_r_s_278_FCO),
	.S(waddr_r_s_278_S),
	.Y(waddr_r_s_278_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_278.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_2[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_278_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_2[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_2[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_2[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_2[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_2[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_2[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_2[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_2[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_2[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_2[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_2[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_2[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNICR79[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNICR79[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIBQ79[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNIBQ79[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIAP79[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNIAP79[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI9O79[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNI9O79[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8N79[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNI8N79[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7M79[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNI7M79[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI6L79[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI6L79[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI5K79[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI5K79[0] .INIT=8'hD8;
// @33:68
  CFG3 full_r_RNIF6BQ (
	.A(we_i),
	.B(Uart1TxFifoFull),
	.C(empty_r_RNIJGJA_Y),
	.Y(N_22_i_i)
);
defparam full_r_RNIF6BQ.INIT=8'h2D;
// @33:59
  CFG2 do_read_i_0_o2_i (
	.A(Uart1TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam do_read_i_0_o2_i.INIT=4'h4;
// @33:60
  CFG2 do_write (
	.A(Uart1TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[1]),
	.C(counter_r_Z[0]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(empty_r_RNIJGJA_Y),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h4000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[9]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_8),
	.B(empty_r_RNIJGJA_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @33:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_8),
	.C(un16_counter_r_0_a2_6),
	.D(un16_counter_r_0_a2_7),
	.Y(N_2909)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_7),
	.B(un16_counter_r_0_a2_0_5),
	.C(N_2909),
	.D(un7_counter_r_0_a2_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_2 */

module gated_fifo_8_10_1_2 (
  OutgoingTxByte,
  Uart1TxFifoData,
  Uart1TxFifoFull,
  Uart1TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart1,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart1TxFifoData ;
output Uart1TxFifoFull ;
output Uart1TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart1 ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1TxFifoFull ;
wire Uart1TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart1 ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_2 fifo_i (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1TxFifoFull(Uart1TxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_2 */

module UartTxFifoExtClk_10_2 (
  Uart1TxFifoData,
  WriteUart1,
  Uart1TxFifoFull,
  Tx1_c,
  UartTxClk1,
  Uart1TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
input [7:0] Uart1TxFifoData ;
input WriteUart1 ;
output Uart1TxFifoFull ;
output Tx1_c ;
input UartTxClk1 ;
output Uart1TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire WriteUart1 ;
wire Uart1TxFifoFull ;
wire Tx1_c ;
wire UartTxClk1 ;
wire Uart1TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire N_20_i ;
wire un1_NextState_1_sqmuxa_i_0_0 ;
wire StartTx_Z ;
wire un1_readstrobe12_i_0_0 ;
wire ReadStrobe_Z ;
wire N_2905_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @43:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_20_i),
	.EN(un1_NextState_1_sqmuxa_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_20_i),
	.EN(un1_readstrobe12_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_2905_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:218
  CFG3 un1_readstrobe12_i_0 (
	.A(CurrentState_Z[0]),
	.B(FifoReadAck),
	.C(CurrentState_Z[1]),
	.Y(un1_readstrobe12_i_0_0)
);
defparam un1_readstrobe12_i_0.INIT=8'hE5;
// @43:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_0)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @43:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart1TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @43:218
  CFG2 un1_readstrobe12_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_20_i)
);
defparam un1_readstrobe12_i_x2.INIT=4'h6;
// @43:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_2905_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @43:162
  IBufP2Ports_14_3 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk1(UartTxClk1)
);
// @43:170
  UartTx_1 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk1(UartTxClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Tx1_c(Tx1_c)
);
// @43:182
  IBufP2Ports_7 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_2 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart1(WriteUart1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_2 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  Uart2ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk2
)
;
input [7:0] Uart2ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk2 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk2 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_0;
wire [6:1] ClkDiv_cry_Y_1;
wire [7:7] ClkDiv_s_FCO_0;
wire [7:7] ClkDiv_s_Y_0;
wire clko_i_1 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_1 ;
wire un1_terminal_count_cry_0_Y_1 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_1 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_1 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_1 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_1 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_1 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_1 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_0 ;
wire clkdiv15_cry_0_Y_0 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_0 ;
wire clkdiv15_cry_1_Y_0 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_0 ;
wire clkdiv15_cry_2_Y_0 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_0 ;
wire clkdiv15_cry_3_Y_0 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_0 ;
wire clkdiv15_cry_4_Y_0 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_0 ;
wire clkdiv15_cry_5_Y_0 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_0 ;
wire clkdiv15_cry_6_Y_0 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_0 ;
wire clkdiv15_cry_7_Y_0 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_0 ;
wire clko_i3_cry_0_Y_0 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_0 ;
wire clko_i3_cry_1_Y_0 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_0 ;
wire clko_i3_cry_2_Y_0 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_0 ;
wire clko_i3_cry_3_Y_0 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_0 ;
wire clko_i3_cry_4_Y_0 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_0 ;
wire clko_i3_cry_5_Y_0 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_0 ;
wire clko_i3_cry_6_Y_0 ;
wire clko_i3_cry_7_S_0 ;
wire clko_i3_cry_7_Y_0 ;
wire ClkDiv_s_267_FCO ;
wire ClkDiv_s_267_S ;
wire ClkDiv_s_267_Y ;
  CLKINT clko_i_RNI7FG1 (
	.Y(UartClk2),
	.A(clko_i_1)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @35:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE clko_i (
	.Q(clko_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_1),
	.Y(un1_terminal_count_cry_0_Y_1),
	.B(Uart2ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_1),
	.B(Uart2ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_1),
	.B(Uart2ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_1),
	.B(Uart2ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_1),
	.B(Uart2ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_1),
	.B(Uart2ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_1),
	.B(Uart2ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_0),
	.Y(clkdiv15_cry_0_Y_0),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_0),
	.Y(clkdiv15_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_0),
	.Y(clkdiv15_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_0),
	.Y(clkdiv15_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_0),
	.Y(clkdiv15_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_0),
	.Y(clkdiv15_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_0),
	.Y(clkdiv15_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_0),
	.Y(clkdiv15_cry_7_Y_0),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_0),
	.Y(clko_i3_cry_0_Y_0),
	.B(Uart2ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_0),
	.Y(clko_i3_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_0),
	.Y(clko_i3_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_0),
	.Y(clko_i3_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_0),
	.Y(clko_i3_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_0),
	.Y(clko_i3_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_0),
	.Y(clko_i3_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_0),
	.Y(clko_i3_cry_7_Y_0),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @35:57
  ARI1 ClkDiv_s_267 (
	.FCO(ClkDiv_s_267_FCO),
	.S(ClkDiv_s_267_S),
	.Y(ClkDiv_s_267_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_267.INIT=20'h4AA00;
// @35:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_0[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_267_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_1[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_1[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_1[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_1[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_1[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_0[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_0[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_1[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  SUM_3_0,
  ClkDiv,
  SUM_2_0,
  UartClk2,
  shot_i_arst_i,
  CO0_3,
  UartTxClk2
)
;
input SUM_3_0 ;
output [2:1] ClkDiv ;
input SUM_2_0 ;
input UartClk2 ;
input shot_i_arst_i ;
output CO0_3 ;
output UartTxClk2 ;
wire SUM_3_0 ;
wire SUM_2_0 ;
wire UartClk2 ;
wire shot_i_arst_i ;
wire CO0_3 ;
wire UartTxClk2 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_1;
wire div_i_1 ;
wire CO0_3_i ;
wire VCC ;
wire N_1917_i ;
wire GND ;
  CLKINT div_i_RNID994 (
	.Y(UartTxClk2),
	.A(div_i_1)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_3),
	.Y(CO0_3_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @36:55
  SLE div_i (
	.Q(div_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(N_1917_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[0]  (
	.Q(CO0_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:67
  CFG4 \un17_clkdiv_1.SUM_1[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_3),
	.Y(SUM_1[3])
);
defparam \un17_clkdiv_1.SUM_1[3] .INIT=16'h6AAA;
// @36:55
  CFG4 \un17_clkdiv_1.N_1917_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_3),
	.Y(N_1917_i)
);
defparam \un17_clkdiv_1.N_1917_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module IBufP3Ports_1 (
  Rxd2_i,
  Rx2_c,
  FCCC_C0_0_GL0
)
;
output Rxd2_i ;
input Rx2_c ;
input FCCC_C0_0_GL0 ;
wire Rxd2_i ;
wire Rx2_c ;
wire FCCC_C0_0_GL0 ;
wire Temp2_1 ;
wire VCC ;
wire Temp1_1 ;
wire GND ;
// @31:48
  SLE Temp2 (
	.Q(Temp2_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx2_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE O (
	.Q(Rxd2_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_1 */

module IBufP2Ports_0_2 (
  Rxd_i,
  Rxd2_i,
  UartClk2
)
;
output Rxd_i ;
input Rxd2_i ;
input UartClk2 ;
wire Rxd_i ;
wire Rxd2_i ;
wire UartClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_2 */

module UartRxRaw_2 (
  RxData,
  Rxd_i,
  UartClk2,
  Uart2FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_1;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_1;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire RReg_1_sqmuxa_2_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire bitpos_0_sqmuxa ;
wire RReg_1_sqmuxa_Z ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_61 ;
wire CO1 ;
wire CO2_0 ;
// @32:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @32:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[2]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0013;
// @32:69
  CFG2 RReg_1_sqmuxa_2 (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.Y(RReg_1_sqmuxa_2_Z)
);
defparam RReg_1_sqmuxa_2.INIT=4'h8;
// @32:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @32:69
  CFG3 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=8'h40;
// @32:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @32:84
  CFG4 \bitpos_RNI26KU[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNI26KU[3] .INIT=16'h0020;
// @32:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[1]),
	.C(samplecnt_Z[2]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h5F7F;
// @32:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0800;
// @32:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @32:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @32:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @32:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @32:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @32:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @32:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @32:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @32:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @32:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_1[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @32:114
  CFG3 \samplecnt_RNI5A67[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNI5A67[1] .INIT=8'h08;
// @32:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @32:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @32:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @32:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @32:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @32:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @32:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM_1[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @32:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @32:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @32:114
  CFG3 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(bitpos_0_sqmuxa),
	.C(CO1),
	.Y(samplecnt_RNO_1[2])
);
defparam \samplecnt_RNO[2] .INIT=8'hD2;
// @32:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @32:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @32:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @32:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_1[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @32:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_2 */

module UartRxExtClk_2 (
  RxData,
  RxComplete,
  Uart2FifoReset_i_arst_i,
  UartClk2,
  Rxd2_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart2FifoReset_i_arst_i ;
input UartClk2 ;
input Rxd2_i ;
wire RxComplete ;
wire Uart2FifoReset_i_arst_i ;
wire UartClk2 ;
wire Rxd2_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @40:79
  IBufP2Ports_0_2 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2)
);
// @40:88
  UartRxRaw_2 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_2 */

module IBufP2Ports_8 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_8 */

module fifo_8_10_1_3 (
  RxData,
  Uart2RxFifoCount,
  Uart2RxFifoData,
  we_i,
  re_i,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart2RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input we_i ;
input re_i ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart2RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart2RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] count_o_3;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI5OJ71_Y;
wire [1:1] counter_r_RNIIFKU1_Y;
wire [2:2] counter_r_RNI08LL2_Y;
wire [3:3] counter_r_RNIF1MC3_Y;
wire [4:4] counter_r_RNIVRM34_Y;
wire [5:5] counter_r_RNIGNNQ4_Y;
wire [6:6] counter_r_RNI2KOH5_Y;
wire [7:7] counter_r_RNILHP86_Y;
wire [8:8] counter_r_RNI9GQV6_Y;
wire [10:10] counter_r_RNO_FCO_3;
wire [10:10] counter_r_RNO_Y_3;
wire [9:9] counter_r_RNIUFRM7_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_1;
wire [9:9] raddr_r_s_FCO_1;
wire [9:9] raddr_r_s_Y_1;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_1;
wire [9:9] waddr_r_s_FCO_1;
wire [9:9] waddr_r_s_Y_1;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_3;
wire [8:0] ram_ram_0_0_B_DOUT_3;
wire Uart2RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIP1JG_S ;
wire empty_r_RNIP1JG_Y ;
wire raddr_r_s_275_FCO ;
wire raddr_r_s_275_S ;
wire raddr_r_s_275_Y ;
wire waddr_r_s_276_FCO ;
wire waddr_r_s_276_S ;
wire waddr_r_s_276_Y ;
wire do_write_Z ;
wire un5_counter_r_1 ;
wire un5_counter_r_2 ;
wire un9_counter_r_1 ;
wire un5_counter_r_3 ;
wire un5_counter_r_6 ;
wire un14_counter_r_7 ;
wire un14_counter_r_6 ;
wire un5_counter_r_3_0 ;
wire un14_counter_r_8 ;
wire un19_counter_r_2 ;
wire un5_counter_r ;
wire un14_counter_r ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIUJ31 (
	.A(Uart2RxFifoFull),
	.Y(Uart2RxFifoFull_i)
);
defparam full_r_RNIUJ31.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart2RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart2RxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[0]  (
	.Q(Uart2RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[0]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[9]  (
	.Q(Uart2RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[9]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[8]  (
	.Q(Uart2RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[8]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[7]  (
	.Q(Uart2RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[7]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[6]  (
	.Q(Uart2RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[6]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[5]  (
	.Q(Uart2RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[5]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[4]  (
	.Q(Uart2RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[4]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[3]  (
	.Q(Uart2RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[3]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[2]  (
	.Q(Uart2RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[2]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[1]  (
	.Q(Uart2RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[1]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNIP1JG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIP1JG_S),
	.Y(empty_r_RNIP1JG_Y),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIP1JG.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNI5OJ71[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI5OJ71_Y[0]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI5OJ71[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIIFKU1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIFKU1_Y[1]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIFKU1[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI08LL2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI08LL2_Y[2]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI08LL2[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIF1MC3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIF1MC3_Y[3]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIF1MC3[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIVRM34[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIVRM34_Y[4]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIVRM34[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIGNNQ4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIGNNQ4_Y[5]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIGNNQ4[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI2KOH5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI2KOH5_Y[6]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI2KOH5[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNILHP86[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNILHP86_Y[7]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNILHP86[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI9GQV6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI9GQV6_Y[8]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI9GQV6[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_3[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_3[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUFRM7[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUFRM7_Y[9]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUFRM7[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_275 (
	.FCO(raddr_r_s_275_FCO),
	.S(raddr_r_s_275_S),
	.Y(raddr_r_s_275_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_275.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_1[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_275_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_1[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_1[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_1[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_1[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_1[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_1[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_1[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_1[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_1[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_276 (
	.FCO(waddr_r_s_276_FCO),
	.S(waddr_r_s_276_S),
	.Y(waddr_r_s_276_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_276.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_1[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_276_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_1[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_1[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_1[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_1[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_1[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_1[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_1[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_1[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_1[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_1[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_3[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_3[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI57VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart2RxFifoData[7])
);
defparam ram_ram_0_0_RNI57VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI46VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart2RxFifoData[6])
);
defparam ram_ram_0_0_RNI46VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI35VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart2RxFifoData[5])
);
defparam ram_ram_0_0_RNI35VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI24VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart2RxFifoData[4])
);
defparam ram_ram_0_0_RNI24VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI13VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart2RxFifoData[3])
);
defparam ram_ram_0_0_RNI13VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI02VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart2RxFifoData[2])
);
defparam ram_ram_0_0_RNI02VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIV0VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart2RxFifoData[1])
);
defparam ram_ram_0_0_RNIV0VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIUVUJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart2RxFifoData[0])
);
defparam ram_ram_0_0_RNIUVUJ.INIT=8'hD8;
// @33:82
  CFG4 \update.un9_counter_r_1  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un5_counter_r_1),
	.D(un5_counter_r_2),
	.Y(un9_counter_r_1)
);
defparam \update.un9_counter_r_1 .INIT=16'h1000;
// @33:61
  CFG3 do_count (
	.A(we_i),
	.B(Uart2RxFifoFull),
	.C(do_read_Z),
	.Y(do_count_Z)
);
defparam do_count.INIT=8'hD2;
// @33:59
  CFG2 do_read (
	.A(Uart2RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @33:76
  CFG2 \update.count_o_3[0]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(count_o_3[0])
);
defparam \update.count_o_3[0] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[1]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(count_o_3[1])
);
defparam \update.count_o_3[1] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[2]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(count_o_3[2])
);
defparam \update.count_o_3[2] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[3]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(count_o_3[3])
);
defparam \update.count_o_3[3] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[4]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(count_o_3[4])
);
defparam \update.count_o_3[4] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[5]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(count_o_3[5])
);
defparam \update.count_o_3[5] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[6]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(count_o_3[6])
);
defparam \update.count_o_3[6] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[7]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(count_o_3[7])
);
defparam \update.count_o_3[7] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[8]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(count_o_3[8])
);
defparam \update.count_o_3[8] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[9]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(count_o_3[9])
);
defparam \update.count_o_3[9] .INIT=4'hE;
// @33:82
  CFG2 \update.un5_counter_r_2  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[10]),
	.Y(un5_counter_r_2)
);
defparam \update.un5_counter_r_2 .INIT=4'h1;
// @33:82
  CFG2 \update.un5_counter_r_3  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[8]),
	.Y(un5_counter_r_3)
);
defparam \update.un5_counter_r_3 .INIT=4'h1;
// @33:82
  CFG2 \update.un5_counter_r_6  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[2]),
	.Y(un5_counter_r_6)
);
defparam \update.un5_counter_r_6 .INIT=4'h1;
// @33:60
  CFG2 do_write (
	.A(Uart2RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:89
  CFG4 \update.un14_counter_r_7  (
	.A(counter_r_Z[3]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un14_counter_r_7)
);
defparam \update.un14_counter_r_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un14_counter_r_6  (
	.A(counter_r_Z[1]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[2]),
	.Y(un14_counter_r_6)
);
defparam \update.un14_counter_r_6 .INIT=16'h8000;
// @33:82
  CFG4 \update.un5_counter_r_1  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un5_counter_r_1)
);
defparam \update.un5_counter_r_1 .INIT=16'h0001;
// @33:82
  CFG4 \update.un5_counter_r_3_0  (
	.A(un5_counter_r_2),
	.B(counter_r_Z[0]),
	.C(do_read_Z),
	.D(un5_counter_r_6),
	.Y(un5_counter_r_3_0)
);
defparam \update.un5_counter_r_3_0 .INIT=16'h8000;
// @33:89
  CFG4 \update.un14_counter_r_8  (
	.A(counter_r_Z[0]),
	.B(do_read_Z),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un14_counter_r_8)
);
defparam \update.un14_counter_r_8 .INIT=16'h0200;
// @33:89
  CFG4 \update.un19_counter_r_2  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(un5_counter_r_3),
	.D(un5_counter_r_1),
	.Y(un19_counter_r_2)
);
defparam \update.un19_counter_r_2 .INIT=16'h2000;
// @33:82
  CFG4 \update.un5_counter_r  (
	.A(do_write_Z),
	.B(un5_counter_r_3),
	.C(un5_counter_r_3_0),
	.D(un5_counter_r_1),
	.Y(un5_counter_r)
);
defparam \update.un5_counter_r .INIT=16'h4000;
// @33:89
  CFG4 \update.un14_counter_r  (
	.A(do_write_Z),
	.B(un14_counter_r_8),
	.C(un14_counter_r_7),
	.D(un14_counter_r_6),
	.Y(un14_counter_r)
);
defparam \update.un14_counter_r .INIT=16'h8000;
// @33:82
  CFG4 \update.un7_counter_r  (
	.A(un5_counter_r_6),
	.B(counter_r_Z[0]),
	.C(un5_counter_r),
	.D(un9_counter_r_1),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r .INIT=16'hF2F0;
// @33:89
  CFG4 \update.un16_counter_r  (
	.A(un5_counter_r_6),
	.B(counter_r_Z[0]),
	.C(un14_counter_r),
	.D(un19_counter_r_2),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r .INIT=16'hF2F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_3 */

module gated_fifo_8_10_1_3 (
  Uart2RxFifoData,
  Uart2RxFifoCount,
  RxData,
  Uart2RxFifoFull,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_data_i,
  ReadUart2,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] Uart2RxFifoData ;
output [9:0] Uart2RxFifoCount ;
input [7:0] RxData ;
output Uart2RxFifoFull ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_data_i ;
input ReadUart2 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_data_i ;
wire ReadUart2 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart2),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_3 fifo_i (
	.RxData(RxData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2RxFifoFull(Uart2RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_3 */

module UartRxFifoExtClk_10_1 (
  Uart2RxFifoCount,
  Uart2RxFifoData,
  ReadUart2,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoEmpty,
  Uart2RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd2_i,
  UartClk2,
  Uart2FifoReset_i_arst_i
)
;
output [9:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input ReadUart2 ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoEmpty ;
output Uart2RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd2_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
wire ReadUart2 ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoEmpty ;
wire Uart2RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd2_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @42:133
  UartRxExtClk_2 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.UartClk2(UartClk2),
	.Rxd2_i(Rxd2_i)
);
// @42:147
  IBufP2Ports_8 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_3 UartFifo (
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.ReadUart2(ReadUart2),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_1 */

module IBufP2Ports_14_7 (
  StartTx_i,
  StartTx,
  UartTxClk2
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk2 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_7 */

module UartTx_2 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk2,
  Uart2FifoReset_i_arst_i,
  Tx2_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk2 ;
input Uart2FifoReset_i_arst_i ;
output Tx2_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire Tx2_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_1 ;
wire TxD_2_7_2_wmux_3_FCO_1 ;
wire TxD_2_7_2_wmux_3_S_1 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_1 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_1 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_1 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_1 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @34:59
  SLE TxD (
	.Q(Tx2_c),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(StartTx_i),
	.EN(un1_busy_i_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_1),
	.S(TxD_2_7_2_wmux_3_S_1),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_1),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_1),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_1),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_1),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @34:97
  CFG4 txd20_RNIIKHU (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIIKHU.INIT=16'hC400;
// @34:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @34:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @34:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @34:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @34:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @34:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @34:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_1)
);
defparam un1_busy_i.INIT=8'h12;
// @34:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_1),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @34:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @34:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @34:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @34:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @34:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_2 */

module IBufP2Ports_9 (
  CurrentState,
  un1_NextState_1_sqmuxa_i,
  un1_NextState_1_sqmuxa_i_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
input [1:0] CurrentState ;
output un1_NextState_1_sqmuxa_i ;
input un1_NextState_1_sqmuxa_i_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire un1_NextState_1_sqmuxa_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  CFG4 O_RNIFA531 (
	.A(CurrentState[0]),
	.B(un1_NextState_1_sqmuxa_i_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i)
);
defparam O_RNIFA531.INIT=16'hCA0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_9 */

module fifo_8_10_1_4 (
  Uart2TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart2TxFifoFull,
  Uart2TxFifoEmpty
)
;
input [7:0] Uart2TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart2TxFifoFull ;
output Uart2TxFifoEmpty ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:0] raddr_r_Z;
wire [9:9] raddr_r_s_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIB2KE1_Y;
wire [1:1] counter_r_RNI2BMC2_Y;
wire [2:2] counter_r_RNIQKOA3_Y;
wire [3:3] counter_r_RNIJVQ84_Y;
wire [4:4] counter_r_RNIDBT65_Y;
wire [5:5] counter_r_RNI8OV46_Y;
wire [6:6] counter_r_RNI46237_Y;
wire [7:7] counter_r_RNI1L418_Y;
wire [8:8] counter_r_RNIV47V8_Y;
wire [10:10] counter_r_RNO_FCO_4;
wire [10:10] counter_r_RNO_Y_4;
wire [9:9] counter_r_RNIUL9T9_Y;
wire [8:0] raddr_r_cry_Z;
wire [0:0] raddr_r_cry_Y;
wire [8:1] raddr_r_cry_Y_0;
wire [9:9] raddr_r_s_FCO_0;
wire [9:9] raddr_r_s_Y_0;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y_0;
wire [9:9] waddr_r_s_FCO_0;
wire [9:9] waddr_r_s_Y_0;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_4;
wire [8:0] ram_ram_0_0_B_DOUT_4;
wire Uart2TxFifoEmpty_i ;
wire Uart2TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire N_17_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNILQHG_S ;
wire empty_r_RNILQHG_Y ;
wire raddr_r_s_273_FCO ;
wire raddr_r_s_273_S ;
wire raddr_r_s_273_Y ;
wire waddr_r_s_274_FCO ;
wire waddr_r_s_274_S ;
wire waddr_r_s_274_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_7 ;
wire un7_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_8 ;
wire un7_counter_r_0_a2_8 ;
wire N_2921 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 empty_r_RNI83U5 (
	.A(Uart2TxFifoEmpty),
	.Y(Uart2TxFifoEmpty_i)
);
defparam empty_r_RNI83U5.INIT=2'h1;
  CFG1 full_r_RNICOP8 (
	.A(Uart2TxFifoFull),
	.Y(Uart2TxFifoFull_i)
);
defparam full_r_RNICOP8.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart2TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart2TxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNILQHG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILQHG_S),
	.Y(empty_r_RNILQHG_Y),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILQHG.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNIB2KE1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIB2KE1_Y[0]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIB2KE1[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI2BMC2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2BMC2_Y[1]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2BMC2[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIQKOA3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIQKOA3_Y[2]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIQKOA3[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIJVQ84[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJVQ84_Y[3]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJVQ84[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIDBT65[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIDBT65_Y[4]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIDBT65[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI8OV46[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI8OV46_Y[5]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI8OV46[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI46237[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI46237_Y[6]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI46237[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI1L418[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1L418_Y[7]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1L418[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIV47V8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIV47V8_Y[8]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIV47V8[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_4[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_4[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUL9T9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUL9T9_Y[9]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUL9T9[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_273 (
	.FCO(raddr_r_s_273_FCO),
	.S(raddr_r_s_273_S),
	.Y(raddr_r_s_273_Y),
	.B(re_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_273.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[0]  (
	.FCO(raddr_r_cry_Z[0]),
	.S(raddr_r_s[0]),
	.Y(raddr_r_cry_Y[0]),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_273_FCO)
);
defparam \raddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_0[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[0])
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_0[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_0[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_0[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_0[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_0[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_0[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_0[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_0[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_0[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_274 (
	.FCO(waddr_r_s_274_FCO),
	.S(waddr_r_s_274_S),
	.Y(waddr_r_s_274_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_274.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_0[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_274_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_0[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_0[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_0[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_0[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_0[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_0[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_0[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_0[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_0[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_0[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_4[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_4[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIF0DD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_0_RNIF0DD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIEVCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_0_RNIEVCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIDUCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_0_RNIDUCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNICTCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_0_RNICTCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIBSCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_0_RNIBSCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIARCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_0_RNIARCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI9QCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNI9QCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI8PCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNI8PCD.INIT=8'hD8;
// @33:61
  CFG3 do_count_0_x4 (
	.A(re_i),
	.B(Uart2TxFifoEmpty),
	.C(do_write_Z),
	.Y(N_17_i)
);
defparam do_count_0_x4.INIT=8'hD2;
// @33:60
  CFG2 do_write (
	.A(Uart2TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:59
  CFG2 do_read (
	.A(Uart2TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[7]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[3]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_5)
);
defparam \update.un16_counter_r_0_a2_5 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[0]),
	.B(un16_counter_r_0_a2_0_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h0800;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[9]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(do_write_Z),
	.B(counter_r_Z[0]),
	.C(do_read_Z),
	.D(un7_counter_r_0_a2_8),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h7300;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0  (
	.A(un16_counter_r_0_a2_0_8),
	.B(do_read_Z),
	.C(un16_counter_r_0_a2_0_7),
	.D(do_write_Z),
	.Y(N_2921)
);
defparam \update.un16_counter_r_0_a2_0 .INIT=16'h2000;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_7),
	.B(un16_counter_r_0_a2_5),
	.C(N_2921),
	.D(un7_counter_r_0_a2_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_4 */

module gated_fifo_8_10_1_4 (
  OutgoingTxByte,
  Uart2TxFifoData,
  CurrentState,
  Uart2TxFifoFull,
  un1_NextState_1_sqmuxa_i_1,
  Uart2TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart2,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart2TxFifoData ;
input [1:0] CurrentState ;
output Uart2TxFifoFull ;
output un1_NextState_1_sqmuxa_i_1 ;
output Uart2TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart2 ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2TxFifoFull ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire Uart2TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart2 ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  CFG4 r_ack_RNINFLM (
	.A(CurrentState[0]),
	.B(Uart2TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i_1)
);
defparam r_ack_RNINFLM.INIT=16'h551B;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart2),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_4 fifo_i (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_4 */

module UartTxFifoExtClk_10_1 (
  Uart2TxFifoData,
  WriteUart2,
  Uart2TxFifoEmpty,
  Uart2TxFifoFull,
  Tx2_c,
  UartTxClk2,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
input [7:0] Uart2TxFifoData ;
input WriteUart2 ;
output Uart2TxFifoEmpty ;
output Uart2TxFifoFull ;
output Tx2_c ;
input UartTxClk2 ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire WriteUart2 ;
wire Uart2TxFifoEmpty ;
wire Uart2TxFifoFull ;
wire Tx2_c ;
wire UartTxClk2 ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire N_18_i ;
wire un1_NextState_1_sqmuxa_i ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i_0_Z ;
wire ReadStrobe_Z ;
wire N_2919_i ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @43:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_18_i),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_2919_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:248
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @43:218
  CFG2 un1_readstrobe12_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_18_i)
);
defparam un1_readstrobe12_i_x2.INIT=4'h6;
// @43:218
  CFG3 un1_readstrobe12_i_0 (
	.A(FifoReadAck),
	.B(CurrentState_Z[0]),
	.C(N_18_i),
	.Y(un1_readstrobe12_i_0_Z)
);
defparam un1_readstrobe12_i_0.INIT=8'h2F;
// @43:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_2919_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @43:162
  IBufP2Ports_14_7 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk2(UartTxClk2)
);
// @43:170
  UartTx_2 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk2(UartTxClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Tx2_c(Tx2_c)
);
// @43:182
  IBufP2Ports_9 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.un1_NextState_1_sqmuxa_i(un1_NextState_1_sqmuxa_i),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_4 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.CurrentState(CurrentState_Z[1:0]),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart2(WriteUart2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_1 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  Uart3ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk3
)
;
input [7:0] Uart3ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk3 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk3 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y;
wire [6:1] ClkDiv_cry_Y_0;
wire [7:7] ClkDiv_s_FCO;
wire [7:7] ClkDiv_s_Y;
wire clko_i_Z ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_2 ;
wire un1_terminal_count_cry_0_Y_2 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_2 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_2 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_2 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_2 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_2 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_2 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_2 ;
wire clkdiv15_cry_0_Y_2 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_2 ;
wire clkdiv15_cry_1_Y_2 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_2 ;
wire clkdiv15_cry_2_Y_2 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_2 ;
wire clkdiv15_cry_3_Y_2 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_2 ;
wire clkdiv15_cry_4_Y_2 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_2 ;
wire clkdiv15_cry_5_Y_2 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_2 ;
wire clkdiv15_cry_6_Y_2 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_2 ;
wire clkdiv15_cry_7_Y_2 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S ;
wire clko_i3_cry_0_Y ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S ;
wire clko_i3_cry_1_Y ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S ;
wire clko_i3_cry_2_Y ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S ;
wire clko_i3_cry_3_Y ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S ;
wire clko_i3_cry_4_Y ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S ;
wire clko_i3_cry_5_Y ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S ;
wire clko_i3_cry_6_Y ;
wire clko_i3_cry_7_S ;
wire clko_i3_cry_7_Y ;
wire ClkDiv_s_266_FCO ;
wire ClkDiv_s_266_S ;
wire ClkDiv_s_266_Y ;
  CLKINT clko_i_RNI81A6 (
	.Y(UartClk3),
	.A(clko_i_Z)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @35:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE clko_i (
	.Q(clko_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_2),
	.Y(un1_terminal_count_cry_0_Y_2),
	.B(Uart3ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_2),
	.B(Uart3ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_2),
	.B(Uart3ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_2),
	.B(Uart3ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_2),
	.B(Uart3ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_2),
	.B(Uart3ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_2),
	.B(Uart3ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_2),
	.Y(clkdiv15_cry_0_Y_2),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_2),
	.Y(clkdiv15_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_2),
	.Y(clkdiv15_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_2),
	.Y(clkdiv15_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_2),
	.Y(clkdiv15_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_2),
	.Y(clkdiv15_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_2),
	.Y(clkdiv15_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_2),
	.Y(clkdiv15_cry_7_Y_2),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S),
	.Y(clko_i3_cry_0_Y),
	.B(Uart3ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S),
	.Y(clko_i3_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S),
	.Y(clko_i3_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S),
	.Y(clko_i3_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S),
	.Y(clko_i3_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S),
	.Y(clko_i3_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S),
	.Y(clko_i3_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S),
	.Y(clko_i3_cry_7_Y),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @35:57
  ARI1 ClkDiv_s_266 (
	.FCO(ClkDiv_s_266_FCO),
	.S(ClkDiv_s_266_S),
	.Y(ClkDiv_s_266_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_266.INIT=20'h4AA00;
// @35:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_266_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_0[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_0[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_0[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_0[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_0[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_0[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  SUM_2_0,
  ClkDiv,
  SUM_1_0_0,
  UartClk3,
  shot_i_arst_i,
  CO0_2,
  UartTxClk3
)
;
input SUM_2_0 ;
output [2:1] ClkDiv ;
input SUM_1_0_0 ;
input UartClk3 ;
input shot_i_arst_i ;
output CO0_2 ;
output UartTxClk3 ;
wire SUM_2_0 ;
wire SUM_1_0_0 ;
wire UartClk3 ;
wire shot_i_arst_i ;
wire CO0_2 ;
wire UartTxClk3 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_0;
wire div_i_Z ;
wire CO0_2_i ;
wire VCC ;
wire N_1912_i ;
wire GND ;
  CLKINT div_i_RNIESK2 (
	.Y(UartTxClk3),
	.A(div_i_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @36:55
  SLE div_i (
	.Q(div_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(N_1912_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_1_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[0]  (
	.Q(CO0_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:67
  CFG4 \un17_clkdiv_1.SUM_0[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_2),
	.Y(SUM_0[3])
);
defparam \un17_clkdiv_1.SUM_0[3] .INIT=16'h6AAA;
// @36:55
  CFG4 \un17_clkdiv_1.N_1912_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_2),
	.Y(N_1912_i)
);
defparam \un17_clkdiv_1.N_1912_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module UartRxRaw_3 (
  RxData,
  UartClk3,
  Uart3FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
output RxComplete ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [7:0] RRegce_Z;
wire [3:1] samplecnt_Z;
wire [3:0] bitpos_Z;
wire [3:3] bitpos_10;
wire [1:1] bitpos_10_Z;
wire [0:0] bitpos_10_i_0_Z;
wire CO0 ;
wire CO0_i ;
wire VCC ;
wire N_2945_i ;
wire un1_enable_i ;
wire GND ;
wire N_2932_i ;
wire N_45_i_i ;
wire N_44_i_i ;
wire N_2926_i ;
wire N_52_i_i ;
wire N_2927_i ;
wire un21_enable ;
wire N_2940 ;
wire N_2939 ;
wire N_2934 ;
wire N_2949 ;
wire bitpos_10_sm0 ;
wire RReg_1_sqmuxa_i_Z ;
wire N_2936 ;
wire N_2931_i ;
wire N_2942 ;
  CFG1 \samplecnt_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=2'h1;
// @32:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_2945_i),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[7]),
	.EN(N_2932_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[6]),
	.EN(N_2932_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[5]),
	.EN(N_2932_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[4]),
	.EN(N_2932_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[3]),
	.EN(N_2932_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[2]),
	.EN(N_2932_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[1]),
	.EN(N_2932_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[0]),
	.EN(N_2932_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_45_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_44_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_2926_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_52_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_2927_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:69
  CFG4 \RxProc.un21_enable_0_a2  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[3]),
	.D(bitpos_Z[0]),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable_0_a2 .INIT=16'h0041;
// @32:101
  CFG2 _decfrac0_i_o2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.Y(N_2940)
);
defparam _decfrac0_i_o2_0.INIT=4'hE;
// @32:85
  CFG4 DataO_1_sqmuxa_i_o2 (
	.A(samplecnt_Z[3]),
	.B(CO0),
	.C(samplecnt_Z[2]),
	.D(samplecnt_Z[1]),
	.Y(N_2939)
);
defparam DataO_1_sqmuxa_i_o2.INIT=16'hFEFA;
// @32:69
  CFG3 RReg_1_sqmuxa_i_o2 (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(CO0),
	.Y(N_2934)
);
defparam RReg_1_sqmuxa_i_o2.INIT=8'h7F;
// @32:69
  CFG3 RReg_1_sqmuxa_i_a2 (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.Y(N_2949)
);
defparam RReg_1_sqmuxa_i_a2.INIT=8'h01;
// @32:68
  CFG4 \bitpos_10_i_0[0]  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(N_2940),
	.Y(bitpos_10_i_0_Z[0])
);
defparam \bitpos_10_i_0[0] .INIT=16'hF0F1;
// @32:68
  CFG4 bitpos_10s2_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(N_2940),
	.Y(bitpos_10_sm0)
);
defparam bitpos_10s2_0.INIT=16'h0F1F;
// @32:61
  CFG3 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(CO0),
	.Y(N_44_i_i)
);
defparam \samplecnt_RNO[2] .INIT=8'h6A;
// @32:61
  CFG2 \samplecnt_RNO[1]  (
	.A(CO0),
	.B(samplecnt_Z[1]),
	.Y(N_2926_i)
);
defparam \samplecnt_RNO[1] .INIT=4'h6;
// @32:69
  CFG4 RReg_1_sqmuxa_i (
	.A(N_2949),
	.B(samplecnt_Z[3]),
	.C(un21_enable),
	.D(N_2934),
	.Y(RReg_1_sqmuxa_i_Z)
);
defparam RReg_1_sqmuxa_i.INIT=16'hFFFE;
// @32:68
  CFG3 \bitpos_10_i_o2_0[0]  (
	.A(samplecnt_Z[3]),
	.B(bitpos_Z[0]),
	.C(N_2934),
	.Y(N_2936)
);
defparam \bitpos_10_i_o2_0[0] .INIT=8'hF7;
// @32:61
  CFG4 RxAv_RNO_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_2931_i),
	.D(N_2940),
	.Y(un1_enable_i)
);
defparam RxAv_RNO_0.INIT=16'h0F0E;
// @32:61
  CFG3 RxAv_RNO (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[1]),
	.C(N_2940),
	.Y(N_2945_i)
);
defparam RxAv_RNO.INIT=8'h08;
// @32:61
  CFG2 \samplecnt_RNO[3]  (
	.A(N_2934),
	.B(samplecnt_Z[3]),
	.Y(N_45_i_i)
);
defparam \samplecnt_RNO[3] .INIT=4'h9;
// @32:61
  CFG4 \RRegce[4]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[4])
);
defparam \RRegce[4] .INIT=16'h0200;
// @32:61
  CFG4 \RRegce[5]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[5])
);
defparam \RRegce[5] .INIT=16'h0800;
// @32:61
  CFG3 \RRegce[6]  (
	.A(bitpos_Z[1]),
	.B(N_2940),
	.C(RReg_1_sqmuxa_i_Z),
	.Y(RRegce_Z[6])
);
defparam \RRegce[6] .INIT=8'h01;
// @32:61
  CFG4 \RRegce[7]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[7])
);
defparam \RRegce[7] .INIT=16'h0004;
// @32:61
  CFG4 \RRegce[1]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[1])
);
defparam \RRegce[1] .INIT=16'h0400;
// @32:61
  CFG4 \RRegce[2]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[2])
);
defparam \RRegce[2] .INIT=16'h0002;
// @32:61
  CFG4 \RRegce[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[3])
);
defparam \RRegce[3] .INIT=16'h0008;
// @32:61
  CFG3 \RRegce[0]  (
	.A(bitpos_Z[1]),
	.B(N_2940),
	.C(RReg_1_sqmuxa_i_Z),
	.Y(RRegce_Z[0])
);
defparam \RRegce[0] .INIT=8'h02;
// @32:61
  CFG4 DataO_1_sqmuxa_i_o2_RNI7T951 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_2940),
	.D(N_2939),
	.Y(N_2932_i)
);
defparam DataO_1_sqmuxa_i_o2_RNI7T951.INIT=16'h0800;
// @32:68
  CFG4 DataO_1_sqmuxa_i_o2_RNI7T951_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_2940),
	.D(N_2939),
	.Y(N_2931_i)
);
defparam DataO_1_sqmuxa_i_o2_RNI7T951_0.INIT=16'h0008;
// @32:68
  CFG3 \bitpos_10_iv_0_o2[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(N_2936),
	.Y(N_2942)
);
defparam \bitpos_10_iv_0_o2[3] .INIT=8'hF7;
// @32:61
  CFG4 \bitpos_RNO[0]  (
	.A(bitpos_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_10_i_0_Z[0]),
	.D(N_2934),
	.Y(N_2927_i)
);
defparam \bitpos_RNO[0] .INIT=16'h0A06;
// @32:68
  CFG4 \bitpos_10[1]  (
	.A(bitpos_10_sm0),
	.B(N_2936),
	.C(bitpos_Z[1]),
	.D(N_2939),
	.Y(bitpos_10_Z[1])
);
defparam \bitpos_10[1] .INIT=16'h82D7;
// @32:61
  CFG4 \un1_bitpos_1_1.N_52_i_i  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(un21_enable),
	.D(N_2936),
	.Y(N_52_i_i)
);
defparam \un1_bitpos_1_1.N_52_i_i .INIT=16'hAAA6;
// @32:68
  CFG4 \bitpos_10_iv_0[3]  (
	.A(bitpos_Z[3]),
	.B(un21_enable),
	.C(N_2931_i),
	.D(N_2942),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv_0[3] .INIT=16'hF2F1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_3 */

module UartRxExtClk_3 (
  RxData,
  RxComplete,
  Uart3FifoReset_i_arst_i,
  UartClk3
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart3FifoReset_i_arst_i ;
input UartClk3 ;
wire RxComplete ;
wire Uart3FifoReset_i_arst_i ;
wire UartClk3 ;
wire GND ;
wire VCC ;
// @40:88
  UartRxRaw_3 Uart (
	.RxData(RxData[7:0]),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_3 */

module IBufP2Ports_10 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_10 */

module fifo_8_10_1_5 (
  RxData,
  Uart3RxFifoCount,
  Uart3RxFifoData,
  we_i,
  re_i,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart3RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input we_i ;
input re_i ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart3RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart3RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] count_o_3;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIK0S61_Y;
wire [1:1] counter_r_RNIASTV1_Y;
wire [2:2] counter_r_RNI1PVO2_Y;
wire [3:3] counter_r_RNIPM1I3_Y;
wire [4:4] counter_r_RNIIL3B4_Y;
wire [5:5] counter_r_RNICL545_Y;
wire [6:6] counter_r_RNI7M7T5_Y;
wire [7:7] counter_r_RNI3O9M6_Y;
wire [8:8] counter_r_RNI0RBF7_Y;
wire [10:10] counter_r_RNO_FCO_5;
wire [10:10] counter_r_RNO_Y_5;
wire [9:9] counter_r_RNIUUD88_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y;
wire [9:9] raddr_r_s_FCO;
wire [9:9] raddr_r_s_Y;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y;
wire [9:9] waddr_r_s_FCO;
wire [9:9] waddr_r_s_Y;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_5;
wire [8:0] ram_ram_0_0_B_DOUT_5;
wire Uart3RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count_0_x2_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIV5QD_S ;
wire empty_r_RNIV5QD_Y ;
wire raddr_r_s_271_FCO ;
wire raddr_r_s_271_S ;
wire raddr_r_s_271_Y ;
wire waddr_r_s_272_FCO ;
wire waddr_r_s_272_S ;
wire waddr_r_s_272_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_8 ;
wire un7_counter_r_0_a2_8 ;
wire N_2958 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNI12S3 (
	.A(Uart3RxFifoFull),
	.Y(Uart3RxFifoFull_i)
);
defparam full_r_RNI12S3.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[9]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart3RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart3RxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[0]  (
	.Q(Uart3RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[0]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[9]  (
	.Q(Uart3RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[9]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[8]  (
	.Q(Uart3RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[8]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[7]  (
	.Q(Uart3RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[7]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[6]  (
	.Q(Uart3RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[6]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[5]  (
	.Q(Uart3RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[5]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[4]  (
	.Q(Uart3RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[4]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[3]  (
	.Q(Uart3RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[3]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[2]  (
	.Q(Uart3RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[2]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[1]  (
	.Q(Uart3RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[1]),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNIV5QD (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIV5QD_S),
	.Y(empty_r_RNIV5QD_Y),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIV5QD.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNIK0S61[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIK0S61_Y[0]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIK0S61[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIASTV1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIASTV1_Y[1]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIASTV1[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI1PVO2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI1PVO2_Y[2]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI1PVO2[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIPM1I3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIPM1I3_Y[3]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIPM1I3[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIIL3B4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIIL3B4_Y[4]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIIL3B4[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNICL545[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNICL545_Y[5]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNICL545[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI7M7T5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI7M7T5_Y[6]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI7M7T5[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI3O9M6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI3O9M6_Y[7]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI3O9M6[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI0RBF7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI0RBF7_Y[8]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI0RBF7[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_5[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_5[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUUD88[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUUD88_Y[9]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUUD88[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_271 (
	.FCO(raddr_r_s_271_FCO),
	.S(raddr_r_s_271_S),
	.Y(raddr_r_s_271_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_271.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_271_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_272 (
	.FCO(waddr_r_s_272_FCO),
	.S(waddr_r_s_272_S),
	.Y(waddr_r_s_272_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_272.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_272_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_5[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_5[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNIEVIQ[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart3RxFifoData[7])
);
defparam \ram_ram_0_0_OLDA_RNIEVIQ[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIDUIQ[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart3RxFifoData[6])
);
defparam \ram_ram_0_0_OLDA_RNIDUIQ[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNICTIQ[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart3RxFifoData[5])
);
defparam \ram_ram_0_0_OLDA_RNICTIQ[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIBSIQ[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart3RxFifoData[4])
);
defparam \ram_ram_0_0_OLDA_RNIBSIQ[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIARIQ[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart3RxFifoData[3])
);
defparam \ram_ram_0_0_OLDA_RNIARIQ[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI9QIQ[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart3RxFifoData[2])
);
defparam \ram_ram_0_0_OLDA_RNI9QIQ[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8PIQ[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart3RxFifoData[1])
);
defparam \ram_ram_0_0_OLDA_RNI8PIQ[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7OIQ[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart3RxFifoData[0])
);
defparam \ram_ram_0_0_OLDA_RNI7OIQ[0] .INIT=8'hD8;
// @33:61
  CFG3 do_count_0_x2 (
	.A(we_i),
	.B(Uart3RxFifoFull),
	.C(do_read_Z),
	.Y(do_count_0_x2_Z)
);
defparam do_count_0_x2.INIT=8'hD2;
// @33:76
  CFG2 \update.count_o_3[9]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(count_o_3[9])
);
defparam \update.count_o_3[9] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[8]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(count_o_3[8])
);
defparam \update.count_o_3[8] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[7]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(count_o_3[7])
);
defparam \update.count_o_3[7] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[6]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(count_o_3[6])
);
defparam \update.count_o_3[6] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[5]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(count_o_3[5])
);
defparam \update.count_o_3[5] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[4]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(count_o_3[4])
);
defparam \update.count_o_3[4] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[3]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(count_o_3[3])
);
defparam \update.count_o_3[3] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[2]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(count_o_3[2])
);
defparam \update.count_o_3[2] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[1]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(count_o_3[1])
);
defparam \update.count_o_3[1] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[0]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(count_o_3[0])
);
defparam \update.count_o_3[0] .INIT=4'hE;
// @33:60
  CFG2 do_write (
	.A(Uart3RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:59
  CFG2 do_read (
	.A(Uart3RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un7_counter_r_0_a2_6 .INIT=16'h0001;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_5)
);
defparam \update.un16_counter_r_0_a2_5 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[5]),
	.B(do_read_Z),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[9]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h0200;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(do_write_Z),
	.B(counter_r_Z[0]),
	.C(do_read_Z),
	.D(un7_counter_r_0_a2_8),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h7300;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_0_8),
	.C(un16_counter_r_0_a2_0_7),
	.D(un16_counter_r_0_a2_0_6),
	.Y(N_2958)
);
defparam \update.un16_counter_r_0_a2_0 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_7),
	.B(un16_counter_r_0_a2_5),
	.C(N_2958),
	.D(un16_counter_r_0_a2_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_5 */

module gated_fifo_8_10_1_5 (
  Uart3RxFifoData,
  Uart3RxFifoCount,
  RxData,
  Uart3RxFifoFull,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_data_i,
  ReadUart3,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] Uart3RxFifoData ;
output [9:0] Uart3RxFifoCount ;
input [7:0] RxData ;
output Uart3RxFifoFull ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_data_i ;
input ReadUart3 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_data_i ;
wire ReadUart3 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart3),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_5 fifo_i (
	.RxData(RxData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3RxFifoFull(Uart3RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_5 */

module UartRxFifoExtClk_10_0 (
  Uart3RxFifoCount,
  Uart3RxFifoData,
  ReadUart3,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoEmpty,
  Uart3RxFifoFull,
  FCCC_C0_0_GL0,
  UartClk3,
  Uart3FifoReset_i_arst_i
)
;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input ReadUart3 ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoEmpty ;
output Uart3RxFifoFull ;
input FCCC_C0_0_GL0 ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
wire ReadUart3 ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @42:133
  UartRxExtClk_3 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.UartClk3(UartClk3)
);
// @42:147
  IBufP2Ports_10 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_5 UartFifo (
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.ReadUart3(ReadUart3),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_0 */

module IBufP2Ports_14_11 (
  StartTx_i,
  StartTx,
  UartTxClk3
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk3 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_11 */

module UartTx_3 (
  StartTx_i,
  UartTxClk3,
  Uart3FifoReset_i_arst_i,
  TxInProgress_i_i
)
;
input StartTx_i ;
input UartTxClk3 ;
input Uart3FifoReset_i_arst_i ;
output TxInProgress_i_i ;
wire StartTx_i ;
wire UartTxClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire TxInProgress_i_i ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire VCC ;
wire Busy_i_1_Z ;
wire GND ;
wire LastGo_Z ;
wire un1_busy_i_2 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_1 ;
// @34:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(StartTx_i),
	.EN(un1_busy_i_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:97
  CFG4 txd20_RNIU84V (
	.A(BitCnt_Z[3]),
	.B(txd20_Z),
	.C(BitCnt_Z[1]),
	.D(BitCnt_Z[0]),
	.Y(CO1)
);
defparam txd20_RNIU84V.INIT=16'hD000;
// @34:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @34:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @34:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0004;
// @34:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @34:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @34:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @34:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_2)
);
defparam un1_busy_i.INIT=8'h12;
// @34:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_2),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @34:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @34:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @34:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
// @34:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_3 */

module IBufP2Ports_11 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_11 */

module fifo_8_10_1_6 (
  we_i,
  re_i,
  r_ack_i,
  Uart3TxFifoFull,
  Uart3TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart3TxFifoFull ;
output Uart3TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart3TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIQ8S61_Y;
wire [1:1] counter_r_RNIQ7HT1_Y;
wire [2:2] counter_r_RNIR76K2_Y;
wire [3:3] counter_r_RNIT8RA3_Y;
wire [4:4] counter_r_RNI0BG14_Y;
wire [5:5] counter_r_RNI4E5O4_Y;
wire [6:6] counter_r_RNI9IQE5_Y;
wire [7:7] counter_r_RNIFNF56_Y;
wire [8:8] counter_r_RNIMT4S6_Y;
wire [10:10] counter_r_RNO_FCO_6;
wire [10:10] counter_r_RNO_Y_6;
wire [9:9] counter_r_RNIU4QI7_Y;
wire VCC ;
wire N_2983_i ;
wire GND ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_0 ;
wire counter_r_cry_cy ;
wire empty_r_RNIRA7G_S ;
wire empty_r_RNIRA7G_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_7 ;
wire N_2970 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_26_0 ;
wire N_25_0 ;
wire N_24_0 ;
wire N_23_0 ;
wire N_22_0 ;
wire N_21_0 ;
wire N_20_0 ;
wire N_19_0 ;
wire N_18_0 ;
wire N_17_0 ;
wire N_16_0 ;
wire N_15_0 ;
wire N_14_0 ;
wire N_13_0 ;
wire N_12_0 ;
wire N_11_0 ;
wire N_10_0 ;
wire N_9_0 ;
wire N_8_0 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_2983_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_2983_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_2983_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_2983_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_2983_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_2983_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_2983_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_2983_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_2983_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_2983_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_2983_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart3TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart3TxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:89
  ARI1 empty_r_RNIRA7G (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIRA7G_S),
	.Y(empty_r_RNIRA7G_Y),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIRA7G.INIT=20'h4DD00;
// @33:89
  ARI1 \counter_r_RNIQ8S61[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIQ8S61_Y[0]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIQ8S61[0] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIQ7HT1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQ7HT1_Y[1]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQ7HT1[1] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIR76K2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIR76K2_Y[2]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIR76K2[2] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIT8RA3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIT8RA3_Y[3]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIT8RA3[3] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI0BG14[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI0BG14_Y[4]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI0BG14[4] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI4E5O4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI4E5O4_Y[5]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI4E5O4[5] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI9IQE5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI9IQE5_Y[6]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI9IQE5[6] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIFNF56[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIFNF56_Y[7]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIFNF56[7] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIMT4S6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIMT4S6_Y[8]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIMT4S6[8] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_6[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_6[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:89
  ARI1 \counter_r_RNIU4QI7[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU4QI7_Y[9]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU4QI7[9] .INIT=20'h5DD22;
// @33:68
  CFG3 full_r_RNIVM511 (
	.A(we_i),
	.B(Uart3TxFifoFull),
	.C(empty_r_RNIRA7G_Y),
	.Y(N_2983_i)
);
defparam full_r_RNIVM511.INIT=8'h2D;
// @33:89
  CFG2 empty_r_RNIRA7G_0 (
	.A(Uart3TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNIRA7G_0.INIT=4'h4;
// @33:60
  CFG2 do_write (
	.A(Uart3TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[7]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_9),
	.B(empty_r_RNIRA7G_Y),
	.C(do_write_Z),
	.D(un16_counter_r_0_a2_7),
	.Y(N_2970)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNIRA7G_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_2970),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_6 */

module gated_fifo_8_10_1_6 (
  Uart3TxFifoEmpty,
  Uart3TxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUart3,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
output Uart3TxFifoEmpty ;
output Uart3TxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart3 ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart3 ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart3),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_6 fifo_i (
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_6 */

module UartTxFifoExtClk_10_0 (
  WriteUart3,
  Uart3TxFifoFull,
  UartTxClk3,
  Uart3TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
input WriteUart3 ;
output Uart3TxFifoFull ;
input UartTxClk3 ;
output Uart3TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire WriteUart3 ;
wire Uart3TxFifoFull ;
wire UartTxClk3 ;
wire Uart3TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire VCC ;
wire GND ;
wire N_2982 ;
wire un1_NextState_1_sqmuxa_i_0_Z ;
wire StartTx_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_2965_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @43:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2982),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2982),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(N_2965_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_Z)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @43:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart3TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @43:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_2982)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @43:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_2965_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @43:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @43:162
  IBufP2Ports_14_11 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk3(UartTxClk3)
);
// @43:170
  UartTx_3 UartTxUart (
	.StartTx_i(StartTx_i),
	.UartTxClk3(UartTxClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.TxInProgress_i_i(TxInProgress_i_i)
);
// @43:182
  IBufP2Ports_11 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  gated_fifo_8_10_1_6 UartTxFifo (
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart3(WriteUart3),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_0 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 (
  nCsD_c,
  nCsC_c,
  nCsB_c,
  nCsA_c,
  nCsF_c,
  nCsE_c,
  DacWriteNextState_ns_3,
  DacWriteNextState_ns_5,
  DacWriteNextState_ns_7,
  DacWriteNextState_ns_9,
  DacWriteNextState_ns_2,
  DacWriteNextState_ns_0,
  DacSetpointReadedAddressController,
  DacWriteNextState,
  un1_DacSetpoints_0_0_iv_0,
  DacSetpoints_0_1,
  un1_DacSetpoints_3_0_iv_0,
  DacSetpoints_3_3,
  DacSetpoints_3_1,
  un1_DacSetpoints_1_0_iv_0,
  DacSetpoints_1_1,
  un1_DacSetpoints_2_0_iv_0,
  DacSetpoints_2_1,
  un1_DacSetpoints_4_0_iv_0,
  DacSetpoints_4_1,
  un1_DacSetpoints_5_0_iv_0,
  DacSetpoints_5_1,
  StateOut_13_0,
  DacSetpoints_2_0,
  DacSetpoints_2_2,
  DacSetpoints_3_0,
  DacSetpoints_3_2,
  DacSetpoints_4_0,
  DacSetpoints_4_2,
  DacSetpoints_1_0,
  DacSetpoints_1_2,
  DacSetpoints_0_0,
  DacSetpoints_0_2,
  DacSetpoints_5_0,
  DacSetpoints_5_2,
  DacSetpointReadedAddressController_2,
  DacSetpointReadedAddressDac_2,
  DacSetpointReadAddressDac,
  DacESetpointToWrite_0,
  DacSetpoints_0_3,
  DacSetpoints_1_3,
  DacSetpoints_2_3,
  DacSetpoints_4_3,
  DacSetpoints_5_3,
  DacSetpointReadedAddressDac,
  DacSetpointReadAddressController,
  DacASetpointToWrite,
  N_259_i_1z,
  N_2993_i,
  N_2997_i,
  N_3007_i,
  N_2987_i,
  N_2991_i,
  N_3001_i,
  N_3004_i,
  SpiRst_4,
  N_2984_i,
  N_2992_i,
  N_2999_i,
  N_3002_i,
  SpiRst_3,
  N_2986_i,
  N_200_i,
  N_2998_i,
  N_3005_i,
  N_2985_i,
  N_2995_i,
  N_2996_i,
  N_3003_i,
  SpiRst_2,
  N_2988_i,
  N_2994_i,
  N_3000_i,
  N_3006_i,
  N_2989_i,
  SpiRst_1,
  N_261_i_1z,
  N_245_i_1z,
  DacSetpoints_5_3_1_sqmuxa,
  DacSetpoints_5_2_1_sqmuxa,
  DacSetpoints_5_1_1_sqmuxa,
  DacSetpoints_5_0_1_sqmuxa,
  DacSetpoints_4_3_1_sqmuxa,
  DacSetpoints_4_2_1_sqmuxa,
  DacSetpoints_4_1_1_sqmuxa,
  DacSetpoints_4_0_1_sqmuxa,
  N_236,
  N_239,
  N_242,
  N_284_i,
  N_285_i,
  N_286_i,
  N_93_mux_i_1z,
  DacSetpoints_2_2_1_sqmuxa,
  DacSetpoints_2_1_1_sqmuxa,
  DacSetpoints_2_0_1_sqmuxa,
  DacSetpoints_1_3_1_sqmuxa,
  DacSetpoints_1_2_1_sqmuxa,
  DacSetpoints_1_1_1_sqmuxa,
  DacSetpoints_1_0_1_sqmuxa,
  DacSetpoints_0_3_1_sqmuxa,
  DacSetpoints_0_2_1_sqmuxa,
  DacSetpoints_0_1_1_sqmuxa,
  DacSetpoints_0_0_1_sqmuxa_1,
  DacSetpoints_3_3_1_sqmuxa,
  DacSetpoints_3_2_1_sqmuxa,
  DacSetpoints_3_1_1_sqmuxa,
  DacSetpoints_3_0_1_sqmuxa,
  DacSetpoints_2_3_1_sqmuxa,
  N_287_i,
  N_288_i_1z,
  DacCSetpointWritten,
  DacDSetpointWritten,
  DacESetpointWritten,
  DacFSetpointWritten,
  un1_rst_3_i_0,
  SpiRst_0,
  SpiRst,
  N_257_i_1z,
  un1_MasterReset_1_i,
  shot_i,
  m7_1_a2_1z,
  TP7_c,
  DacBSetpointWritten,
  SpiXferCompleteOut,
  TP6_c,
  SpiRst_arst_i,
  N_565,
  FCCC_C0_0_GL0,
  MosiA_c,
  N_569_i_set,
  N_569_i_i,
  N_251_i_i,
  N_251_i_1z
)
;
input [3:0] nCsD_c ;
input [3:0] nCsC_c ;
input [3:0] nCsB_c ;
input [3:0] nCsA_c ;
input [3:0] nCsF_c ;
input [3:0] nCsE_c ;
output DacWriteNextState_ns_3 ;
output DacWriteNextState_ns_5 ;
output DacWriteNextState_ns_7 ;
output DacWriteNextState_ns_9 ;
output DacWriteNextState_ns_2 ;
output DacWriteNextState_ns_0 ;
input [2:0] DacSetpointReadedAddressController ;
input [11:0] DacWriteNextState ;
output [23:0] un1_DacSetpoints_0_0_iv_0 ;
input [23:0] DacSetpoints_0_1 ;
output [23:0] un1_DacSetpoints_3_0_iv_0 ;
input [23:0] DacSetpoints_3_3 ;
input [23:0] DacSetpoints_3_1 ;
output [23:0] un1_DacSetpoints_1_0_iv_0 ;
input [23:0] DacSetpoints_1_1 ;
output [23:0] un1_DacSetpoints_2_0_iv_0 ;
input [23:0] DacSetpoints_2_1 ;
output [23:0] un1_DacSetpoints_4_0_iv_0 ;
input [23:0] DacSetpoints_4_1 ;
output [23:0] un1_DacSetpoints_5_0_iv_0 ;
input [23:0] DacSetpoints_5_1 ;
output StateOut_13_0 ;
input [23:0] DacSetpoints_2_0 ;
input [23:0] DacSetpoints_2_2 ;
input [23:0] DacSetpoints_3_0 ;
input [23:0] DacSetpoints_3_2 ;
input [23:0] DacSetpoints_4_0 ;
input [23:0] DacSetpoints_4_2 ;
input [23:0] DacSetpoints_1_0 ;
input [23:0] DacSetpoints_1_2 ;
input [23:0] DacSetpoints_0_0 ;
input [23:0] DacSetpoints_0_2 ;
input [23:0] DacSetpoints_5_0 ;
input [23:0] DacSetpoints_5_2 ;
output [2:0] DacSetpointReadedAddressController_2 ;
output [1:0] DacSetpointReadedAddressDac_2 ;
input [1:0] DacSetpointReadAddressDac ;
input DacESetpointToWrite_0 ;
input [23:0] DacSetpoints_0_3 ;
input [23:0] DacSetpoints_1_3 ;
input [23:0] DacSetpoints_2_3 ;
input [23:0] DacSetpoints_4_3 ;
input [23:0] DacSetpoints_5_3 ;
input [1:0] DacSetpointReadedAddressDac ;
input [2:0] DacSetpointReadAddressController ;
input [23:0] DacASetpointToWrite ;
output N_259_i_1z ;
output N_2993_i ;
output N_2997_i ;
output N_3007_i ;
output N_2987_i ;
output N_2991_i ;
output N_3001_i ;
output N_3004_i ;
input SpiRst_4 ;
output N_2984_i ;
output N_2992_i ;
output N_2999_i ;
output N_3002_i ;
input SpiRst_3 ;
output N_2986_i ;
output N_200_i ;
output N_2998_i ;
output N_3005_i ;
output N_2985_i ;
output N_2995_i ;
output N_2996_i ;
output N_3003_i ;
input SpiRst_2 ;
output N_2988_i ;
output N_2994_i ;
output N_3000_i ;
output N_3006_i ;
output N_2989_i ;
input SpiRst_1 ;
output N_261_i_1z ;
output N_245_i_1z ;
output DacSetpoints_5_3_1_sqmuxa ;
output DacSetpoints_5_2_1_sqmuxa ;
output DacSetpoints_5_1_1_sqmuxa ;
output DacSetpoints_5_0_1_sqmuxa ;
output DacSetpoints_4_3_1_sqmuxa ;
output DacSetpoints_4_2_1_sqmuxa ;
output DacSetpoints_4_1_1_sqmuxa ;
output DacSetpoints_4_0_1_sqmuxa ;
output N_236 ;
output N_239 ;
output N_242 ;
output N_284_i ;
output N_285_i ;
output N_286_i ;
output N_93_mux_i_1z ;
output DacSetpoints_2_2_1_sqmuxa ;
output DacSetpoints_2_1_1_sqmuxa ;
output DacSetpoints_2_0_1_sqmuxa ;
output DacSetpoints_1_3_1_sqmuxa ;
output DacSetpoints_1_2_1_sqmuxa ;
output DacSetpoints_1_1_1_sqmuxa ;
output DacSetpoints_1_0_1_sqmuxa ;
output DacSetpoints_0_3_1_sqmuxa ;
output DacSetpoints_0_2_1_sqmuxa ;
output DacSetpoints_0_1_1_sqmuxa ;
output DacSetpoints_0_0_1_sqmuxa_1 ;
output DacSetpoints_3_3_1_sqmuxa ;
output DacSetpoints_3_2_1_sqmuxa ;
output DacSetpoints_3_1_1_sqmuxa ;
output DacSetpoints_3_0_1_sqmuxa ;
output DacSetpoints_2_3_1_sqmuxa ;
output N_287_i ;
output N_288_i_1z ;
input DacCSetpointWritten ;
input DacDSetpointWritten ;
input DacESetpointWritten ;
input DacFSetpointWritten ;
output un1_rst_3_i_0 ;
input SpiRst_0 ;
input SpiRst ;
output N_257_i_1z ;
output un1_MasterReset_1_i ;
input shot_i ;
output m7_1_a2_1z ;
input TP7_c ;
input DacBSetpointWritten ;
output SpiXferCompleteOut ;
output TP6_c ;
input SpiRst_arst_i ;
output N_565 ;
input FCCC_C0_0_GL0 ;
output MosiA_c ;
input N_569_i_set ;
output N_569_i_i ;
output N_251_i_i ;
output N_251_i_1z ;
wire DacWriteNextState_ns_3 ;
wire DacWriteNextState_ns_5 ;
wire DacWriteNextState_ns_7 ;
wire DacWriteNextState_ns_9 ;
wire DacWriteNextState_ns_2 ;
wire DacWriteNextState_ns_0 ;
wire StateOut_13_0 ;
wire DacESetpointToWrite_0 ;
wire N_259_i_1z ;
wire N_2993_i ;
wire N_2997_i ;
wire N_3007_i ;
wire N_2987_i ;
wire N_2991_i ;
wire N_3001_i ;
wire N_3004_i ;
wire SpiRst_4 ;
wire N_2984_i ;
wire N_2992_i ;
wire N_2999_i ;
wire N_3002_i ;
wire SpiRst_3 ;
wire N_2986_i ;
wire N_200_i ;
wire N_2998_i ;
wire N_3005_i ;
wire N_2985_i ;
wire N_2995_i ;
wire N_2996_i ;
wire N_3003_i ;
wire SpiRst_2 ;
wire N_2988_i ;
wire N_2994_i ;
wire N_3000_i ;
wire N_3006_i ;
wire N_2989_i ;
wire SpiRst_1 ;
wire N_261_i_1z ;
wire N_245_i_1z ;
wire DacSetpoints_5_3_1_sqmuxa ;
wire DacSetpoints_5_2_1_sqmuxa ;
wire DacSetpoints_5_1_1_sqmuxa ;
wire DacSetpoints_5_0_1_sqmuxa ;
wire DacSetpoints_4_3_1_sqmuxa ;
wire DacSetpoints_4_2_1_sqmuxa ;
wire DacSetpoints_4_1_1_sqmuxa ;
wire DacSetpoints_4_0_1_sqmuxa ;
wire N_236 ;
wire N_239 ;
wire N_242 ;
wire N_284_i ;
wire N_285_i ;
wire N_286_i ;
wire N_93_mux_i_1z ;
wire DacSetpoints_2_2_1_sqmuxa ;
wire DacSetpoints_2_1_1_sqmuxa ;
wire DacSetpoints_2_0_1_sqmuxa ;
wire DacSetpoints_1_3_1_sqmuxa ;
wire DacSetpoints_1_2_1_sqmuxa ;
wire DacSetpoints_1_1_1_sqmuxa ;
wire DacSetpoints_1_0_1_sqmuxa ;
wire DacSetpoints_0_3_1_sqmuxa ;
wire DacSetpoints_0_2_1_sqmuxa ;
wire DacSetpoints_0_1_1_sqmuxa ;
wire DacSetpoints_0_0_1_sqmuxa_1 ;
wire DacSetpoints_3_3_1_sqmuxa ;
wire DacSetpoints_3_2_1_sqmuxa ;
wire DacSetpoints_3_1_1_sqmuxa ;
wire DacSetpoints_3_0_1_sqmuxa ;
wire DacSetpoints_2_3_1_sqmuxa ;
wire N_287_i ;
wire N_288_i_1z ;
wire DacCSetpointWritten ;
wire DacDSetpointWritten ;
wire DacESetpointWritten ;
wire DacFSetpointWritten ;
wire un1_rst_3_i_0 ;
wire SpiRst_0 ;
wire SpiRst ;
wire N_257_i_1z ;
wire un1_MasterReset_1_i ;
wire shot_i ;
wire m7_1_a2_1z ;
wire TP7_c ;
wire DacBSetpointWritten ;
wire SpiXferCompleteOut ;
wire TP6_c ;
wire SpiRst_arst_i ;
wire N_565 ;
wire FCCC_C0_0_GL0 ;
wire MosiA_c ;
wire N_569_i_set ;
wire N_569_i_i ;
wire N_251_i_i ;
wire N_251_i_1z ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:3] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [23:0] un1_DacSetpoints_3_0_iv_0_0_Z;
wire [23:0] un1_DacSetpoints_0_0_iv_0_0_Z;
wire [23:0] un1_DacSetpoints_2_0_iv_0_0_Z;
wire [23:0] un1_DacSetpoints_5_0_iv_0_0_Z;
wire [23:0] un1_DacSetpoints_1_0_iv_0_0_Z;
wire [23:0] un1_DacSetpoints_4_0_iv_0_0_Z;
wire [1:1] StateOut_13_i_a3_0_a2_2_Z;
wire [3:3] DacWriteNextState_ns_0_o2_3_Z;
wire [3:3] SUM_0_o2_0;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z;
wire N_942 ;
wire m67_i_1_Z ;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_569_i_Z ;
wire un1_rst_3_rs_Z ;
wire MosiA_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire N_967 ;
wire GND ;
wire N_578_i ;
wire N_583_i ;
wire N_574_i ;
wire XferComplete_ice_Z ;
wire N_576_i ;
wire N_580_i ;
wire un6_clkdiv_cry_3_S ;
wire un6_clkdiv_cry_1_S ;
wire un6_clkdiv_s_1_285_FCO ;
wire un6_clkdiv_s_1_285_S ;
wire un6_clkdiv_s_1_285_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S ;
wire un6_clkdiv_cry_2_Y ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S ;
wire un6_clkdiv_cry_4_Y ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S ;
wire un6_clkdiv_cry_5_Y ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S ;
wire un6_clkdiv_cry_6_Y ;
wire un6_clkdiv_s_8_FCO ;
wire un6_clkdiv_s_8_S ;
wire un6_clkdiv_s_8_Y ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S ;
wire un6_clkdiv_cry_7_Y ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y ;
wire N_3452 ;
wire N_3453 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_0_wmux_S ;
wire N_1084 ;
wire N_3449 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S_0 ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_wmux_S_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO_4 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S_4 ;
wire N_3462 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S_4 ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S_4 ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S_4 ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_wmux_S_4 ;
wire un3_clkdivlt8 ;
wire un3_clkdivlto8_3_Z ;
wire N_886 ;
wire m14_0_o2_3_Z ;
wire N_3304 ;
wire N_1245 ;
wire N_257_i_1_Z ;
wire N_907 ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_0_Z ;
wire Mosi_i_3_21_i_m2_1_1 ;
wire N_3467 ;
wire un3_clkdivlto8_1_Z ;
wire N_923 ;
wire N_3303 ;
wire N_3294 ;
wire N_3293 ;
wire N_3292 ;
wire N_3291 ;
wire N_3290 ;
wire N_1848 ;
wire N_1844 ;
wire N_1840 ;
wire N_1836 ;
wire N_1832 ;
wire N_1828 ;
wire N_1824 ;
wire N_1820 ;
wire N_1816 ;
wire N_1812 ;
wire N_1808 ;
wire N_1804 ;
wire N_1800 ;
wire N_1796 ;
wire N_1792 ;
wire N_1788 ;
wire N_1784 ;
wire N_1780 ;
wire N_1776 ;
wire N_1772 ;
wire N_1768 ;
wire N_1764 ;
wire N_1760 ;
wire N_1756 ;
wire N_1752 ;
wire N_1748 ;
wire N_1744 ;
wire N_1740 ;
wire N_1736 ;
wire N_1732 ;
wire N_1728 ;
wire N_1724 ;
wire N_1720 ;
wire N_1716 ;
wire N_1712 ;
wire N_1708 ;
wire N_1704 ;
wire N_1700 ;
wire N_1696 ;
wire N_1692 ;
wire N_1688 ;
wire N_1684 ;
wire N_1680 ;
wire N_1676 ;
wire N_1672 ;
wire N_1668 ;
wire N_1664 ;
wire N_1660 ;
wire N_1656 ;
wire N_1652 ;
wire N_1648 ;
wire N_1644 ;
wire N_1640 ;
wire N_1636 ;
wire N_1632 ;
wire N_1628 ;
wire N_1624 ;
wire N_1620 ;
wire N_1616 ;
wire N_1612 ;
wire N_1608 ;
wire N_1604 ;
wire N_1600 ;
wire N_1596 ;
wire N_1592 ;
wire N_1588 ;
wire N_1584 ;
wire N_1580 ;
wire N_1576 ;
wire N_1572 ;
wire N_1568 ;
wire N_1564 ;
wire N_1560 ;
wire N_1556 ;
wire N_1552 ;
wire N_1548 ;
wire N_1544 ;
wire N_1540 ;
wire N_1536 ;
wire N_1532 ;
wire N_1528 ;
wire N_1524 ;
wire N_1520 ;
wire N_1516 ;
wire N_1512 ;
wire N_1508 ;
wire N_1504 ;
wire N_1500 ;
wire N_1496 ;
wire N_1492 ;
wire N_1488 ;
wire N_1484 ;
wire N_1480 ;
wire N_1476 ;
wire N_1472 ;
wire N_1468 ;
wire N_1464 ;
wire N_1460 ;
wire N_1456 ;
wire N_1452 ;
wire N_1448 ;
wire N_1444 ;
wire N_1440 ;
wire N_1436 ;
wire N_1432 ;
wire N_1428 ;
wire N_1424 ;
wire N_1420 ;
wire N_1416 ;
wire N_1412 ;
wire N_1408 ;
wire N_1404 ;
wire N_1400 ;
wire N_1396 ;
wire N_1392 ;
wire N_1388 ;
wire N_1384 ;
wire N_1380 ;
wire N_1376 ;
wire N_1372 ;
wire N_1368 ;
wire N_1364 ;
wire N_1360 ;
wire N_1356 ;
wire N_1352 ;
wire N_1348 ;
wire N_1344 ;
wire N_1340 ;
wire N_1336 ;
wire N_1332 ;
wire N_1328 ;
wire N_1324 ;
wire N_1320 ;
wire N_1316 ;
wire N_1312 ;
wire N_1308 ;
wire N_1304 ;
wire N_1300 ;
wire N_1296 ;
wire N_1292 ;
wire N_1288 ;
wire N_1284 ;
wire N_1280 ;
wire N_1276 ;
wire N_879 ;
wire N_910 ;
wire N_3295 ;
wire N_3288 ;
wire N_1920 ;
wire N_3452_1 ;
wire N_1084_2 ;
wire N_908 ;
wire N_909 ;
wire N_1113 ;
wire N_3296 ;
wire N_921 ;
wire N_1246 ;
wire m13_0_i_Z ;
wire N_1906 ;
wire N_1247 ;
wire N_876 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @46:768
  CFG3 m67_i_1 (
	.A(DacSetpointReadAddressController[2]),
	.B(DacWriteNextState[11]),
	.C(N_942),
	.Y(m67_i_1_Z)
);
defparam m67_i_1.INIT=8'hDC;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIJCQF (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIJCQF.INIT=2'h1;
  CFG1 N_251_i_i_0 (
	.A(N_251_i_1z),
	.Y(N_251_i_i)
);
defparam N_251_i_i_0.INIT=2'h1;
  CFG1 N_569_i_i_0 (
	.A(N_569_i_Z),
	.Y(N_569_i_i)
);
defparam N_569_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNI46P9 (
	.A(N_569_i_set),
	.B(un1_rst_3_rs_Z),
	.C(MosiA_crs),
	.Y(MosiA_c)
);
defparam Mosi_i_RNI46P9.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiA_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_967),
	.EN(N_565),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_569_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_578_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_583_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(TP6_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_574_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_576_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_580_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_285 (
	.FCO(un6_clkdiv_s_1_285_FCO),
	.S(un6_clkdiv_s_1_285_S),
	.Y(un6_clkdiv_s_1_285_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_285.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S),
	.Y(un6_clkdiv_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_285_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S),
	.Y(un6_clkdiv_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S),
	.Y(un6_clkdiv_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S),
	.Y(un6_clkdiv_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S),
	.Y(un6_clkdiv_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S),
	.Y(un6_clkdiv_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO),
	.S(un6_clkdiv_s_8_S),
	.Y(un6_clkdiv_s_8_Y),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S),
	.Y(un6_clkdiv_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y),
	.B(SpiBitPos_Z[3]),
	.C(N_3452),
	.D(N_3453),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_0_wmux_S),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_1084),
	.D(N_3449),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S_0),
	.Y(N_3449),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_wmux_S_0),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO_4),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S_4),
	.Y(N_3462),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S_4),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S_4),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S_4),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_wmux_S_4),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(TP6_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdivlt8),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_886)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=16'hFFFE;
// @46:768
  CFG4 m7_1_a2 (
	.A(DacWriteNextState[1]),
	.B(m14_0_o2_3_Z),
	.C(DacBSetpointWritten),
	.D(TP7_c),
	.Y(m7_1_a2_1z)
);
defparam m7_1_a2.INIT=16'h2000;
// @46:1432
  CFG4 \StateOut_13_i_a3_0_a3_0_a2_0_RNICJT11[2]  (
	.A(DacWriteNextState[2]),
	.B(N_3304),
	.C(shot_i),
	.D(DacWriteNextState[4]),
	.Y(un1_MasterReset_1_i)
);
defparam \StateOut_13_i_a3_0_a3_0_a2_0_RNICJT11[2] .INIT=16'h0F0B;
// @46:1432
  CFG3 N_257_i (
	.A(N_1245),
	.B(N_257_i_1_Z),
	.C(DacWriteNextState[11]),
	.Y(N_257_i_1z)
);
defparam N_257_i.INIT=8'h04;
// @46:1432
  CFG4 N_257_i_1 (
	.A(DacSetpointReadAddressController[0]),
	.B(DacSetpointReadAddressController[2]),
	.C(DacWriteNextState[11]),
	.D(N_907),
	.Y(N_257_i_1_Z)
);
defparam N_257_i_1.INIT=16'h5A5D;
// @38:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_3462),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_0_Z)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_1),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_0_Z),
	.Y(N_3467)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_1)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @38:114
  CFG2 un3_clkdivlto8_1 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[7]),
	.Y(un3_clkdivlto8_1_Z)
);
defparam un3_clkdivlto8_1.INIT=4'h7;
// @46:768
  CFG2 m67_i_o2 (
	.A(DacSetpointReadAddressController[0]),
	.B(DacSetpointReadAddressController[1]),
	.Y(N_942)
);
defparam m67_i_o2.INIT=4'h7;
// @46:768
  CFG2 m71_i_o2 (
	.A(DacSetpointReadAddressController[0]),
	.B(DacSetpointReadAddressController[1]),
	.Y(N_923)
);
defparam m71_i_o2.INIT=4'hE;
// @46:1451
  CFG2 \StateOut_13_i_a3_0_a3_0_a2_0[2]  (
	.A(DacWriteNextState[6]),
	.B(DacWriteNextState[8]),
	.Y(N_3304)
);
defparam \StateOut_13_i_a3_0_a3_0_a2_0[2] .INIT=4'h1;
// @46:1451
  CFG2 \StateOut_13_i_a3_0_a3_0_a2_1[3]  (
	.A(DacWriteNextState[2]),
	.B(DacWriteNextState[4]),
	.Y(N_3303)
);
defparam \StateOut_13_i_a3_0_a3_0_a2_1[3] .INIT=4'h1;
// @46:768
  CFG2 m80_0_a2 (
	.A(DacWriteNextState[11]),
	.B(DacSetpointReadAddressController[1]),
	.Y(DacSetpointReadedAddressController_2[1])
);
defparam m80_0_a2.INIT=4'h4;
// @46:768
  CFG2 m62_0_a2_0 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.Y(N_3294)
);
defparam m62_0_a2_0.INIT=4'h4;
// @46:768
  CFG2 m61_0_a2_0 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.Y(N_3293)
);
defparam m61_0_a2_0.INIT=4'h2;
// @46:1432
  CFG2 un1_DacWriteNextState_56_i_0_a2_1 (
	.A(DacWriteNextState[1]),
	.B(DacWriteNextState[3]),
	.Y(N_3292)
);
defparam un1_DacWriteNextState_56_i_0_a2_1.INIT=4'h4;
// @46:768
  CFG2 m60_0_a2_0 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.Y(N_3291)
);
defparam m60_0_a2_0.INIT=4'h1;
// @46:768
  CFG2 m59_0_a2_0 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.Y(N_3290)
);
defparam m59_0_a2_0.INIT=4'h8;
// @38:89
  CFG2 un1_rst_3_0_a2 (
	.A(DacASetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a2.INIT=4'hB;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[23]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[23]),
	.Y(N_1848)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[23] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[2]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[2]),
	.Y(N_1844)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[2] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[22]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[22]),
	.Y(N_1840)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[22] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[1]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[1]),
	.Y(N_1836)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[1] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[21]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[21]),
	.Y(N_1832)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[21] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[0]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[0]),
	.Y(N_1828)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[0] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[20]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[20]),
	.Y(N_1824)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[20] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[5]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[5]),
	.Y(N_1820)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[5] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[19]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[19]),
	.Y(N_1816)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[19] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[4]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[4]),
	.Y(N_1812)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[4] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[18]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[18]),
	.Y(N_1808)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[18] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[3]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[3]),
	.Y(N_1804)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[3] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[17]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[17]),
	.Y(N_1800)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[17] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[8]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[8]),
	.Y(N_1796)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[8] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[16]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[16]),
	.Y(N_1792)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[16] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[7]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[7]),
	.Y(N_1788)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[7] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[15]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[15]),
	.Y(N_1784)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[15] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[6]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[6]),
	.Y(N_1780)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[6] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[14]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[14]),
	.Y(N_1776)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[14] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[11]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[11]),
	.Y(N_1772)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[11] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[13]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[13]),
	.Y(N_1768)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[13] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[10]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[10]),
	.Y(N_1764)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[10] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[12]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[12]),
	.Y(N_1760)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[12] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[9]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[9]),
	.Y(N_1756)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[9] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[11]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[11]),
	.Y(N_1752)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[11] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[14]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[14]),
	.Y(N_1748)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[14] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[10]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[10]),
	.Y(N_1744)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[10] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[13]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[13]),
	.Y(N_1740)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[13] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[9]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[9]),
	.Y(N_1736)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[9] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[12]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[12]),
	.Y(N_1732)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[12] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[8]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[8]),
	.Y(N_1728)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[8] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[17]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[17]),
	.Y(N_1724)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[17] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[7]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[7]),
	.Y(N_1720)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[7] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[16]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[16]),
	.Y(N_1716)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[16] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[6]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[6]),
	.Y(N_1712)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[6] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[15]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[15]),
	.Y(N_1708)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[15] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[5]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[5]),
	.Y(N_1704)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[5] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[20]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[20]),
	.Y(N_1700)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[20] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[4]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[4]),
	.Y(N_1696)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[4] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[19]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[19]),
	.Y(N_1692)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[19] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[3]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[3]),
	.Y(N_1688)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[3] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[18]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[18]),
	.Y(N_1684)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[18] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[2]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[2]),
	.Y(N_1680)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[2] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[23]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[23]),
	.Y(N_1676)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[23] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[1]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[1]),
	.Y(N_1672)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[1] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[22]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[22]),
	.Y(N_1668)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[22] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_5_0_iv_0_a2[0]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_5_3[0]),
	.Y(N_1664)
);
defparam \un1_DacSetpoints_5_0_iv_0_a2[0] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_4_0_iv_0_a2[21]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_4_3[21]),
	.Y(N_1660)
);
defparam \un1_DacSetpoints_4_0_iv_0_a2[21] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[23]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[23]),
	.Y(N_1656)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[23] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[2]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[2]),
	.Y(N_1652)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[2] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[22]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[22]),
	.Y(N_1648)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[22] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[1]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[1]),
	.Y(N_1644)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[1] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[21]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[21]),
	.Y(N_1640)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[21] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[0]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[0]),
	.Y(N_1636)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[0] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[20]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[20]),
	.Y(N_1632)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[20] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[5]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[5]),
	.Y(N_1628)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[5] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[19]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[19]),
	.Y(N_1624)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[19] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[4]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[4]),
	.Y(N_1620)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[4] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[18]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[18]),
	.Y(N_1616)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[18] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[3]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[3]),
	.Y(N_1612)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[3] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[17]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[17]),
	.Y(N_1608)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[17] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[8]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[8]),
	.Y(N_1604)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[8] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[16]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[16]),
	.Y(N_1600)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[16] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[7]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[7]),
	.Y(N_1596)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[7] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[15]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[15]),
	.Y(N_1592)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[15] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[6]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[6]),
	.Y(N_1588)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[6] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[14]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[14]),
	.Y(N_1584)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[14] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[11]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[11]),
	.Y(N_1580)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[11] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[13]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[13]),
	.Y(N_1576)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[13] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[10]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[10]),
	.Y(N_1572)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[10] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[12]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[12]),
	.Y(N_1568)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[12] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[9]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[9]),
	.Y(N_1564)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[9] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[11]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[11]),
	.Y(N_1560)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[11] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[14]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[14]),
	.Y(N_1556)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[14] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[10]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[10]),
	.Y(N_1552)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[10] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[13]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[13]),
	.Y(N_1548)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[13] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[9]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[9]),
	.Y(N_1544)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[9] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[12]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[12]),
	.Y(N_1540)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[12] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[8]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[8]),
	.Y(N_1536)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[8] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[17]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[17]),
	.Y(N_1532)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[17] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[7]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[7]),
	.Y(N_1528)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[7] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[16]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[16]),
	.Y(N_1524)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[16] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[6]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[6]),
	.Y(N_1520)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[6] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[15]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[15]),
	.Y(N_1516)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[15] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[5]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[5]),
	.Y(N_1512)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[5] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[20]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[20]),
	.Y(N_1508)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[20] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[4]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[4]),
	.Y(N_1504)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[4] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[19]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[19]),
	.Y(N_1500)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[19] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[3]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[3]),
	.Y(N_1496)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[3] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[18]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[18]),
	.Y(N_1492)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[18] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[2]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[2]),
	.Y(N_1488)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[2] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[23]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[23]),
	.Y(N_1484)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[23] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[1]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[1]),
	.Y(N_1480)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[1] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[22]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[22]),
	.Y(N_1476)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[22] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_2_0_iv_0_a2[0]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_2_3[0]),
	.Y(N_1472)
);
defparam \un1_DacSetpoints_2_0_iv_0_a2[0] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_1_0_iv_0_a2[21]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_1_3[21]),
	.Y(N_1468)
);
defparam \un1_DacSetpoints_1_0_iv_0_a2[21] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[23]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[23]),
	.Y(N_1464)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[23] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[2]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[2]),
	.Y(N_1460)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[2] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[22]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[22]),
	.Y(N_1456)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[22] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[1]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[1]),
	.Y(N_1452)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[1] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[21]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[21]),
	.Y(N_1448)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[21] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[0]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[0]),
	.Y(N_1444)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[0] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[20]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[20]),
	.Y(N_1440)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[20] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[5]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[5]),
	.Y(N_1436)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[5] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[19]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[19]),
	.Y(N_1432)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[19] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[4]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[4]),
	.Y(N_1428)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[4] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[18]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[18]),
	.Y(N_1424)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[18] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[3]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[3]),
	.Y(N_1420)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[3] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[17]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[17]),
	.Y(N_1416)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[17] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[8]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[8]),
	.Y(N_1412)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[8] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[16]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[16]),
	.Y(N_1408)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[16] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[7]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[7]),
	.Y(N_1404)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[7] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[15]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[15]),
	.Y(N_1400)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[15] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[6]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[6]),
	.Y(N_1396)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[6] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[14]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[14]),
	.Y(N_1392)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[14] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[11]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[11]),
	.Y(N_1388)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[11] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[13]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[13]),
	.Y(N_1384)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[13] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[10]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[10]),
	.Y(N_1380)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[10] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[12]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[12]),
	.Y(N_1376)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[12] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[9]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[9]),
	.Y(N_1372)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[9] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[11]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[11]),
	.Y(N_1368)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[11] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[14]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[14]),
	.Y(N_1364)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[14] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[10]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[10]),
	.Y(N_1360)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[10] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[13]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[13]),
	.Y(N_1356)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[13] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[9]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[9]),
	.Y(N_1352)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[9] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[12]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[12]),
	.Y(N_1348)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[12] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[8]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[8]),
	.Y(N_1344)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[8] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[17]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[17]),
	.Y(N_1340)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[17] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[7]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[7]),
	.Y(N_1336)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[7] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[16]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[16]),
	.Y(N_1332)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[16] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[6]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[6]),
	.Y(N_1328)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[6] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[15]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[15]),
	.Y(N_1324)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[15] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[5]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[5]),
	.Y(N_1320)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[5] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[20]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[20]),
	.Y(N_1316)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[20] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[4]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[4]),
	.Y(N_1312)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[4] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[19]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[19]),
	.Y(N_1308)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[19] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[3]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[3]),
	.Y(N_1304)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[3] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[18]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[18]),
	.Y(N_1300)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[18] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[2]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[2]),
	.Y(N_1296)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[2] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[23]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[23]),
	.Y(N_1292)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[23] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[1]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_3_3[1]),
	.Y(N_1288)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[1] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[22]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[22]),
	.Y(N_1284)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[22] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_3_0_iv_0_a2[0]  (
	.A(DacWriteNextState[6]),
	.B(DacSetpoints_3_1[0]),
	.Y(N_1280)
);
defparam \un1_DacSetpoints_3_0_iv_0_a2[0] .INIT=4'h8;
// @46:1432
  CFG2 \un1_DacSetpoints_0_0_iv_0_a2[21]  (
	.A(DacWriteNextState[2]),
	.B(DacSetpoints_0_3[21]),
	.Y(N_1276)
);
defparam \un1_DacSetpoints_0_0_iv_0_a2[21] .INIT=4'h8;
// @46:768
  CFG2 m85_0_a2 (
	.A(DacESetpointToWrite_0),
	.B(SpiRst_0),
	.Y(un1_rst_3_i_0)
);
defparam m85_0_a2.INIT=4'hB;
// @46:768
  CFG2 m83_0_a2 (
	.A(DacWriteNextState[11]),
	.B(DacSetpointReadAddressDac[0]),
	.Y(DacSetpointReadedAddressDac_2[0])
);
defparam m83_0_a2.INIT=4'h4;
// @46:768
  CFG2 m82_0_a2 (
	.A(DacWriteNextState[11]),
	.B(DacSetpointReadAddressDac[1]),
	.Y(DacSetpointReadedAddressDac_2[1])
);
defparam m82_0_a2.INIT=4'h4;
// @46:768
  CFG2 m81_0_a2 (
	.A(DacWriteNextState[11]),
	.B(DacSetpointReadAddressController[0]),
	.Y(DacSetpointReadedAddressController_2[0])
);
defparam m81_0_a2.INIT=4'h4;
// @46:1451
  CFG2 \DacSetpointReadedAddressController_2_a3_0_a2[2]  (
	.A(DacWriteNextState[11]),
	.B(DacSetpointReadAddressController[2]),
	.Y(DacSetpointReadedAddressController_2[2])
);
defparam \DacSetpointReadedAddressController_2_a3_0_a2[2] .INIT=4'h4;
// @30:47
  CFG2 \un1_Mosi_i_0_sqmuxa_1_i_o2_2[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_879)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2_2[0] .INIT=4'hE;
// @30:47
  CFG2 \un1_Mosi_i_0_sqmuxa_1_i_o2_1[0]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.Y(N_910)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2_1[0] .INIT=4'hE;
// @38:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_3453)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[23]  (
	.A(DacSetpoints_3_2[23]),
	.B(DacSetpoints_3_0[23]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[23])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[23] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[13]  (
	.A(DacSetpoints_0_2[13]),
	.B(DacSetpoints_0_0[13]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[13])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[13] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[0]  (
	.A(DacSetpoints_2_2[0]),
	.B(DacSetpoints_2_0[0]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[0])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[0] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[3]  (
	.A(DacSetpoints_3_2[3]),
	.B(DacSetpoints_3_0[3]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[3])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[3] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[8]  (
	.A(DacSetpoints_5_2[8]),
	.B(DacSetpoints_5_0[8]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[8])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[8] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[19]  (
	.A(DacSetpoints_0_2[19]),
	.B(DacSetpoints_0_0[19]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[19])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[19] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[14]  (
	.A(DacSetpoints_1_2[14]),
	.B(DacSetpoints_1_0[14]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[14])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[14] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[6]  (
	.A(DacSetpoints_5_2[6]),
	.B(DacSetpoints_5_0[6]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[6])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[6] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[2]  (
	.A(DacSetpoints_0_2[2]),
	.B(DacSetpoints_0_0[2]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[2])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[2] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[21]  (
	.A(DacSetpoints_1_2[21]),
	.B(DacSetpoints_1_0[21]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[21])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[21] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[19]  (
	.A(DacSetpoints_2_2[19]),
	.B(DacSetpoints_2_0[19]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[19])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[19] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[12]  (
	.A(DacSetpoints_2_2[12]),
	.B(DacSetpoints_2_0[12]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[12])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[12] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[9]  (
	.A(DacSetpoints_2_2[9]),
	.B(DacSetpoints_2_0[9]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[9])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[9] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[1]  (
	.A(DacSetpoints_3_2[1]),
	.B(DacSetpoints_3_0[1]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[1])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[1] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[14]  (
	.A(DacSetpoints_3_2[14]),
	.B(DacSetpoints_3_0[14]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[14])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[14] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[5]  (
	.A(DacSetpoints_1_2[5]),
	.B(DacSetpoints_1_0[5]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[5])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[5] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[9]  (
	.A(DacSetpoints_1_2[9]),
	.B(DacSetpoints_1_0[9]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[9])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[9] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[4]  (
	.A(DacSetpoints_1_2[4]),
	.B(DacSetpoints_1_0[4]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[4])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[4] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[15]  (
	.A(DacSetpoints_1_2[15]),
	.B(DacSetpoints_1_0[15]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[15])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[15] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[17]  (
	.A(DacSetpoints_2_2[17]),
	.B(DacSetpoints_2_0[17]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[17])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[17] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[10]  (
	.A(DacSetpoints_3_2[10]),
	.B(DacSetpoints_3_0[10]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[10])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[10] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[17]  (
	.A(DacSetpoints_4_2[17]),
	.B(DacSetpoints_4_0[17]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[17])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[17] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[22]  (
	.A(DacSetpoints_1_2[22]),
	.B(DacSetpoints_1_0[22]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[22])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[22] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[23]  (
	.A(DacSetpoints_4_2[23]),
	.B(DacSetpoints_4_0[23]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[23])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[23] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[15]  (
	.A(DacSetpoints_0_2[15]),
	.B(DacSetpoints_0_0[15]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[15])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[15] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[22]  (
	.A(DacSetpoints_2_2[22]),
	.B(DacSetpoints_2_0[22]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[22])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[22] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[13]  (
	.A(DacSetpoints_1_2[13]),
	.B(DacSetpoints_1_0[13]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[13])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[13] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[22]  (
	.A(DacSetpoints_0_2[22]),
	.B(DacSetpoints_0_0[22]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[22])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[22] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[11]  (
	.A(DacSetpoints_0_2[11]),
	.B(DacSetpoints_0_0[11]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[11])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[11] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[16]  (
	.A(DacSetpoints_4_2[16]),
	.B(DacSetpoints_4_0[16]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[16])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[16] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[11]  (
	.A(DacSetpoints_2_2[11]),
	.B(DacSetpoints_2_0[11]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[11])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[11] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[15]  (
	.A(DacSetpoints_3_2[15]),
	.B(DacSetpoints_3_0[15]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[15])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[15] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[7]  (
	.A(DacSetpoints_0_2[7]),
	.B(DacSetpoints_0_0[7]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[7])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[7] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[10]  (
	.A(DacSetpoints_1_2[10]),
	.B(DacSetpoints_1_0[10]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[10])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[10] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[16]  (
	.A(DacSetpoints_5_2[16]),
	.B(DacSetpoints_5_0[16]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[16])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[16] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[13]  (
	.A(DacSetpoints_4_2[13]),
	.B(DacSetpoints_4_0[13]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[13])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[13] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[1]  (
	.A(DacSetpoints_2_2[1]),
	.B(DacSetpoints_2_0[1]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[1])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[1] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[12]  (
	.A(DacSetpoints_3_2[12]),
	.B(DacSetpoints_3_0[12]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[12])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[12] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[12]  (
	.A(DacSetpoints_1_2[12]),
	.B(DacSetpoints_1_0[12]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[12])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[12] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[5]  (
	.A(DacSetpoints_5_2[5]),
	.B(DacSetpoints_5_0[5]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[5])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[5] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[7]  (
	.A(DacSetpoints_3_2[7]),
	.B(DacSetpoints_3_0[7]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[7])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[7] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[8]  (
	.A(DacSetpoints_1_2[8]),
	.B(DacSetpoints_1_0[8]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[8])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[8] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[13]  (
	.A(DacSetpoints_5_2[13]),
	.B(DacSetpoints_5_0[13]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[13])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[13] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[3]  (
	.A(DacSetpoints_1_2[3]),
	.B(DacSetpoints_1_0[3]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[3])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[3] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[18]  (
	.A(DacSetpoints_2_2[18]),
	.B(DacSetpoints_2_0[18]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[18])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[18] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[2]  (
	.A(DacSetpoints_3_2[2]),
	.B(DacSetpoints_3_0[2]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[2])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[2] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[18]  (
	.A(DacSetpoints_0_2[18]),
	.B(DacSetpoints_0_0[18]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[18])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[18] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[7]  (
	.A(DacSetpoints_4_2[7]),
	.B(DacSetpoints_4_0[7]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[7])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[7] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[14]  (
	.A(DacSetpoints_0_2[14]),
	.B(DacSetpoints_0_0[14]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[14])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[14] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[19]  (
	.A(DacSetpoints_4_2[19]),
	.B(DacSetpoints_4_0[19]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[19])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[19] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[20]  (
	.A(DacSetpoints_0_2[20]),
	.B(DacSetpoints_0_0[20]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[20])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[20] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[5]  (
	.A(DacSetpoints_3_2[5]),
	.B(DacSetpoints_3_0[5]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[5])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[5] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[18]  (
	.A(DacSetpoints_5_2[18]),
	.B(DacSetpoints_5_0[18]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[18])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[18] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[15]  (
	.A(DacSetpoints_4_2[15]),
	.B(DacSetpoints_4_0[15]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[15])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[15] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[16]  (
	.A(DacSetpoints_0_2[16]),
	.B(DacSetpoints_0_0[16]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[16])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[16] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[17]  (
	.A(DacSetpoints_0_2[17]),
	.B(DacSetpoints_0_0[17]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[17])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[17] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[8]  (
	.A(DacSetpoints_3_2[8]),
	.B(DacSetpoints_3_0[8]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[8])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[8] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[20]  (
	.A(DacSetpoints_1_2[20]),
	.B(DacSetpoints_1_0[20]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[20])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[20] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[12]  (
	.A(DacSetpoints_0_2[12]),
	.B(DacSetpoints_0_0[12]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[12])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[12] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[9]  (
	.A(DacSetpoints_3_2[9]),
	.B(DacSetpoints_3_0[9]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[9])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[9] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[22]  (
	.A(DacSetpoints_5_2[22]),
	.B(DacSetpoints_5_0[22]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[22])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[22] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[8]  (
	.A(DacSetpoints_0_2[8]),
	.B(DacSetpoints_0_0[8]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[8])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[8] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[4]  (
	.A(DacSetpoints_3_2[4]),
	.B(DacSetpoints_3_0[4]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[4])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[4] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[11]  (
	.A(DacSetpoints_3_2[11]),
	.B(DacSetpoints_3_0[11]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[11])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[11] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[9]  (
	.A(DacSetpoints_0_2[9]),
	.B(DacSetpoints_0_0[9]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[9])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[9] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[20]  (
	.A(DacSetpoints_4_2[20]),
	.B(DacSetpoints_4_0[20]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[20])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[20] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[6]  (
	.A(DacSetpoints_3_2[6]),
	.B(DacSetpoints_3_0[6]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[6])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[6] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[13]  (
	.A(DacSetpoints_3_2[13]),
	.B(DacSetpoints_3_0[13]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[13])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[13] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[0]  (
	.A(DacSetpoints_3_2[0]),
	.B(DacSetpoints_3_0[0]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[0])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[0] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[10]  (
	.A(DacSetpoints_2_2[10]),
	.B(DacSetpoints_2_0[10]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[10])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[10] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[7]  (
	.A(DacSetpoints_5_2[7]),
	.B(DacSetpoints_5_0[7]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[7])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[7] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[6]  (
	.A(DacSetpoints_0_2[6]),
	.B(DacSetpoints_0_0[6]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[6])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[6] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[22]  (
	.A(DacSetpoints_3_2[22]),
	.B(DacSetpoints_3_0[22]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[22])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[22] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[12]  (
	.A(DacSetpoints_4_2[12]),
	.B(DacSetpoints_4_0[12]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[12])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[12] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[15]  (
	.A(DacSetpoints_5_2[15]),
	.B(DacSetpoints_5_0[15]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[15])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[15] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[17]  (
	.A(DacSetpoints_3_2[17]),
	.B(DacSetpoints_3_0[17]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[17])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[17] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[10]  (
	.A(DacSetpoints_5_2[10]),
	.B(DacSetpoints_5_0[10]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[10])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[10] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[14]  (
	.A(DacSetpoints_4_2[14]),
	.B(DacSetpoints_4_0[14]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[14])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[14] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[11]  (
	.A(DacSetpoints_5_2[11]),
	.B(DacSetpoints_5_0[11]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[11])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[11] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[10]  (
	.A(DacSetpoints_0_2[10]),
	.B(DacSetpoints_0_0[10]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[10])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[10] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[21]  (
	.A(DacSetpoints_0_2[21]),
	.B(DacSetpoints_0_0[21]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[21])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[21] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[18]  (
	.A(DacSetpoints_1_2[18]),
	.B(DacSetpoints_1_0[18]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[18])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[18] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[0]  (
	.A(DacSetpoints_0_2[0]),
	.B(DacSetpoints_0_0[0]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[0])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[0] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[11]  (
	.A(DacSetpoints_4_2[11]),
	.B(DacSetpoints_4_0[11]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[11])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[11] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[23]  (
	.A(DacSetpoints_0_2[23]),
	.B(DacSetpoints_0_0[23]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[23])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[23] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[22]  (
	.A(DacSetpoints_4_2[22]),
	.B(DacSetpoints_4_0[22]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[22])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[22] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[6]  (
	.A(DacSetpoints_4_2[6]),
	.B(DacSetpoints_4_0[6]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[6])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[6] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[1]  (
	.A(DacSetpoints_4_2[1]),
	.B(DacSetpoints_4_0[1]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[1])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[1] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[2]  (
	.A(DacSetpoints_4_2[2]),
	.B(DacSetpoints_4_0[2]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[2])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[2] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[20]  (
	.A(DacSetpoints_2_2[20]),
	.B(DacSetpoints_2_0[20]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[20])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[20] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[0]  (
	.A(DacSetpoints_1_2[0]),
	.B(DacSetpoints_1_0[0]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[0])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[0] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[21]  (
	.A(DacSetpoints_2_2[21]),
	.B(DacSetpoints_2_0[21]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[21])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[21] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[23]  (
	.A(DacSetpoints_1_2[23]),
	.B(DacSetpoints_1_0[23]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[23])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[23] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[2]  (
	.A(DacSetpoints_2_2[2]),
	.B(DacSetpoints_2_0[2]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[2])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[2] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[7]  (
	.A(DacSetpoints_1_2[7]),
	.B(DacSetpoints_1_0[7]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[7])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[7] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[5]  (
	.A(DacSetpoints_4_2[5]),
	.B(DacSetpoints_4_0[5]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[5])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[5] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[20]  (
	.A(DacSetpoints_5_2[20]),
	.B(DacSetpoints_5_0[20]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[20])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[20] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[0]  (
	.A(DacSetpoints_4_2[0]),
	.B(DacSetpoints_4_0[0]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[0])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[0] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[21]  (
	.A(DacSetpoints_3_2[21]),
	.B(DacSetpoints_3_0[21]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[21])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[21] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[1]  (
	.A(DacSetpoints_5_2[1]),
	.B(DacSetpoints_5_0[1]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[1])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[1] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[21]  (
	.A(DacSetpoints_5_2[21]),
	.B(DacSetpoints_5_0[21]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[21])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[21] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[16]  (
	.A(DacSetpoints_3_2[16]),
	.B(DacSetpoints_3_0[16]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[16])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[16] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[23]  (
	.A(DacSetpoints_5_2[23]),
	.B(DacSetpoints_5_0[23]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[23])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[23] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[7]  (
	.A(DacSetpoints_2_2[7]),
	.B(DacSetpoints_2_0[7]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[7])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[7] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[17]  (
	.A(DacSetpoints_1_2[17]),
	.B(DacSetpoints_1_0[17]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[17])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[17] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[4]  (
	.A(DacSetpoints_5_2[4]),
	.B(DacSetpoints_5_0[4]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[4])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[4] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[8]  (
	.A(DacSetpoints_2_2[8]),
	.B(DacSetpoints_2_0[8]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[8])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[8] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[4]  (
	.A(DacSetpoints_0_2[4]),
	.B(DacSetpoints_0_0[4]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[4])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[4] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[16]  (
	.A(DacSetpoints_2_2[16]),
	.B(DacSetpoints_2_0[16]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[16])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[16] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[10]  (
	.A(DacSetpoints_4_2[10]),
	.B(DacSetpoints_4_0[10]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[10])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[10] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[21]  (
	.A(DacSetpoints_4_2[21]),
	.B(DacSetpoints_4_0[21]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[21])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[21] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[0]  (
	.A(DacSetpoints_5_2[0]),
	.B(DacSetpoints_5_0[0]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[0])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[0] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[14]  (
	.A(DacSetpoints_5_2[14]),
	.B(DacSetpoints_5_0[14]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[14])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[14] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[1]  (
	.A(DacSetpoints_0_2[1]),
	.B(DacSetpoints_0_0[1]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[1])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[1] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[5]  (
	.A(DacSetpoints_2_2[5]),
	.B(DacSetpoints_2_0[5]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[5])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[5] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[13]  (
	.A(DacSetpoints_2_2[13]),
	.B(DacSetpoints_2_0[13]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[13])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[13] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[11]  (
	.A(DacSetpoints_1_2[11]),
	.B(DacSetpoints_1_0[11]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[11])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[11] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[14]  (
	.A(DacSetpoints_2_2[14]),
	.B(DacSetpoints_2_0[14]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[14])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[14] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[6]  (
	.A(DacSetpoints_1_2[6]),
	.B(DacSetpoints_1_0[6]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[6])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[6] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[15]  (
	.A(DacSetpoints_2_2[15]),
	.B(DacSetpoints_2_0[15]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[15])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[15] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[3]  (
	.A(DacSetpoints_4_2[3]),
	.B(DacSetpoints_4_0[3]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[3])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[3] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[2]  (
	.A(DacSetpoints_1_2[2]),
	.B(DacSetpoints_1_0[2]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[2])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[2] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[23]  (
	.A(DacSetpoints_2_2[23]),
	.B(DacSetpoints_2_0[23]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[23])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[23] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[20]  (
	.A(DacSetpoints_3_2[20]),
	.B(DacSetpoints_3_0[20]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[20])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[20] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[3]  (
	.A(DacSetpoints_2_2[3]),
	.B(DacSetpoints_2_0[3]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[3])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[3] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[4]  (
	.A(DacSetpoints_2_2[4]),
	.B(DacSetpoints_2_0[4]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[4])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[4] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[8]  (
	.A(DacSetpoints_4_2[8]),
	.B(DacSetpoints_4_0[8]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[8])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[8] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[17]  (
	.A(DacSetpoints_5_2[17]),
	.B(DacSetpoints_5_0[17]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[17])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[17] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[2]  (
	.A(DacSetpoints_5_2[2]),
	.B(DacSetpoints_5_0[2]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[2])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[2] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[18]  (
	.A(DacSetpoints_4_2[18]),
	.B(DacSetpoints_4_0[18]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[18])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[18] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[9]  (
	.A(DacSetpoints_4_2[9]),
	.B(DacSetpoints_4_0[9]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[9])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[9] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[12]  (
	.A(DacSetpoints_5_2[12]),
	.B(DacSetpoints_5_0[12]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[12])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[12] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[1]  (
	.A(DacSetpoints_1_2[1]),
	.B(DacSetpoints_1_0[1]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[1])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[1] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[18]  (
	.A(DacSetpoints_3_2[18]),
	.B(DacSetpoints_3_0[18]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[18])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[18] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[19]  (
	.A(DacSetpoints_1_2[19]),
	.B(DacSetpoints_1_0[19]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[19])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[19] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[3]  (
	.A(DacSetpoints_5_2[3]),
	.B(DacSetpoints_5_0[3]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[3])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[3] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[19]  (
	.A(DacSetpoints_5_2[19]),
	.B(DacSetpoints_5_0[19]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[19])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[19] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[5]  (
	.A(DacSetpoints_0_2[5]),
	.B(DacSetpoints_0_0[5]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[5])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[5] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_0[9]  (
	.A(DacSetpoints_5_2[9]),
	.B(DacSetpoints_5_0[9]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_5_0_iv_0_0_Z[9])
);
defparam \un1_DacSetpoints_5_0_iv_0_0[9] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_0[3]  (
	.A(DacSetpoints_0_2[3]),
	.B(DacSetpoints_0_0[3]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_0_0_iv_0_0_Z[3])
);
defparam \un1_DacSetpoints_0_0_iv_0_0[3] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_0[16]  (
	.A(DacSetpoints_1_2[16]),
	.B(DacSetpoints_1_0[16]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_1_0_iv_0_0_Z[16])
);
defparam \un1_DacSetpoints_1_0_iv_0_0[16] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[4]  (
	.A(DacSetpoints_4_2[4]),
	.B(DacSetpoints_4_0[4]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[4])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[4] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_0[19]  (
	.A(DacSetpoints_3_2[19]),
	.B(DacSetpoints_3_0[19]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_3_0_iv_0_0_Z[19])
);
defparam \un1_DacSetpoints_3_0_iv_0_0[19] .INIT=16'hEAC0;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_0[6]  (
	.A(DacSetpoints_2_2[6]),
	.B(DacSetpoints_2_0[6]),
	.C(DacWriteNextState[8]),
	.D(DacWriteNextState[4]),
	.Y(un1_DacSetpoints_2_0_iv_0_0_Z[6])
);
defparam \un1_DacSetpoints_2_0_iv_0_0[6] .INIT=16'hEAC0;
// @46:1451
  CFG4 \StateOut_13_i_a3_0_a2_2[1]  (
	.A(DacWriteNextState[10]),
	.B(DacWriteNextState[9]),
	.C(DacWriteNextState[1]),
	.D(DacWriteNextState[5]),
	.Y(StateOut_13_i_a3_0_a2_2_Z[1])
);
defparam \StateOut_13_i_a3_0_a2_2[1] .INIT=16'h0001;
// @46:768
  CFG4 m14_0_o2_3 (
	.A(DacFSetpointWritten),
	.B(DacESetpointWritten),
	.C(DacDSetpointWritten),
	.D(DacCSetpointWritten),
	.Y(m14_0_o2_3_Z)
);
defparam m14_0_o2_3.INIT=16'h7FFF;
// @46:1432
  CFG4 \DacWriteNextState_ns_0_o2_3[3]  (
	.A(DacFSetpointWritten),
	.B(DacESetpointWritten),
	.C(DacDSetpointWritten),
	.D(DacBSetpointWritten),
	.Y(DacWriteNextState_ns_0_o2_3_Z[3])
);
defparam \DacWriteNextState_ns_0_o2_3[3] .INIT=16'hFFFE;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @46:768
  CFG3 m73_i_a2_1 (
	.A(DacSetpointReadAddressController[0]),
	.B(DacSetpointReadAddressController[2]),
	.C(DacSetpointReadedAddressController_2[1]),
	.Y(N_1245)
);
defparam m73_i_a2_1.INIT=8'h40;
// @46:768
  CFG3 m73_i_o2 (
	.A(DacSetpointReadAddressDac[0]),
	.B(DacWriteNextState[10]),
	.C(DacSetpointReadAddressDac[1]),
	.Y(N_907)
);
defparam m73_i_o2.INIT=8'h7F;
// @46:1432
  CFG3 un1_DacWriteNextState_46_i_a2_1 (
	.A(DacWriteNextState[5]),
	.B(DacWriteNextState[3]),
	.C(DacWriteNextState[1]),
	.Y(N_3295)
);
defparam un1_DacWriteNextState_46_i_a2_1.INIT=8'h02;
// @46:768
  CFG3 m28_0_a2_1 (
	.A(DacSetpointReadedAddressController[1]),
	.B(DacWriteNextState[9]),
	.C(shot_i),
	.Y(N_3288)
);
defparam m28_0_a2_1.INIT=8'h08;
// @46:768
  CFG3 m55_0_a2_1 (
	.A(DacSetpointReadedAddressController[1]),
	.B(DacWriteNextState[9]),
	.C(shot_i),
	.Y(N_1920)
);
defparam m55_0_a2_1.INIT=8'h04;
// @46:1432
  CFG2 N_288_i (
	.A(DacWriteNextState[11]),
	.B(DacWriteNextState[10]),
	.Y(N_288_i_1z)
);
defparam N_288_i.INIT=4'hE;
// @45:112
  CFG2 N_251_i (
	.A(DacESetpointToWrite_0),
	.B(SpiRst_0),
	.Y(N_251_i_1z)
);
defparam N_251_i.INIT=4'h8;
// @45:112
  CFG2 N_569_i (
	.A(DacASetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_569_i_Z)
);
defparam N_569_i.INIT=4'h8;
// @38:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3452_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1084_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2_0_0[3]  (
	.A(N_879),
	.B(TP6_c),
	.C(SpiBitPos_Z[2]),
	.Y(SUM_0_o2_0[3])
);
defparam \SpiBitPos_6_1.SUM_0_o2_0_0[3] .INIT=8'hFE;
// @30:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0]  (
	.A(SpiBitPos_Z[2]),
	.B(N_879),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0] .INIT=16'h1000;
// @38:114
  CFG4 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[4]),
	.B(un3_clkdivlto8_1_Z),
	.C(ClkDiv_Z[8]),
	.D(ClkDiv_Z[5]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=16'hDFFF;
// @46:1451
  CFG4 \StateOut_13_a3_0_a3_0_a2[0]  (
	.A(DacWriteNextState[0]),
	.B(DacWriteNextState[10]),
	.C(N_3303),
	.D(N_3304),
	.Y(StateOut_13_0)
);
defparam \StateOut_13_a3_0_a3_0_a2[0] .INIT=16'h1000;
// @46:1432
  CFG3 \DacWriteNextState_ns_0_o2[3]  (
	.A(TP7_c),
	.B(DacWriteNextState_ns_0_o2_3_Z[3]),
	.C(DacCSetpointWritten),
	.Y(N_908)
);
defparam \DacWriteNextState_ns_0_o2[3] .INIT=8'hFE;
// @46:768
  CFG3 m14_0_o2 (
	.A(TP7_c),
	.B(m14_0_o2_3_Z),
	.C(DacBSetpointWritten),
	.Y(N_909)
);
defparam m14_0_o2.INIT=8'hDF;
// @46:1432
  CFG4 \DacWriteNextState_ns_0_o2[1]  (
	.A(DacSetpointReadAddressController[2]),
	.B(N_923),
	.C(DacSetpointReadAddressDac[1]),
	.D(DacSetpointReadAddressDac[0]),
	.Y(N_1113)
);
defparam \DacWriteNextState_ns_0_o2[1] .INIT=16'h7FFF;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[23]  (
	.A(N_1848),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[23]),
	.C(DacSetpoints_5_1[23]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[23])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[23] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[2]  (
	.A(N_1844),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[2]),
	.C(DacSetpoints_4_1[2]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[2])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[2] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[22]  (
	.A(N_1840),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[22]),
	.C(DacSetpoints_5_1[22]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[22])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[22] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[1]  (
	.A(N_1836),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[1]),
	.C(DacSetpoints_4_1[1]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[1])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[1] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[21]  (
	.A(N_1832),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[21]),
	.C(DacSetpoints_5_1[21]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[21])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[21] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[0]  (
	.A(N_1828),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[0]),
	.C(DacSetpoints_4_1[0]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[0])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[0] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[20]  (
	.A(N_1824),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[20]),
	.C(DacSetpoints_5_1[20]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[20])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[20] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[5]  (
	.A(N_1820),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[5]),
	.C(DacSetpoints_4_1[5]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[5])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[5] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[19]  (
	.A(N_1816),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[19]),
	.C(DacSetpoints_5_1[19]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[19])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[19] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[4]  (
	.A(N_1812),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[4]),
	.C(DacSetpoints_4_1[4]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[4])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[4] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[18]  (
	.A(N_1808),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[18]),
	.C(DacSetpoints_5_1[18]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[18])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[18] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[3]  (
	.A(N_1804),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[3]),
	.C(DacSetpoints_4_1[3]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[3])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[3] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[17]  (
	.A(N_1800),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[17]),
	.C(DacSetpoints_5_1[17]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[17])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[17] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[8]  (
	.A(N_1796),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[8]),
	.C(DacSetpoints_4_1[8]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[8])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[8] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[16]  (
	.A(N_1792),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[16]),
	.C(DacSetpoints_5_1[16]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[16])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[16] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[7]  (
	.A(N_1788),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[7]),
	.C(DacSetpoints_4_1[7]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[7])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[7] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[15]  (
	.A(N_1784),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[15]),
	.C(DacSetpoints_5_1[15]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[15])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[15] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[6]  (
	.A(N_1780),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[6]),
	.C(DacSetpoints_4_1[6]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[6])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[6] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[14]  (
	.A(N_1776),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[14]),
	.C(DacSetpoints_5_1[14]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[14])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[14] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[11]  (
	.A(N_1772),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[11]),
	.C(DacSetpoints_4_1[11]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[11])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[11] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[13]  (
	.A(N_1768),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[13]),
	.C(DacSetpoints_5_1[13]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[13])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[13] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[10]  (
	.A(N_1764),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[10]),
	.C(DacSetpoints_4_1[10]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[10])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[10] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[12]  (
	.A(N_1760),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[12]),
	.C(DacSetpoints_5_1[12]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[12])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[12] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[9]  (
	.A(N_1756),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[9]),
	.C(DacSetpoints_4_1[9]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[9])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[9] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[11]  (
	.A(N_1752),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[11]),
	.C(DacSetpoints_5_1[11]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[11])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[11] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[14]  (
	.A(N_1748),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[14]),
	.C(DacSetpoints_4_1[14]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[14])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[14] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[10]  (
	.A(N_1744),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[10]),
	.C(DacSetpoints_5_1[10]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[10])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[10] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[13]  (
	.A(N_1740),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[13]),
	.C(DacSetpoints_4_1[13]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[13])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[13] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[9]  (
	.A(N_1736),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[9]),
	.C(DacSetpoints_5_1[9]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[9])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[9] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[12]  (
	.A(N_1732),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[12]),
	.C(DacSetpoints_4_1[12]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[12])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[12] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[8]  (
	.A(N_1728),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[8]),
	.C(DacSetpoints_5_1[8]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[8])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[8] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[17]  (
	.A(N_1724),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[17]),
	.C(DacSetpoints_4_1[17]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[17])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[17] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[7]  (
	.A(N_1720),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[7]),
	.C(DacSetpoints_5_1[7]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[7])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[7] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[16]  (
	.A(N_1716),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[16]),
	.C(DacSetpoints_4_1[16]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[16])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[16] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[6]  (
	.A(N_1712),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[6]),
	.C(DacSetpoints_5_1[6]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[6])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[6] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[15]  (
	.A(N_1708),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[15]),
	.C(DacSetpoints_4_1[15]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[15])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[15] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[5]  (
	.A(N_1704),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[5]),
	.C(DacSetpoints_5_1[5]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[5])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[5] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[20]  (
	.A(N_1700),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[20]),
	.C(DacSetpoints_4_1[20]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[20])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[20] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[4]  (
	.A(N_1696),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[4]),
	.C(DacSetpoints_5_1[4]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[4])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[4] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[19]  (
	.A(N_1692),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[19]),
	.C(DacSetpoints_4_1[19]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[19])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[19] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[3]  (
	.A(N_1688),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[3]),
	.C(DacSetpoints_5_1[3]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[3])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[3] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[18]  (
	.A(N_1684),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[18]),
	.C(DacSetpoints_4_1[18]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[18])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[18] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[2]  (
	.A(N_1680),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[2]),
	.C(DacSetpoints_5_1[2]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[2])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[2] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[23]  (
	.A(N_1676),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[23]),
	.C(DacSetpoints_4_1[23]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[23])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[23] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[1]  (
	.A(N_1672),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[1]),
	.C(DacSetpoints_5_1[1]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[1])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[1] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[22]  (
	.A(N_1668),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[22]),
	.C(DacSetpoints_4_1[22]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[22])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[22] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_5_0_iv_0_cZ[0]  (
	.A(N_1664),
	.B(un1_DacSetpoints_5_0_iv_0_0_Z[0]),
	.C(DacSetpoints_5_1[0]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_5_0_iv_0[0])
);
defparam \un1_DacSetpoints_5_0_iv_0_cZ[0] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_4_0_iv_0_cZ[21]  (
	.A(N_1660),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[21]),
	.C(DacSetpoints_4_1[21]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_4_0_iv_0[21])
);
defparam \un1_DacSetpoints_4_0_iv_0_cZ[21] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[23]  (
	.A(N_1656),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[23]),
	.C(DacSetpoints_2_1[23]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[23])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[23] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[2]  (
	.A(N_1652),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[2]),
	.C(DacSetpoints_1_1[2]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[2])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[2] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[22]  (
	.A(N_1648),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[22]),
	.C(DacSetpoints_2_1[22]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[22])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[22] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[1]  (
	.A(N_1644),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[1]),
	.C(DacSetpoints_1_1[1]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[1])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[1] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[21]  (
	.A(N_1640),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[21]),
	.C(DacSetpoints_2_1[21]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[21])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[21] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[0]  (
	.A(N_1636),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[0]),
	.C(DacSetpoints_1_1[0]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[0])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[0] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[20]  (
	.A(N_1632),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[20]),
	.C(DacSetpoints_2_1[20]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[20])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[20] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[5]  (
	.A(N_1628),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[5]),
	.C(DacSetpoints_1_1[5]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[5])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[5] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[19]  (
	.A(N_1624),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[19]),
	.C(DacSetpoints_2_1[19]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[19])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[19] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[4]  (
	.A(N_1620),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[4]),
	.C(DacSetpoints_1_1[4]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[4])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[4] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[18]  (
	.A(N_1616),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[18]),
	.C(DacSetpoints_2_1[18]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[18])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[18] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[3]  (
	.A(N_1612),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[3]),
	.C(DacSetpoints_1_1[3]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[3])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[3] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[17]  (
	.A(N_1608),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[17]),
	.C(DacSetpoints_2_1[17]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[17])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[17] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[8]  (
	.A(N_1604),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[8]),
	.C(DacSetpoints_1_1[8]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[8])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[8] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[16]  (
	.A(N_1600),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[16]),
	.C(DacSetpoints_2_1[16]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[16])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[16] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[7]  (
	.A(N_1596),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[7]),
	.C(DacSetpoints_1_1[7]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[7])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[7] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[15]  (
	.A(N_1592),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[15]),
	.C(DacSetpoints_2_1[15]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[15])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[15] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[6]  (
	.A(N_1588),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[6]),
	.C(DacSetpoints_1_1[6]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[6])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[6] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[14]  (
	.A(N_1584),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[14]),
	.C(DacSetpoints_2_1[14]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[14])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[14] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[11]  (
	.A(N_1580),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[11]),
	.C(DacSetpoints_1_1[11]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[11])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[11] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[13]  (
	.A(N_1576),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[13]),
	.C(DacSetpoints_2_1[13]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[13])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[13] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[10]  (
	.A(N_1572),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[10]),
	.C(DacSetpoints_1_1[10]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[10])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[10] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[12]  (
	.A(N_1568),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[12]),
	.C(DacSetpoints_2_1[12]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[12])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[12] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[9]  (
	.A(N_1564),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[9]),
	.C(DacSetpoints_1_1[9]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[9])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[9] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[11]  (
	.A(N_1560),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[11]),
	.C(DacSetpoints_2_1[11]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[11])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[11] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[14]  (
	.A(N_1556),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[14]),
	.C(DacSetpoints_1_1[14]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[14])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[14] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[10]  (
	.A(N_1552),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[10]),
	.C(DacSetpoints_2_1[10]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[10])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[10] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[13]  (
	.A(N_1548),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[13]),
	.C(DacSetpoints_1_1[13]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[13])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[13] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[9]  (
	.A(N_1544),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[9]),
	.C(DacSetpoints_2_1[9]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[9])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[9] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[12]  (
	.A(N_1540),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[12]),
	.C(DacSetpoints_1_1[12]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[12])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[12] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[8]  (
	.A(N_1536),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[8]),
	.C(DacSetpoints_2_1[8]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[8])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[8] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[17]  (
	.A(N_1532),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[17]),
	.C(DacSetpoints_1_1[17]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[17])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[17] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[7]  (
	.A(N_1528),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[7]),
	.C(DacSetpoints_2_1[7]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[7])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[7] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[16]  (
	.A(N_1524),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[16]),
	.C(DacSetpoints_1_1[16]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[16])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[16] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[6]  (
	.A(N_1520),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[6]),
	.C(DacSetpoints_2_1[6]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[6])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[6] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[15]  (
	.A(N_1516),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[15]),
	.C(DacSetpoints_1_1[15]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[15])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[15] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[5]  (
	.A(N_1512),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[5]),
	.C(DacSetpoints_2_1[5]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[5])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[5] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[20]  (
	.A(N_1508),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[20]),
	.C(DacSetpoints_1_1[20]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[20])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[20] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[4]  (
	.A(N_1504),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[4]),
	.C(DacSetpoints_2_1[4]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[4])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[4] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[19]  (
	.A(N_1500),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[19]),
	.C(DacSetpoints_1_1[19]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[19])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[19] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[3]  (
	.A(N_1496),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[3]),
	.C(DacSetpoints_2_1[3]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[3])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[3] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[18]  (
	.A(N_1492),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[18]),
	.C(DacSetpoints_1_1[18]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[18])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[18] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[2]  (
	.A(N_1488),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[2]),
	.C(DacSetpoints_2_1[2]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[2])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[2] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[23]  (
	.A(N_1484),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[23]),
	.C(DacSetpoints_1_1[23]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[23])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[23] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[1]  (
	.A(N_1480),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[1]),
	.C(DacSetpoints_2_1[1]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[1])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[1] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[22]  (
	.A(N_1476),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[22]),
	.C(DacSetpoints_1_1[22]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[22])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[22] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_2_0_iv_0_cZ[0]  (
	.A(N_1472),
	.B(un1_DacSetpoints_2_0_iv_0_0_Z[0]),
	.C(DacSetpoints_2_1[0]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_2_0_iv_0[0])
);
defparam \un1_DacSetpoints_2_0_iv_0_cZ[0] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_1_0_iv_0_cZ[21]  (
	.A(N_1468),
	.B(un1_DacSetpoints_1_0_iv_0_0_Z[21]),
	.C(DacSetpoints_1_1[21]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_1_0_iv_0[21])
);
defparam \un1_DacSetpoints_1_0_iv_0_cZ[21] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[23]  (
	.A(N_1464),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[23]),
	.C(DacSetpoints_3_1[23]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[23])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[23] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[2]  (
	.A(N_1460),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[2]),
	.C(DacSetpoints_0_1[2]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[2])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[2] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[22]  (
	.A(N_1456),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[22]),
	.C(DacSetpoints_3_1[22]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[22])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[22] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[1]  (
	.A(N_1452),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[1]),
	.C(DacSetpoints_0_1[1]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[1])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[1] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[21]  (
	.A(N_1448),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[21]),
	.C(DacSetpoints_3_1[21]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[21])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[21] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[0]  (
	.A(N_1444),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[0]),
	.C(DacSetpoints_0_1[0]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[0])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[0] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[20]  (
	.A(N_1440),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[20]),
	.C(DacSetpoints_3_1[20]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[20])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[20] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[5]  (
	.A(N_1436),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[5]),
	.C(DacSetpoints_0_1[5]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[5])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[5] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[19]  (
	.A(N_1432),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[19]),
	.C(DacSetpoints_3_1[19]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[19])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[19] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[4]  (
	.A(N_1428),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[4]),
	.C(DacSetpoints_0_1[4]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[4])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[4] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[18]  (
	.A(N_1424),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[18]),
	.C(DacSetpoints_3_1[18]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[18])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[18] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[3]  (
	.A(N_1420),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[3]),
	.C(DacSetpoints_0_1[3]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[3])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[3] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[17]  (
	.A(N_1416),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[17]),
	.C(DacSetpoints_3_1[17]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[17])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[17] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[8]  (
	.A(N_1412),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[8]),
	.C(DacSetpoints_0_1[8]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[8])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[8] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[16]  (
	.A(N_1408),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[16]),
	.C(DacSetpoints_3_1[16]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[16])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[16] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[7]  (
	.A(N_1404),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[7]),
	.C(DacSetpoints_0_1[7]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[7])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[7] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[15]  (
	.A(N_1400),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[15]),
	.C(DacSetpoints_3_1[15]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[15])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[15] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[6]  (
	.A(N_1396),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[6]),
	.C(DacSetpoints_0_1[6]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[6])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[6] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[14]  (
	.A(N_1392),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[14]),
	.C(DacSetpoints_3_1[14]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[14])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[14] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[11]  (
	.A(N_1388),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[11]),
	.C(DacSetpoints_0_1[11]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[11])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[11] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[13]  (
	.A(N_1384),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[13]),
	.C(DacSetpoints_3_1[13]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[13])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[13] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[10]  (
	.A(N_1380),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[10]),
	.C(DacSetpoints_0_1[10]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[10])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[10] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[12]  (
	.A(N_1376),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[12]),
	.C(DacSetpoints_3_1[12]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[12])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[12] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[9]  (
	.A(N_1372),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[9]),
	.C(DacSetpoints_0_1[9]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[9])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[9] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[11]  (
	.A(N_1368),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[11]),
	.C(DacSetpoints_3_1[11]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[11])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[11] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[14]  (
	.A(N_1364),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[14]),
	.C(DacSetpoints_0_1[14]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[14])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[14] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[10]  (
	.A(N_1360),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[10]),
	.C(DacSetpoints_3_1[10]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[10])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[10] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[13]  (
	.A(N_1356),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[13]),
	.C(DacSetpoints_0_1[13]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[13])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[13] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[9]  (
	.A(N_1352),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[9]),
	.C(DacSetpoints_3_1[9]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[9])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[9] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[12]  (
	.A(N_1348),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[12]),
	.C(DacSetpoints_0_1[12]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[12])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[12] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[8]  (
	.A(N_1344),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[8]),
	.C(DacSetpoints_3_1[8]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[8])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[8] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[17]  (
	.A(N_1340),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[17]),
	.C(DacSetpoints_0_1[17]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[17])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[17] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[7]  (
	.A(N_1336),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[7]),
	.C(DacSetpoints_3_1[7]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[7])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[7] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[16]  (
	.A(N_1332),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[16]),
	.C(DacSetpoints_0_1[16]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[16])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[16] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[6]  (
	.A(N_1328),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[6]),
	.C(DacSetpoints_3_1[6]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[6])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[6] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[15]  (
	.A(N_1324),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[15]),
	.C(DacSetpoints_0_1[15]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[15])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[15] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[5]  (
	.A(N_1320),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[5]),
	.C(DacSetpoints_3_1[5]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[5])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[5] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[20]  (
	.A(N_1316),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[20]),
	.C(DacSetpoints_0_1[20]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[20])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[20] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[4]  (
	.A(N_1312),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[4]),
	.C(DacSetpoints_3_1[4]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[4])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[4] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[19]  (
	.A(N_1308),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[19]),
	.C(DacSetpoints_0_1[19]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[19])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[19] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[3]  (
	.A(N_1304),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[3]),
	.C(DacSetpoints_3_1[3]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[3])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[3] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[18]  (
	.A(N_1300),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[18]),
	.C(DacSetpoints_0_1[18]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[18])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[18] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[2]  (
	.A(N_1296),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[2]),
	.C(DacSetpoints_3_1[2]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[2])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[2] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[23]  (
	.A(N_1292),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[23]),
	.C(DacSetpoints_0_1[23]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[23])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[23] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[1]  (
	.A(N_1288),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[1]),
	.C(DacSetpoints_3_1[1]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_3_0_iv_0[1])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[1] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[22]  (
	.A(N_1284),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[22]),
	.C(DacSetpoints_0_1[22]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[22])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[22] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_3_0_iv_0_cZ[0]  (
	.A(N_1280),
	.B(un1_DacSetpoints_3_0_iv_0_0_Z[0]),
	.C(DacSetpoints_3_3[0]),
	.D(DacWriteNextState[2]),
	.Y(un1_DacSetpoints_3_0_iv_0[0])
);
defparam \un1_DacSetpoints_3_0_iv_0_cZ[0] .INIT=16'hFEEE;
// @46:1432
  CFG4 \un1_DacSetpoints_0_0_iv_0_cZ[21]  (
	.A(N_1276),
	.B(un1_DacSetpoints_0_0_iv_0_0_Z[21]),
	.C(DacSetpoints_0_1[21]),
	.D(DacWriteNextState[6]),
	.Y(un1_DacSetpoints_0_0_iv_0[21])
);
defparam \un1_DacSetpoints_0_0_iv_0_cZ[21] .INIT=16'hFEEE;
// @46:1432
  CFG4 un1_DacWriteNextState_34_i_0_a2_1 (
	.A(DacWriteNextState[7]),
	.B(DacWriteNextState[5]),
	.C(DacWriteNextState[3]),
	.D(DacWriteNextState[1]),
	.Y(N_3296)
);
defparam un1_DacWriteNextState_34_i_0_a2_1.INIT=16'h0002;
// @46:1451
  CFG4 un1_DacWriteNextState_20_i_a3_0_a2_1_a2 (
	.A(DacWriteNextState[7]),
	.B(DacWriteNextState[5]),
	.C(DacWriteNextState[3]),
	.D(DacWriteNextState[1]),
	.Y(N_287_i)
);
defparam un1_DacWriteNextState_20_i_a3_0_a2_1_a2.INIT=16'hFFFE;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_o2[0]  (
	.A(N_879),
	.B(SpiBitPos_Z[2]),
	.C(N_910),
	.Y(N_921)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2[0] .INIT=8'hFE;
// @38:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_3452_1),
	.Y(N_3452)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_1084_2),
	.Y(N_1084)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @46:768
  CFG4 m71_i_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[2]),
	.C(DacWriteNextState[11]),
	.D(N_907),
	.Y(N_1246)
);
defparam m71_i_a2.INIT=16'h0504;
// @46:768
  CFG4 m20_0_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3290),
	.D(N_3288),
	.Y(DacSetpoints_2_3_1_sqmuxa)
);
defparam m20_0_0_a2.INIT=16'h1000;
// @46:768
  CFG4 m23_0_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3291),
	.D(N_3288),
	.Y(DacSetpoints_3_0_1_sqmuxa)
);
defparam m23_0_0_a2.INIT=16'h4000;
// @46:768
  CFG4 m25_0_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3293),
	.D(N_3288),
	.Y(DacSetpoints_3_1_1_sqmuxa)
);
defparam m25_0_0_a2.INIT=16'h4000;
// @46:768
  CFG4 m27_0_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3294),
	.D(N_3288),
	.Y(DacSetpoints_3_2_1_sqmuxa)
);
defparam m27_0_0_a2.INIT=16'h4000;
// @46:768
  CFG4 m28_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3290),
	.D(N_3288),
	.Y(DacSetpoints_3_3_1_sqmuxa)
);
defparam m28_0_a2.INIT=16'h4000;
// @46:768
  CFG4 m48_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3291),
	.D(N_1920),
	.Y(DacSetpoints_0_0_1_sqmuxa_1)
);
defparam m48_0_a2.INIT=16'h1000;
// @46:768
  CFG4 m50_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3293),
	.D(N_1920),
	.Y(DacSetpoints_0_1_1_sqmuxa)
);
defparam m50_0_a2.INIT=16'h1000;
// @46:768
  CFG4 m53_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3294),
	.D(N_1920),
	.Y(DacSetpoints_0_2_1_sqmuxa)
);
defparam m53_0_a2.INIT=16'h1000;
// @46:768
  CFG4 m55_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3290),
	.D(N_1920),
	.Y(DacSetpoints_0_3_1_sqmuxa)
);
defparam m55_0_a2.INIT=16'h1000;
// @46:768
  CFG4 m56_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3291),
	.D(N_1920),
	.Y(DacSetpoints_1_0_1_sqmuxa)
);
defparam m56_0_a2.INIT=16'h4000;
// @46:768
  CFG4 m57_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3293),
	.D(N_1920),
	.Y(DacSetpoints_1_1_1_sqmuxa)
);
defparam m57_0_a2.INIT=16'h4000;
// @46:768
  CFG4 m58_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3294),
	.D(N_1920),
	.Y(DacSetpoints_1_2_1_sqmuxa)
);
defparam m58_0_a2.INIT=16'h4000;
// @46:768
  CFG4 m59_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3290),
	.D(N_1920),
	.Y(DacSetpoints_1_3_1_sqmuxa)
);
defparam m59_0_a2.INIT=16'h4000;
// @46:768
  CFG4 m60_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3291),
	.D(N_3288),
	.Y(DacSetpoints_2_0_1_sqmuxa)
);
defparam m60_0_a2.INIT=16'h1000;
// @46:768
  CFG4 m61_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3293),
	.D(N_3288),
	.Y(DacSetpoints_2_1_1_sqmuxa)
);
defparam m61_0_a2.INIT=16'h1000;
// @46:768
  CFG4 m62_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3294),
	.D(N_3288),
	.Y(DacSetpoints_2_2_1_sqmuxa)
);
defparam m62_0_a2.INIT=16'h1000;
// @46:1432
  CFG4 N_93_mux_i (
	.A(DacSetpointReadAddressDac[0]),
	.B(DacSetpointReadAddressDac[1]),
	.C(m13_0_i_Z),
	.D(DacWriteNextState[10]),
	.Y(N_93_mux_i_1z)
);
defparam N_93_mux_i.INIT=16'h0E0C;
// @46:1432
  CFG4 \StateOut_13_i_a3_0_a3_0_a2_1_RNINEHU[3]  (
	.A(DacWriteNextState[0]),
	.B(DacWriteNextState[3]),
	.C(DacWriteNextState[1]),
	.D(N_3303),
	.Y(N_286_i)
);
defparam \StateOut_13_i_a3_0_a3_0_a2_1_RNINEHU[3] .INIT=16'hFEFF;
// @46:1432
  CFG4 \StateOut_13_i_a3_0_a3_0_a2_0_RNITIET[2]  (
	.A(DacWriteNextState[0]),
	.B(DacWriteNextState[7]),
	.C(N_3304),
	.D(DacWriteNextState[5]),
	.Y(N_285_i)
);
defparam \StateOut_13_i_a3_0_a3_0_a2_0_RNITIET[2] .INIT=16'hFFEF;
// @46:1432
  CFG3 \StateOut_13_i_a3_0_a2_2_RNIHM2I[1]  (
	.A(DacWriteNextState[2]),
	.B(StateOut_13_i_a3_0_a2_2_Z[1]),
	.C(DacWriteNextState[6]),
	.Y(N_284_i)
);
defparam \StateOut_13_i_a3_0_a2_2_RNIHM2I[1] .INIT=8'hFB;
// @38:89
  CFG4 XferComplete_ice (
	.A(un3_clkdivlto8_3_Z),
	.B(TP6_c),
	.C(N_921),
	.D(un3_clkdivlt8),
	.Y(XferComplete_ice_Z)
);
defparam XferComplete_ice.INIT=16'h0004;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_a2_0[0]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un3_clkdivlt8),
	.C(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z[0]),
	.Y(N_1906)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2_0[0] .INIT=8'hE0;
// @46:768
  CFG4 m13_0_i (
	.A(DacWriteNextState[11]),
	.B(DacSetpointReadAddressController[2]),
	.C(N_907),
	.D(N_923),
	.Y(m13_0_i_Z)
);
defparam m13_0_i.INIT=16'hABAF;
// @46:768
  CFG4 \DacWriteNextState_ns_0_o2_RNIGT3F1[3]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState[7]),
	.C(N_908),
	.D(N_909),
	.Y(DacWriteNextState_ns_3)
);
defparam \DacWriteNextState_ns_0_o2_RNIGT3F1[3] .INIT=16'hCE0A;
// @46:768
  CFG4 \DacWriteNextState_ns_0_o2_RNIER3F1[3]  (
	.A(DacWriteNextState[7]),
	.B(DacWriteNextState[6]),
	.C(N_909),
	.D(N_908),
	.Y(N_242)
);
defparam \DacWriteNextState_ns_0_o2_RNIER3F1[3] .INIT=16'hCE0A;
// @46:768
  CFG4 \DacWriteNextState_ns_0_o2_RNICP3F1[3]  (
	.A(DacWriteNextState[6]),
	.B(DacWriteNextState[5]),
	.C(N_908),
	.D(N_909),
	.Y(DacWriteNextState_ns_5)
);
defparam \DacWriteNextState_ns_0_o2_RNICP3F1[3] .INIT=16'hCE0A;
// @46:768
  CFG4 \DacWriteNextState_ns_0_o2_RNIAN3F1[3]  (
	.A(DacWriteNextState[5]),
	.B(DacWriteNextState[4]),
	.C(N_909),
	.D(N_908),
	.Y(N_239)
);
defparam \DacWriteNextState_ns_0_o2_RNIAN3F1[3] .INIT=16'hCE0A;
// @46:768
  CFG4 \DacWriteNextState_ns_0_o2_RNI8L3F1[3]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[3]),
	.C(N_908),
	.D(N_909),
	.Y(DacWriteNextState_ns_7)
);
defparam \DacWriteNextState_ns_0_o2_RNI8L3F1[3] .INIT=16'hCE0A;
// @46:768
  CFG4 \DacWriteNextState_ns_0_o2_RNI6J3F1[3]  (
	.A(DacWriteNextState[3]),
	.B(DacWriteNextState[2]),
	.C(N_909),
	.D(N_908),
	.Y(N_236)
);
defparam \DacWriteNextState_ns_0_o2_RNI6J3F1[3] .INIT=16'hCE0A;
// @46:768
  CFG4 \DacWriteNextState_ns_0_o2_RNI4H3F1[3]  (
	.A(DacWriteNextState[2]),
	.B(DacWriteNextState[1]),
	.C(N_908),
	.D(N_909),
	.Y(DacWriteNextState_ns_9)
);
defparam \DacWriteNextState_ns_0_o2_RNI4H3F1[3] .INIT=16'hCE0A;
// @46:1432
  CFG4 \DacWriteNextState_ns_0[3]  (
	.A(DacWriteNextState[9]),
	.B(DacWriteNextState[8]),
	.C(N_1113),
	.D(N_908),
	.Y(DacWriteNextState_ns_2)
);
defparam \DacWriteNextState_ns_0[3] .INIT=16'hCE0A;
// @46:1432
  CFG3 \DacWriteNextState_ns_0[1]  (
	.A(DacWriteNextState[9]),
	.B(DacWriteNextState[11]),
	.C(N_1113),
	.Y(DacWriteNextState_ns_0)
);
defparam \DacWriteNextState_ns_0[1] .INIT=8'hEC;
// @46:768
  CFG4 m33_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3291),
	.D(N_1920),
	.Y(DacSetpoints_4_0_1_sqmuxa)
);
defparam m33_0_a2.INIT=16'h2000;
// @46:768
  CFG4 m35_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3293),
	.D(N_1920),
	.Y(DacSetpoints_4_1_1_sqmuxa)
);
defparam m35_0_a2.INIT=16'h2000;
// @46:768
  CFG4 m38_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3294),
	.D(N_1920),
	.Y(DacSetpoints_4_2_1_sqmuxa)
);
defparam m38_0_a2.INIT=16'h2000;
// @46:768
  CFG4 m40_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3290),
	.D(N_1920),
	.Y(DacSetpoints_4_3_1_sqmuxa)
);
defparam m40_0_a2.INIT=16'h2000;
// @46:768
  CFG4 m41_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3291),
	.D(N_1920),
	.Y(DacSetpoints_5_0_1_sqmuxa)
);
defparam m41_0_a2.INIT=16'h8000;
// @46:768
  CFG4 m42_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3293),
	.D(N_1920),
	.Y(DacSetpoints_5_1_1_sqmuxa)
);
defparam m42_0_a2.INIT=16'h8000;
// @46:768
  CFG4 m43_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3294),
	.D(N_1920),
	.Y(DacSetpoints_5_2_1_sqmuxa)
);
defparam m43_0_a2.INIT=16'h8000;
// @46:768
  CFG4 m44_0_a2 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[0]),
	.C(N_3290),
	.D(N_1920),
	.Y(DacSetpoints_5_3_1_sqmuxa)
);
defparam m44_0_a2.INIT=16'h8000;
// @46:768
  CFG4 m71_i_a2_0 (
	.A(DacWriteNextState[11]),
	.B(DacSetpointReadAddressController[2]),
	.C(N_907),
	.D(N_942),
	.Y(N_1247)
);
defparam m71_i_a2_0.INIT=16'h00AB;
// @38:89
  CFG3 Sck_i_0_i_o2 (
	.A(SpiXferCompleteOut),
	.B(un3_clkdivlto8_3_Z),
	.C(un3_clkdivlt8),
	.Y(N_876)
);
defparam Sck_i_0_i_o2.INIT=8'hFE;
// @38:114
  CFG3 \ClkDiv_3[8]  (
	.A(un6_clkdiv_s_8_S),
	.B(un3_clkdivlto8_3_Z),
	.C(un3_clkdivlt8),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=8'hA8;
// @38:114
  CFG3 \ClkDiv_3[7]  (
	.A(un6_clkdiv_cry_7_S),
	.B(un3_clkdivlto8_3_Z),
	.C(un3_clkdivlt8),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=8'hA8;
// @38:114
  CFG3 \ClkDiv_3[6]  (
	.A(un6_clkdiv_cry_6_S),
	.B(un3_clkdivlto8_3_Z),
	.C(un3_clkdivlt8),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=8'hA8;
// @38:114
  CFG3 \ClkDiv_3[5]  (
	.A(un6_clkdiv_cry_5_S),
	.B(un3_clkdivlto8_3_Z),
	.C(un3_clkdivlt8),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=8'hA8;
// @38:114
  CFG3 \ClkDiv_3[4]  (
	.A(un6_clkdiv_cry_4_S),
	.B(un3_clkdivlto8_3_Z),
	.C(un3_clkdivlt8),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=8'hA8;
// @38:114
  CFG3 \ClkDiv_3[2]  (
	.A(un6_clkdiv_cry_2_S),
	.B(un3_clkdivlto8_3_Z),
	.C(un3_clkdivlt8),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=8'hA8;
// @46:1432
  CFG4 N_245_i (
	.A(DacSetpointReadAddressDac[0]),
	.B(DacSetpointReadAddressDac[1]),
	.C(m13_0_i_Z),
	.D(DacWriteNextState[10]),
	.Y(N_245_i_1z)
);
defparam N_245_i.INIT=16'h0D0A;
// @38:114
  CFG4 Mosi_i_7_i_m2 (
	.A(un3_clkdivlt8),
	.B(N_3467),
	.C(DacASetpointToWrite[23]),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_967)
);
defparam Mosi_i_7_i_m2.INIT=16'hF0E4;
// @46:1432
  CFG4 N_261_i (
	.A(m67_i_1_Z),
	.B(N_907),
	.C(DacSetpointReadAddressController[2]),
	.D(DacWriteNextState[11]),
	.Y(N_261_i_1z)
);
defparam N_261_i.INIT=16'h5551;
// @46:1432
  CFG4 un1_DacWriteNextState_34_i_0_a2_1_RNIIT981 (
	.A(nCsD_c[0]),
	.B(SpiRst_1),
	.C(N_287_i),
	.D(N_3296),
	.Y(N_2989_i)
);
defparam un1_DacWriteNextState_34_i_0_a2_1_RNIIT981.INIT=16'hC8FA;
// @46:1432
  CFG4 un1_DacWriteNextState_20_i_a3_0_a2_1_a2_RNIH5VV (
	.A(SpiRst_0),
	.B(nCsE_c[3]),
	.C(DacWriteNextState[1]),
	.D(N_287_i),
	.Y(N_3006_i)
);
defparam un1_DacWriteNextState_20_i_a3_0_a2_1_a2_RNIH5VV.INIT=16'hAF8C;
// @46:1432
  CFG4 un1_DacWriteNextState_56_i_0_a2_1_RNIQJR41 (
	.A(nCsE_c[2]),
	.B(SpiRst_0),
	.C(N_287_i),
	.D(N_3292),
	.Y(N_3000_i)
);
defparam un1_DacWriteNextState_56_i_0_a2_1_RNIQJR41.INIT=16'hC8FA;
// @46:1432
  CFG4 un1_DacWriteNextState_46_i_a2_1_RNI9QBV (
	.A(nCsE_c[1]),
	.B(SpiRst_0),
	.C(N_287_i),
	.D(N_3295),
	.Y(N_2994_i)
);
defparam un1_DacWriteNextState_46_i_a2_1_RNI9QBV.INIT=16'hC8FA;
// @46:1432
  CFG4 un1_DacWriteNextState_34_i_0_a2_1_RNIKBO71 (
	.A(nCsE_c[0]),
	.B(SpiRst_0),
	.C(N_287_i),
	.D(N_3296),
	.Y(N_2988_i)
);
defparam un1_DacWriteNextState_34_i_0_a2_1_RNIKBO71.INIT=16'hC8FA;
// @46:1432
  CFG4 un1_DacWriteNextState_20_i_a3_0_a2_1_a2_RNIJJDV (
	.A(SpiRst_2),
	.B(nCsF_c[3]),
	.C(DacWriteNextState[1]),
	.D(N_287_i),
	.Y(N_3003_i)
);
defparam un1_DacWriteNextState_20_i_a3_0_a2_1_a2_RNIJJDV.INIT=16'hAF8C;
// @46:1432
  CFG4 un1_DacWriteNextState_56_i_0_a2_1_RNIS1A41 (
	.A(nCsF_c[2]),
	.B(SpiRst_2),
	.C(N_287_i),
	.D(N_3292),
	.Y(N_2996_i)
);
defparam un1_DacWriteNextState_56_i_0_a2_1_RNIS1A41.INIT=16'hC8FA;
// @46:1432
  CFG4 un1_DacWriteNextState_46_i_a2_1_RNIB8QU (
	.A(nCsF_c[1]),
	.B(SpiRst_2),
	.C(N_287_i),
	.D(N_3295),
	.Y(N_2995_i)
);
defparam un1_DacWriteNextState_46_i_a2_1_RNIB8QU.INIT=16'hC8FA;
// @46:1432
  CFG4 un1_DacWriteNextState_34_i_0_a2_1_RNIMP671 (
	.A(nCsF_c[0]),
	.B(SpiRst_2),
	.C(N_287_i),
	.D(N_3296),
	.Y(N_2985_i)
);
defparam un1_DacWriteNextState_34_i_0_a2_1_RNIMP671.INIT=16'hC8FA;
// @46:1432
  CFG4 un1_DacWriteNextState_20_i_a3_0_a2_1_a2_RNI9D521 (
	.A(SpiRst),
	.B(nCsA_c[3]),
	.C(N_287_i),
	.D(DacWriteNextState[1]),
	.Y(N_3005_i)
);
defparam un1_DacWriteNextState_20_i_a3_0_a2_1_a2_RNI9D521.INIT=16'hA8FC;
// @46:1432
  CFG4 un1_DacWriteNextState_56_i_0_a2_1_RNIIR171 (
	.A(nCsA_c[2]),
	.B(SpiRst),
	.C(N_3292),
	.D(N_287_i),
	.Y(N_2998_i)
);
defparam un1_DacWriteNextState_56_i_0_a2_1_RNIIR171.INIT=16'hCF8A;
// @46:1432
  CFG4 un1_DacWriteNextState_46_i_a2_1_RNI12I11 (
	.A(nCsA_c[1]),
	.B(SpiRst),
	.C(N_3295),
	.D(N_287_i),
	.Y(N_200_i)
);
defparam un1_DacWriteNextState_46_i_a2_1_RNI12I11.INIT=16'hCF8A;
// @46:1432
  CFG4 un1_DacWriteNextState_34_i_0_a2_1_RNICJU91 (
	.A(nCsA_c[0]),
	.B(SpiRst),
	.C(N_3296),
	.D(N_287_i),
	.Y(N_2986_i)
);
defparam un1_DacWriteNextState_34_i_0_a2_1_RNICJU91.INIT=16'hCF8A;
// @46:1432
  CFG4 un1_DacWriteNextState_20_i_a3_0_a2_1_a2_RNIBRJ11 (
	.A(SpiRst_3),
	.B(nCsB_c[3]),
	.C(DacWriteNextState[1]),
	.D(N_287_i),
	.Y(N_3002_i)
);
defparam un1_DacWriteNextState_20_i_a3_0_a2_1_a2_RNIBRJ11.INIT=16'hAF8C;
// @46:1432
  CFG4 un1_DacWriteNextState_56_i_0_a2_1_RNIK9G61 (
	.A(nCsB_c[2]),
	.B(SpiRst_3),
	.C(N_287_i),
	.D(N_3292),
	.Y(N_2999_i)
);
defparam un1_DacWriteNextState_56_i_0_a2_1_RNIK9G61.INIT=16'hC8FA;
// @46:1432
  CFG4 un1_DacWriteNextState_46_i_a2_1_RNI3G011 (
	.A(nCsB_c[1]),
	.B(SpiRst_3),
	.C(N_287_i),
	.D(N_3295),
	.Y(N_2992_i)
);
defparam un1_DacWriteNextState_46_i_a2_1_RNI3G011.INIT=16'hC8FA;
// @46:1432
  CFG4 un1_DacWriteNextState_34_i_0_a2_1_RNIE1D91 (
	.A(nCsB_c[0]),
	.B(SpiRst_3),
	.C(N_287_i),
	.D(N_3296),
	.Y(N_2984_i)
);
defparam un1_DacWriteNextState_34_i_0_a2_1_RNIE1D91.INIT=16'hC8FA;
// @46:1432
  CFG4 un1_DacWriteNextState_20_i_a3_0_a2_1_a2_RNID92H (
	.A(SpiRst_4),
	.B(nCsC_c[3]),
	.C(DacWriteNextState[1]),
	.D(N_287_i),
	.Y(N_3004_i)
);
defparam un1_DacWriteNextState_20_i_a3_0_a2_1_a2_RNID92H.INIT=16'hAF8C;
// @46:1432
  CFG4 un1_DacWriteNextState_56_i_0_a2_1_RNIMNUL (
	.A(nCsC_c[2]),
	.B(SpiRst_4),
	.C(N_287_i),
	.D(N_3292),
	.Y(N_3001_i)
);
defparam un1_DacWriteNextState_56_i_0_a2_1_RNIMNUL.INIT=16'hC8FA;
// @46:1432
  CFG4 un1_DacWriteNextState_46_i_a2_1_RNI5UEG (
	.A(nCsC_c[1]),
	.B(SpiRst_4),
	.C(N_287_i),
	.D(N_3295),
	.Y(N_2991_i)
);
defparam un1_DacWriteNextState_46_i_a2_1_RNI5UEG.INIT=16'hC8FA;
// @46:1432
  CFG4 un1_DacWriteNextState_34_i_0_a2_1_RNIGFRO (
	.A(nCsC_c[0]),
	.B(SpiRst_4),
	.C(N_287_i),
	.D(N_3296),
	.Y(N_2987_i)
);
defparam un1_DacWriteNextState_34_i_0_a2_1_RNIGFRO.INIT=16'hC8FA;
// @46:1432
  CFG4 un1_DacWriteNextState_20_i_a3_0_a2_1_a2_RNIFNG01 (
	.A(SpiRst_1),
	.B(nCsD_c[3]),
	.C(DacWriteNextState[1]),
	.D(N_287_i),
	.Y(N_3007_i)
);
defparam un1_DacWriteNextState_20_i_a3_0_a2_1_a2_RNIFNG01.INIT=16'hAF8C;
// @46:1432
  CFG4 un1_DacWriteNextState_56_i_0_a2_1_RNIO5D51 (
	.A(nCsD_c[2]),
	.B(SpiRst_1),
	.C(N_287_i),
	.D(N_3292),
	.Y(N_2997_i)
);
defparam un1_DacWriteNextState_56_i_0_a2_1_RNIO5D51.INIT=16'hC8FA;
// @46:1432
  CFG4 un1_DacWriteNextState_46_i_a2_1_RNI7CTV (
	.A(nCsD_c[1]),
	.B(SpiRst_1),
	.C(N_287_i),
	.D(N_3295),
	.Y(N_2993_i)
);
defparam un1_DacWriteNextState_46_i_a2_1_RNI7CTV.INIT=16'hC8FA;
// @30:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(TP6_c),
	.B(N_1906),
	.C(N_921),
	.D(N_876),
	.Y(N_565)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=16'hCCEC;
// @46:1432
  CFG4 N_259_i (
	.A(N_923),
	.B(DacWriteNextState[11]),
	.C(N_1246),
	.D(N_1247),
	.Y(N_259_i_1z)
);
defparam N_259_i.INIT=16'h0002;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(SUM_0_o2_0[3]),
	.D(N_876),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=16'hAAA4;
// @38:89
  CFG3 \SpiBitPos_6_1.N_583_i  (
	.A(N_886),
	.B(SpiBitPos_Z[0]),
	.C(N_921),
	.Y(N_583_i)
);
defparam \SpiBitPos_6_1.N_583_i .INIT=8'h90;
// @38:89
  CFG3 Sck_i_RNO (
	.A(TP6_c),
	.B(N_921),
	.C(N_876),
	.Y(N_574_i)
);
defparam Sck_i_RNO.INIT=8'hA6;
// @38:89
  CFG4 \SpiBitPos_6_1.N_576_i  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(SUM_0_o2_0[3]),
	.D(N_876),
	.Y(N_576_i)
);
defparam \SpiBitPos_6_1.N_576_i .INIT=16'hCCC8;
// @38:89
  CFG4 \SpiBitPos_6_1.N_578_i  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_886),
	.D(N_921),
	.Y(N_578_i)
);
defparam \SpiBitPos_6_1.N_578_i .INIT=16'hA900;
// @38:89
  CFG4 \SpiBitPos_6_1.N_580_i  (
	.A(N_879),
	.B(N_886),
	.C(SpiBitPos_Z[2]),
	.D(N_910),
	.Y(N_580_i)
);
defparam \SpiBitPos_6_1.N_580_i .INIT=16'hE1E0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1 (
  DacASetpointToWrite,
  DacSetpointReadAddressController,
  DacSetpointReadedAddressDac,
  DacSetpoints_5_3,
  DacSetpoints_4_3,
  DacSetpoints_2_3,
  DacSetpoints_1_3,
  DacSetpoints_0_3,
  DacESetpointToWrite_0,
  DacSetpointReadAddressDac,
  DacSetpointReadedAddressDac_2,
  DacSetpointReadedAddressController_2,
  DacSetpoints_5_2,
  DacSetpoints_5_0,
  DacSetpoints_0_2,
  DacSetpoints_0_0,
  DacSetpoints_1_2,
  DacSetpoints_1_0,
  DacSetpoints_4_2,
  DacSetpoints_4_0,
  DacSetpoints_3_2,
  DacSetpoints_3_0,
  DacSetpoints_2_2,
  DacSetpoints_2_0,
  StateOut_13_0,
  DacSetpoints_5_1,
  un1_DacSetpoints_5_0_iv_0,
  DacSetpoints_4_1,
  un1_DacSetpoints_4_0_iv_0,
  DacSetpoints_2_1,
  un1_DacSetpoints_2_0_iv_0,
  DacSetpoints_1_1,
  un1_DacSetpoints_1_0_iv_0,
  DacSetpoints_3_1,
  DacSetpoints_3_3,
  un1_DacSetpoints_3_0_iv_0,
  DacSetpoints_0_1,
  un1_DacSetpoints_0_0_iv_0,
  DacWriteNextState,
  DacSetpointReadedAddressController,
  DacWriteNextState_ns_3,
  DacWriteNextState_ns_5,
  DacWriteNextState_ns_7,
  DacWriteNextState_ns_9,
  DacWriteNextState_ns_2,
  DacWriteNextState_ns_0,
  nCsE_c,
  nCsF_c,
  nCsA_c,
  nCsB_c,
  nCsC_c,
  nCsD_c,
  N_251_i,
  N_251_i_i,
  N_569_i_i,
  N_569_i_set,
  MosiA_c,
  N_565,
  TP6_c,
  DacBSetpointWritten,
  m7_1_a2,
  shot_i,
  un1_MasterReset_1_i,
  N_257_i,
  SpiRst_4,
  un1_rst_3_i,
  DacFSetpointWritten,
  DacESetpointWritten,
  DacDSetpointWritten,
  DacCSetpointWritten,
  N_288_i,
  N_287_i,
  DacSetpoints_2_3_1_sqmuxa,
  DacSetpoints_3_0_1_sqmuxa,
  DacSetpoints_3_1_1_sqmuxa,
  DacSetpoints_3_2_1_sqmuxa,
  DacSetpoints_3_3_1_sqmuxa,
  DacSetpoints_0_0_1_sqmuxa_1,
  DacSetpoints_0_1_1_sqmuxa,
  DacSetpoints_0_2_1_sqmuxa,
  DacSetpoints_0_3_1_sqmuxa,
  DacSetpoints_1_0_1_sqmuxa,
  DacSetpoints_1_1_1_sqmuxa,
  DacSetpoints_1_2_1_sqmuxa,
  DacSetpoints_1_3_1_sqmuxa,
  DacSetpoints_2_0_1_sqmuxa,
  DacSetpoints_2_1_1_sqmuxa,
  DacSetpoints_2_2_1_sqmuxa,
  N_93_mux_i,
  N_286_i,
  N_285_i,
  N_284_i,
  N_242,
  N_239,
  N_236,
  DacSetpoints_4_0_1_sqmuxa,
  DacSetpoints_4_1_1_sqmuxa,
  DacSetpoints_4_2_1_sqmuxa,
  DacSetpoints_4_3_1_sqmuxa,
  DacSetpoints_5_0_1_sqmuxa,
  DacSetpoints_5_1_1_sqmuxa,
  DacSetpoints_5_2_1_sqmuxa,
  DacSetpoints_5_3_1_sqmuxa,
  N_245_i,
  N_261_i,
  SpiRst_3,
  N_2989_i,
  N_3006_i,
  N_3000_i,
  N_2994_i,
  N_2988_i,
  SpiRst_2,
  N_3003_i,
  N_2996_i,
  N_2995_i,
  N_2985_i,
  N_3005_i,
  N_2998_i,
  N_200_i,
  N_2986_i,
  SpiRst_1,
  N_3002_i,
  N_2999_i,
  N_2992_i,
  N_2984_i,
  SpiRst_0,
  N_3004_i,
  N_3001_i,
  N_2991_i,
  N_2987_i,
  N_3007_i,
  N_2997_i,
  N_2993_i,
  N_259_i,
  TP7_c,
  SpiRst_1z,
  TP8_c,
  LastWriteDac_1z,
  N_867_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacASetpointToWrite ;
input [2:0] DacSetpointReadAddressController ;
input [1:0] DacSetpointReadedAddressDac ;
input [23:0] DacSetpoints_5_3 ;
input [23:0] DacSetpoints_4_3 ;
input [23:0] DacSetpoints_2_3 ;
input [23:0] DacSetpoints_1_3 ;
input [23:0] DacSetpoints_0_3 ;
input DacESetpointToWrite_0 ;
input [1:0] DacSetpointReadAddressDac ;
output [1:0] DacSetpointReadedAddressDac_2 ;
output [2:0] DacSetpointReadedAddressController_2 ;
input [23:0] DacSetpoints_5_2 ;
input [23:0] DacSetpoints_5_0 ;
input [23:0] DacSetpoints_0_2 ;
input [23:0] DacSetpoints_0_0 ;
input [23:0] DacSetpoints_1_2 ;
input [23:0] DacSetpoints_1_0 ;
input [23:0] DacSetpoints_4_2 ;
input [23:0] DacSetpoints_4_0 ;
input [23:0] DacSetpoints_3_2 ;
input [23:0] DacSetpoints_3_0 ;
input [23:0] DacSetpoints_2_2 ;
input [23:0] DacSetpoints_2_0 ;
output StateOut_13_0 ;
input [23:0] DacSetpoints_5_1 ;
output [23:0] un1_DacSetpoints_5_0_iv_0 ;
input [23:0] DacSetpoints_4_1 ;
output [23:0] un1_DacSetpoints_4_0_iv_0 ;
input [23:0] DacSetpoints_2_1 ;
output [23:0] un1_DacSetpoints_2_0_iv_0 ;
input [23:0] DacSetpoints_1_1 ;
output [23:0] un1_DacSetpoints_1_0_iv_0 ;
input [23:0] DacSetpoints_3_1 ;
input [23:0] DacSetpoints_3_3 ;
output [23:0] un1_DacSetpoints_3_0_iv_0 ;
input [23:0] DacSetpoints_0_1 ;
output [23:0] un1_DacSetpoints_0_0_iv_0 ;
input [11:0] DacWriteNextState ;
input [2:0] DacSetpointReadedAddressController ;
output DacWriteNextState_ns_3 ;
output DacWriteNextState_ns_5 ;
output DacWriteNextState_ns_7 ;
output DacWriteNextState_ns_9 ;
output DacWriteNextState_ns_2 ;
output DacWriteNextState_ns_0 ;
input [3:0] nCsE_c ;
input [3:0] nCsF_c ;
input [3:0] nCsA_c ;
input [3:0] nCsB_c ;
input [3:0] nCsC_c ;
input [3:0] nCsD_c ;
output N_251_i ;
output N_251_i_i ;
output N_569_i_i ;
input N_569_i_set ;
output MosiA_c ;
output N_565 ;
output TP6_c ;
input DacBSetpointWritten ;
output m7_1_a2 ;
input shot_i ;
output un1_MasterReset_1_i ;
output N_257_i ;
input SpiRst_4 ;
output un1_rst_3_i ;
input DacFSetpointWritten ;
input DacESetpointWritten ;
input DacDSetpointWritten ;
input DacCSetpointWritten ;
output N_288_i ;
output N_287_i ;
output DacSetpoints_2_3_1_sqmuxa ;
output DacSetpoints_3_0_1_sqmuxa ;
output DacSetpoints_3_1_1_sqmuxa ;
output DacSetpoints_3_2_1_sqmuxa ;
output DacSetpoints_3_3_1_sqmuxa ;
output DacSetpoints_0_0_1_sqmuxa_1 ;
output DacSetpoints_0_1_1_sqmuxa ;
output DacSetpoints_0_2_1_sqmuxa ;
output DacSetpoints_0_3_1_sqmuxa ;
output DacSetpoints_1_0_1_sqmuxa ;
output DacSetpoints_1_1_1_sqmuxa ;
output DacSetpoints_1_2_1_sqmuxa ;
output DacSetpoints_1_3_1_sqmuxa ;
output DacSetpoints_2_0_1_sqmuxa ;
output DacSetpoints_2_1_1_sqmuxa ;
output DacSetpoints_2_2_1_sqmuxa ;
output N_93_mux_i ;
output N_286_i ;
output N_285_i ;
output N_284_i ;
output N_242 ;
output N_239 ;
output N_236 ;
output DacSetpoints_4_0_1_sqmuxa ;
output DacSetpoints_4_1_1_sqmuxa ;
output DacSetpoints_4_2_1_sqmuxa ;
output DacSetpoints_4_3_1_sqmuxa ;
output DacSetpoints_5_0_1_sqmuxa ;
output DacSetpoints_5_1_1_sqmuxa ;
output DacSetpoints_5_2_1_sqmuxa ;
output DacSetpoints_5_3_1_sqmuxa ;
output N_245_i ;
output N_261_i ;
input SpiRst_3 ;
output N_2989_i ;
output N_3006_i ;
output N_3000_i ;
output N_2994_i ;
output N_2988_i ;
input SpiRst_2 ;
output N_3003_i ;
output N_2996_i ;
output N_2995_i ;
output N_2985_i ;
output N_3005_i ;
output N_2998_i ;
output N_200_i ;
output N_2986_i ;
input SpiRst_1 ;
output N_3002_i ;
output N_2999_i ;
output N_2992_i ;
output N_2984_i ;
input SpiRst_0 ;
output N_3004_i ;
output N_3001_i ;
output N_2991_i ;
output N_2987_i ;
output N_3007_i ;
output N_2997_i ;
output N_2993_i ;
output N_259_i ;
output TP7_c ;
output SpiRst_1z ;
input TP8_c ;
output LastWriteDac_1z ;
output N_867_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire DacESetpointToWrite_0 ;
wire StateOut_13_0 ;
wire DacWriteNextState_ns_3 ;
wire DacWriteNextState_ns_5 ;
wire DacWriteNextState_ns_7 ;
wire DacWriteNextState_ns_9 ;
wire DacWriteNextState_ns_2 ;
wire DacWriteNextState_ns_0 ;
wire N_251_i ;
wire N_251_i_i ;
wire N_569_i_i ;
wire N_569_i_set ;
wire MosiA_c ;
wire N_565 ;
wire TP6_c ;
wire DacBSetpointWritten ;
wire m7_1_a2 ;
wire shot_i ;
wire un1_MasterReset_1_i ;
wire N_257_i ;
wire SpiRst_4 ;
wire un1_rst_3_i ;
wire DacFSetpointWritten ;
wire DacESetpointWritten ;
wire DacDSetpointWritten ;
wire DacCSetpointWritten ;
wire N_288_i ;
wire N_287_i ;
wire DacSetpoints_2_3_1_sqmuxa ;
wire DacSetpoints_3_0_1_sqmuxa ;
wire DacSetpoints_3_1_1_sqmuxa ;
wire DacSetpoints_3_2_1_sqmuxa ;
wire DacSetpoints_3_3_1_sqmuxa ;
wire DacSetpoints_0_0_1_sqmuxa_1 ;
wire DacSetpoints_0_1_1_sqmuxa ;
wire DacSetpoints_0_2_1_sqmuxa ;
wire DacSetpoints_0_3_1_sqmuxa ;
wire DacSetpoints_1_0_1_sqmuxa ;
wire DacSetpoints_1_1_1_sqmuxa ;
wire DacSetpoints_1_2_1_sqmuxa ;
wire DacSetpoints_1_3_1_sqmuxa ;
wire DacSetpoints_2_0_1_sqmuxa ;
wire DacSetpoints_2_1_1_sqmuxa ;
wire DacSetpoints_2_2_1_sqmuxa ;
wire N_93_mux_i ;
wire N_286_i ;
wire N_285_i ;
wire N_284_i ;
wire N_242 ;
wire N_239 ;
wire N_236 ;
wire DacSetpoints_4_0_1_sqmuxa ;
wire DacSetpoints_4_1_1_sqmuxa ;
wire DacSetpoints_4_2_1_sqmuxa ;
wire DacSetpoints_4_3_1_sqmuxa ;
wire DacSetpoints_5_0_1_sqmuxa ;
wire DacSetpoints_5_1_1_sqmuxa ;
wire DacSetpoints_5_2_1_sqmuxa ;
wire DacSetpoints_5_3_1_sqmuxa ;
wire N_245_i ;
wire N_261_i ;
wire SpiRst_3 ;
wire N_2989_i ;
wire N_3006_i ;
wire N_3000_i ;
wire N_2994_i ;
wire N_2988_i ;
wire SpiRst_2 ;
wire N_3003_i ;
wire N_2996_i ;
wire N_2995_i ;
wire N_2985_i ;
wire N_3005_i ;
wire N_2998_i ;
wire N_200_i ;
wire N_2986_i ;
wire SpiRst_1 ;
wire N_3002_i ;
wire N_2999_i ;
wire N_2992_i ;
wire N_2984_i ;
wire SpiRst_0 ;
wire N_3004_i ;
wire N_3001_i ;
wire N_2991_i ;
wire N_2987_i ;
wire N_3007_i ;
wire N_2997_i ;
wire N_2993_i ;
wire N_259_i ;
wire TP7_c ;
wire SpiRst_1z ;
wire TP8_c ;
wire LastWriteDac_1z ;
wire N_867_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire N_471 ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire N_473_i ;
wire N_475_i ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:141
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_867_i_i),
	.EN(N_471),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIQJT9 (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIQJT9_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIQJT9_0.INIT=2'h1;
// @45:141
  SLE LastWriteDac (
	.Q(LastWriteDac_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(TP8_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(N_473_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_867_i_i),
	.EN(N_471),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE TransferComplete (
	.Q(TP7_c),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_475_i),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  CFG2 LastWriteDac_RNI8HMQ (
	.A(TP8_c),
	.B(LastWriteDac_1z),
	.Y(N_867_i_i)
);
defparam LastWriteDac_RNI8HMQ.INIT=4'h9;
// @38:89
  CFG4 \un1_spirst2_i_0[0]  (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(N_471)
);
defparam \un1_spirst2_i_0[0] .INIT=16'h4F04;
// @45:141
  CFG4 LastSpiXferComplete_RNO (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(N_473_i)
);
defparam LastSpiXferComplete_RNO.INIT=16'h6006;
// @45:141
  CFG4 TransferComplete_RNO (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(N_475_i)
);
defparam TransferComplete_RNO.INIT=16'h4004;
// @45:141
  CFG4 TransferComplete_RNO_0 (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO_0.INIT=16'h40FF;
// @45:112
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 Spi (
	.nCsD_c(nCsD_c[3:0]),
	.nCsC_c(nCsC_c[3:0]),
	.nCsB_c(nCsB_c[3:0]),
	.nCsA_c(nCsA_c[3:0]),
	.nCsF_c(nCsF_c[3:0]),
	.nCsE_c(nCsE_c[3:0]),
	.DacWriteNextState_ns_3(DacWriteNextState_ns_3),
	.DacWriteNextState_ns_5(DacWriteNextState_ns_5),
	.DacWriteNextState_ns_7(DacWriteNextState_ns_7),
	.DacWriteNextState_ns_9(DacWriteNextState_ns_9),
	.DacWriteNextState_ns_2(DacWriteNextState_ns_2),
	.DacWriteNextState_ns_0(DacWriteNextState_ns_0),
	.DacSetpointReadedAddressController(DacSetpointReadedAddressController[2:0]),
	.DacWriteNextState(DacWriteNextState[11:0]),
	.un1_DacSetpoints_0_0_iv_0(un1_DacSetpoints_0_0_iv_0[23:0]),
	.DacSetpoints_0_1(DacSetpoints_0_1[23:0]),
	.un1_DacSetpoints_3_0_iv_0(un1_DacSetpoints_3_0_iv_0[23:0]),
	.DacSetpoints_3_3(DacSetpoints_3_3[23:0]),
	.DacSetpoints_3_1(DacSetpoints_3_1[23:0]),
	.un1_DacSetpoints_1_0_iv_0(un1_DacSetpoints_1_0_iv_0[23:0]),
	.DacSetpoints_1_1(DacSetpoints_1_1[23:0]),
	.un1_DacSetpoints_2_0_iv_0(un1_DacSetpoints_2_0_iv_0[23:0]),
	.DacSetpoints_2_1(DacSetpoints_2_1[23:0]),
	.un1_DacSetpoints_4_0_iv_0(un1_DacSetpoints_4_0_iv_0[23:0]),
	.DacSetpoints_4_1(DacSetpoints_4_1[23:0]),
	.un1_DacSetpoints_5_0_iv_0(un1_DacSetpoints_5_0_iv_0[23:0]),
	.DacSetpoints_5_1(DacSetpoints_5_1[23:0]),
	.StateOut_13_0(StateOut_13_0),
	.DacSetpoints_2_0(DacSetpoints_2_0[23:0]),
	.DacSetpoints_2_2(DacSetpoints_2_2[23:0]),
	.DacSetpoints_3_0(DacSetpoints_3_0[23:0]),
	.DacSetpoints_3_2(DacSetpoints_3_2[23:0]),
	.DacSetpoints_4_0(DacSetpoints_4_0[23:0]),
	.DacSetpoints_4_2(DacSetpoints_4_2[23:0]),
	.DacSetpoints_1_0(DacSetpoints_1_0[23:0]),
	.DacSetpoints_1_2(DacSetpoints_1_2[23:0]),
	.DacSetpoints_0_0(DacSetpoints_0_0[23:0]),
	.DacSetpoints_0_2(DacSetpoints_0_2[23:0]),
	.DacSetpoints_5_0(DacSetpoints_5_0[23:0]),
	.DacSetpoints_5_2(DacSetpoints_5_2[23:0]),
	.DacSetpointReadedAddressController_2(DacSetpointReadedAddressController_2[2:0]),
	.DacSetpointReadedAddressDac_2(DacSetpointReadedAddressDac_2[1:0]),
	.DacSetpointReadAddressDac(DacSetpointReadAddressDac[1:0]),
	.DacESetpointToWrite_0(DacESetpointToWrite_0),
	.DacSetpoints_0_3(DacSetpoints_0_3[23:0]),
	.DacSetpoints_1_3(DacSetpoints_1_3[23:0]),
	.DacSetpoints_2_3(DacSetpoints_2_3[23:0]),
	.DacSetpoints_4_3(DacSetpoints_4_3[23:0]),
	.DacSetpoints_5_3(DacSetpoints_5_3[23:0]),
	.DacSetpointReadedAddressDac(DacSetpointReadedAddressDac[1:0]),
	.DacSetpointReadAddressController(DacSetpointReadAddressController[2:0]),
	.DacASetpointToWrite(DacASetpointToWrite[23:0]),
	.N_259_i_1z(N_259_i),
	.N_2993_i(N_2993_i),
	.N_2997_i(N_2997_i),
	.N_3007_i(N_3007_i),
	.N_2987_i(N_2987_i),
	.N_2991_i(N_2991_i),
	.N_3001_i(N_3001_i),
	.N_3004_i(N_3004_i),
	.SpiRst_4(SpiRst_0),
	.N_2984_i(N_2984_i),
	.N_2992_i(N_2992_i),
	.N_2999_i(N_2999_i),
	.N_3002_i(N_3002_i),
	.SpiRst_3(SpiRst_1),
	.N_2986_i(N_2986_i),
	.N_200_i(N_200_i),
	.N_2998_i(N_2998_i),
	.N_3005_i(N_3005_i),
	.N_2985_i(N_2985_i),
	.N_2995_i(N_2995_i),
	.N_2996_i(N_2996_i),
	.N_3003_i(N_3003_i),
	.SpiRst_2(SpiRst_2),
	.N_2988_i(N_2988_i),
	.N_2994_i(N_2994_i),
	.N_3000_i(N_3000_i),
	.N_3006_i(N_3006_i),
	.N_2989_i(N_2989_i),
	.SpiRst_1(SpiRst_3),
	.N_261_i_1z(N_261_i),
	.N_245_i_1z(N_245_i),
	.DacSetpoints_5_3_1_sqmuxa(DacSetpoints_5_3_1_sqmuxa),
	.DacSetpoints_5_2_1_sqmuxa(DacSetpoints_5_2_1_sqmuxa),
	.DacSetpoints_5_1_1_sqmuxa(DacSetpoints_5_1_1_sqmuxa),
	.DacSetpoints_5_0_1_sqmuxa(DacSetpoints_5_0_1_sqmuxa),
	.DacSetpoints_4_3_1_sqmuxa(DacSetpoints_4_3_1_sqmuxa),
	.DacSetpoints_4_2_1_sqmuxa(DacSetpoints_4_2_1_sqmuxa),
	.DacSetpoints_4_1_1_sqmuxa(DacSetpoints_4_1_1_sqmuxa),
	.DacSetpoints_4_0_1_sqmuxa(DacSetpoints_4_0_1_sqmuxa),
	.N_236(N_236),
	.N_239(N_239),
	.N_242(N_242),
	.N_284_i(N_284_i),
	.N_285_i(N_285_i),
	.N_286_i(N_286_i),
	.N_93_mux_i_1z(N_93_mux_i),
	.DacSetpoints_2_2_1_sqmuxa(DacSetpoints_2_2_1_sqmuxa),
	.DacSetpoints_2_1_1_sqmuxa(DacSetpoints_2_1_1_sqmuxa),
	.DacSetpoints_2_0_1_sqmuxa(DacSetpoints_2_0_1_sqmuxa),
	.DacSetpoints_1_3_1_sqmuxa(DacSetpoints_1_3_1_sqmuxa),
	.DacSetpoints_1_2_1_sqmuxa(DacSetpoints_1_2_1_sqmuxa),
	.DacSetpoints_1_1_1_sqmuxa(DacSetpoints_1_1_1_sqmuxa),
	.DacSetpoints_1_0_1_sqmuxa(DacSetpoints_1_0_1_sqmuxa),
	.DacSetpoints_0_3_1_sqmuxa(DacSetpoints_0_3_1_sqmuxa),
	.DacSetpoints_0_2_1_sqmuxa(DacSetpoints_0_2_1_sqmuxa),
	.DacSetpoints_0_1_1_sqmuxa(DacSetpoints_0_1_1_sqmuxa),
	.DacSetpoints_0_0_1_sqmuxa_1(DacSetpoints_0_0_1_sqmuxa_1),
	.DacSetpoints_3_3_1_sqmuxa(DacSetpoints_3_3_1_sqmuxa),
	.DacSetpoints_3_2_1_sqmuxa(DacSetpoints_3_2_1_sqmuxa),
	.DacSetpoints_3_1_1_sqmuxa(DacSetpoints_3_1_1_sqmuxa),
	.DacSetpoints_3_0_1_sqmuxa(DacSetpoints_3_0_1_sqmuxa),
	.DacSetpoints_2_3_1_sqmuxa(DacSetpoints_2_3_1_sqmuxa),
	.N_287_i(N_287_i),
	.N_288_i_1z(N_288_i),
	.DacCSetpointWritten(DacCSetpointWritten),
	.DacDSetpointWritten(DacDSetpointWritten),
	.DacESetpointWritten(DacESetpointWritten),
	.DacFSetpointWritten(DacFSetpointWritten),
	.un1_rst_3_i_0(un1_rst_3_i),
	.SpiRst_0(SpiRst_4),
	.SpiRst(SpiRst_1z),
	.N_257_i_1z(N_257_i),
	.un1_MasterReset_1_i(un1_MasterReset_1_i),
	.shot_i(shot_i),
	.m7_1_a2_1z(m7_1_a2),
	.TP7_c(TP7_c),
	.DacBSetpointWritten(DacBSetpointWritten),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.TP6_c(TP6_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.N_565(N_565),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiA_c(MosiA_c),
	.N_569_i_set(N_569_i_set),
	.N_569_i_i(N_569_i_i),
	.N_251_i_i(N_251_i_i),
	.N_251_i_1z(N_251_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 (
  DacBSetpointToWrite,
  SpiRst,
  SpiXferCompleteOut,
  SckB_c,
  SpiRst_arst_i,
  N_548,
  FCCC_C0_0_GL0,
  MosiB_c,
  N_3010_i_set,
  N_3010_i_i
)
;
input [23:0] DacBSetpointToWrite ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckB_c ;
input SpiRst_arst_i ;
output N_548 ;
input FCCC_C0_0_GL0 ;
output MosiB_c ;
input N_3010_i_set ;
output N_3010_i_i ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckB_c ;
wire SpiRst_arst_i ;
wire N_548 ;
wire FCCC_C0_0_GL0 ;
wire MosiB_c ;
wire N_3010_i_set ;
wire N_3010_i_i ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:3] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [3:3] SUM_0_o2_0;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_3010_i_Z ;
wire un1_rst_3_rs_0 ;
wire MosiB_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire N_966 ;
wire GND ;
wire N_558_i ;
wire N_563_i ;
wire N_554_i ;
wire XferComplete_ice_0 ;
wire N_556_i ;
wire N_560_i ;
wire un6_clkdiv_cry_3_S_0 ;
wire un6_clkdiv_cry_1_S_0 ;
wire un6_clkdiv_s_1_286_FCO ;
wire un6_clkdiv_s_1_286_S ;
wire un6_clkdiv_s_1_286_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_0 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_0 ;
wire un6_clkdiv_cry_2_Y_0 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_0 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_0 ;
wire un6_clkdiv_cry_4_Y_0 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_0 ;
wire un6_clkdiv_cry_5_Y_0 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_0 ;
wire un6_clkdiv_cry_6_Y_0 ;
wire un6_clkdiv_s_8_FCO_0 ;
wire un6_clkdiv_s_8_S_0 ;
wire un6_clkdiv_s_8_Y_0 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_0 ;
wire un6_clkdiv_cry_7_Y_0 ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S_0 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y_0 ;
wire N_1067 ;
wire N_1068 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_wmux_S_0 ;
wire N_1061 ;
wire N_1064 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S_2 ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_wmux_S_2 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO_3 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S_3 ;
wire N_1077 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S_3 ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S_3 ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S_3 ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_wmux_S_3 ;
wire un3_clkdivlt8 ;
wire un3_clkdivlto8_3_Z ;
wire N_887 ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_1 ;
wire Mosi_i_3_21_i_m2_1_2 ;
wire N_1082 ;
wire un3_clkdivlto8_1_Z ;
wire N_880 ;
wire N_911 ;
wire N_1067_1 ;
wire N_1061_2 ;
wire N_920 ;
wire N_1898 ;
wire N_875 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIK4F (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIK4F.INIT=2'h1;
  CFG1 N_3010_i_i_0 (
	.A(N_3010_i_Z),
	.Y(N_3010_i_i)
);
defparam N_3010_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNI6A7J (
	.A(N_3010_i_set),
	.B(un1_rst_3_rs_0),
	.C(MosiB_crs),
	.Y(MosiB_c)
);
defparam Mosi_i_RNI6A7J.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiB_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_966),
	.EN(N_548),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_3010_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_558_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_563_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckB_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_554_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_556_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_560_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_286 (
	.FCO(un6_clkdiv_s_1_286_FCO),
	.S(un6_clkdiv_s_1_286_S),
	.Y(un6_clkdiv_s_1_286_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_286.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_0),
	.Y(un6_clkdiv_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_286_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_0),
	.Y(un6_clkdiv_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_0),
	.Y(un6_clkdiv_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_0),
	.Y(un6_clkdiv_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_0),
	.Y(un6_clkdiv_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_0),
	.Y(un6_clkdiv_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_0),
	.S(un6_clkdiv_s_8_S_0),
	.Y(un6_clkdiv_s_8_Y_0),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_0),
	.Y(un6_clkdiv_cry_7_Y_0),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S_0),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[3]),
	.C(N_1067),
	.D(N_1068),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_wmux_S_0),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_1061),
	.D(N_1064),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S_2),
	.Y(N_1064),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_wmux_S_2),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO_3),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S_3),
	.Y(N_1077),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S_3),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S_3),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S_3),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_wmux_S_3),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(SckB_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdivlt8),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_887)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=16'hFFFE;
// @38:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_1077),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_1)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_2),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_1),
	.Y(N_1082)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_2)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @38:114
  CFG2 un3_clkdivlto8_1 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[7]),
	.Y(un3_clkdivlto8_1_Z)
);
defparam un3_clkdivlto8_1.INIT=4'h7;
// @38:89
  CFG2 un1_rst_3_0_a3_0_a2 (
	.A(DacBSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a3_0_a2.INIT=4'hB;
// @30:47
  CFG2 \un1_Mosi_i_0_sqmuxa_1_i_o2_2[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_880)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2_2[0] .INIT=4'hE;
// @30:47
  CFG2 \un1_Mosi_i_0_sqmuxa_1_i_o2_1[0]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.Y(N_911)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2_1[0] .INIT=4'hE;
// @38:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_1068)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @45:112
  CFG2 N_3010_i (
	.A(DacBSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_3010_i_Z)
);
defparam N_3010_i.INIT=4'h8;
// @38:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1067_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1061_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2_0_0[3]  (
	.A(N_880),
	.B(SckB_c),
	.C(SpiBitPos_Z[2]),
	.Y(SUM_0_o2_0[3])
);
defparam \SpiBitPos_6_1.SUM_0_o2_0_0[3] .INIT=8'hFE;
// @30:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0]  (
	.A(SpiBitPos_Z[2]),
	.B(N_880),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0] .INIT=16'h1000;
// @38:114
  CFG4 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[4]),
	.B(un3_clkdivlto8_1_Z),
	.C(ClkDiv_Z[8]),
	.D(ClkDiv_Z[5]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=16'hDFFF;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_o2[0]  (
	.A(N_880),
	.B(SpiBitPos_Z[2]),
	.C(N_911),
	.Y(N_920)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2[0] .INIT=8'hFE;
// @38:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_1067_1),
	.Y(N_1067)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_1061_2),
	.Y(N_1061)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @38:89
  CFG4 XferComplete_ice (
	.A(un3_clkdivlto8_3_Z),
	.B(SckB_c),
	.C(N_920),
	.D(un3_clkdivlt8),
	.Y(XferComplete_ice_0)
);
defparam XferComplete_ice.INIT=16'h0004;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_a2_0[0]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un3_clkdivlt8),
	.C(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1_Z[0]),
	.Y(N_1898)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2_0[0] .INIT=8'hE0;
// @38:89
  CFG3 Sck_i_0_i_o2 (
	.A(SpiXferCompleteOut),
	.B(un3_clkdivlto8_3_Z),
	.C(un3_clkdivlt8),
	.Y(N_875)
);
defparam Sck_i_0_i_o2.INIT=8'hFE;
// @38:114
  CFG3 \ClkDiv_3[8]  (
	.A(un6_clkdiv_s_8_S_0),
	.B(un3_clkdivlto8_3_Z),
	.C(un3_clkdivlt8),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=8'hA8;
// @38:114
  CFG3 \ClkDiv_3[7]  (
	.A(un6_clkdiv_cry_7_S_0),
	.B(un3_clkdivlto8_3_Z),
	.C(un3_clkdivlt8),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=8'hA8;
// @38:114
  CFG3 \ClkDiv_3[6]  (
	.A(un6_clkdiv_cry_6_S_0),
	.B(un3_clkdivlto8_3_Z),
	.C(un3_clkdivlt8),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=8'hA8;
// @38:114
  CFG3 \ClkDiv_3[5]  (
	.A(un6_clkdiv_cry_5_S_0),
	.B(un3_clkdivlto8_3_Z),
	.C(un3_clkdivlt8),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=8'hA8;
// @38:114
  CFG3 \ClkDiv_3[4]  (
	.A(un6_clkdiv_cry_4_S_0),
	.B(un3_clkdivlto8_3_Z),
	.C(un3_clkdivlt8),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=8'hA8;
// @38:114
  CFG3 \ClkDiv_3[2]  (
	.A(un6_clkdiv_cry_2_S_0),
	.B(un3_clkdivlto8_3_Z),
	.C(un3_clkdivlt8),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=8'hA8;
// @38:114
  CFG4 Mosi_i_7_i_m2 (
	.A(un3_clkdivlt8),
	.B(N_1082),
	.C(DacBSetpointToWrite[23]),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_966)
);
defparam Mosi_i_7_i_m2.INIT=16'hF0E4;
// @30:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(SckB_c),
	.B(N_1898),
	.C(N_920),
	.D(N_875),
	.Y(N_548)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=16'hCCEC;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(SUM_0_o2_0[3]),
	.D(N_875),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=16'hAAA4;
// @38:89
  CFG3 \SpiBitPos_6_1.N_563_i  (
	.A(N_887),
	.B(SpiBitPos_Z[0]),
	.C(N_920),
	.Y(N_563_i)
);
defparam \SpiBitPos_6_1.N_563_i .INIT=8'h90;
// @38:89
  CFG3 Sck_i_RNO (
	.A(SckB_c),
	.B(N_920),
	.C(N_875),
	.Y(N_554_i)
);
defparam Sck_i_RNO.INIT=8'hA6;
// @38:89
  CFG4 \SpiBitPos_6_1.N_556_i  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(SUM_0_o2_0[3]),
	.D(N_875),
	.Y(N_556_i)
);
defparam \SpiBitPos_6_1.N_556_i .INIT=16'hCCC8;
// @38:89
  CFG4 \SpiBitPos_6_1.N_558_i  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_887),
	.D(N_920),
	.Y(N_558_i)
);
defparam \SpiBitPos_6_1.N_558_i .INIT=16'hA900;
// @38:89
  CFG4 \SpiBitPos_6_1.N_560_i  (
	.A(N_880),
	.B(N_887),
	.C(SpiBitPos_Z[2]),
	.D(N_911),
	.Y(N_560_i)
);
defparam \SpiBitPos_6_1.N_560_i .INIT=16'hE1E0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_5 (
  DacBSetpointToWrite,
  N_3010_i_i,
  N_3010_i_set,
  MosiB_c,
  N_548,
  SckB_c,
  TP8_c,
  LastWriteDac,
  DacBSetpointWritten,
  SpiRst_1z,
  N_867_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacBSetpointToWrite ;
output N_3010_i_i ;
input N_3010_i_set ;
output MosiB_c ;
output N_548 ;
output SckB_c ;
input TP8_c ;
input LastWriteDac ;
output DacBSetpointWritten ;
output SpiRst_1z ;
input N_867_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire N_3010_i_i ;
wire N_3010_i_set ;
wire MosiB_c ;
wire N_548 ;
wire SckB_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacBSetpointWritten ;
wire SpiRst_1z ;
wire N_867_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire N_478 ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire N_590_i ;
wire N_480_i ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:141
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_867_i_i),
	.EN(N_478),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIR0CA (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIR0CA_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIR0CA_0.INIT=2'h1;
// @45:141
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(N_590_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_867_i_i),
	.EN(N_478),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE TransferComplete (
	.Q(DacBSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_480_i),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  CFG4 \un1_spirst2_i_0[0]  (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_478)
);
defparam \un1_spirst2_i_0[0] .INIT=16'h4D44;
// @45:141
  CFG4 LastSpiXferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_590_i)
);
defparam LastSpiXferComplete_RNO.INIT=16'h0990;
// @45:141
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_480_i)
);
defparam TransferComplete_RNO.INIT=16'h0900;
// @45:141
  CFG4 TransferComplete_RNO_0 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO_0.INIT=16'h3B33;
// @45:112
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 Spi (
	.DacBSetpointToWrite(DacBSetpointToWrite[23:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckB_c(SckB_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.N_548(N_548),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiB_c(MosiB_c),
	.N_3010_i_set(N_3010_i_set),
	.N_3010_i_i(N_3010_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_5 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 (
  DacCSetpointToWrite,
  SpiRst,
  SpiXferCompleteOut,
  SckC_c,
  SpiRst_arst_i,
  N_531,
  FCCC_C0_0_GL0,
  MosiC_c,
  N_3257_i_set,
  N_3257_i_i
)
;
input [23:0] DacCSetpointToWrite ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckC_c ;
input SpiRst_arst_i ;
output N_531 ;
input FCCC_C0_0_GL0 ;
output MosiC_c ;
input N_3257_i_set ;
output N_3257_i_i ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckC_c ;
wire SpiRst_arst_i ;
wire N_531 ;
wire FCCC_C0_0_GL0 ;
wire MosiC_c ;
wire N_3257_i_set ;
wire N_3257_i_i ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:3] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_a2_0_1;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_3257_i_Z ;
wire un1_rst_3_rs_1 ;
wire MosiC_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire N_965 ;
wire GND ;
wire N_541_i ;
wire N_546_i ;
wire N_537_i ;
wire XferComplete_ice_1 ;
wire N_539_i ;
wire N_543_i ;
wire un6_clkdiv_cry_3_S_1 ;
wire un6_clkdiv_cry_1_S_1 ;
wire un6_clkdiv_s_1_287_FCO ;
wire un6_clkdiv_s_1_287_S ;
wire un6_clkdiv_s_1_287_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_1 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_1 ;
wire un6_clkdiv_cry_2_Y_1 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_1 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_1 ;
wire un6_clkdiv_cry_4_Y_1 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_1 ;
wire un6_clkdiv_cry_5_Y_1 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_1 ;
wire un6_clkdiv_cry_6_Y_1 ;
wire un6_clkdiv_s_8_FCO_1 ;
wire un6_clkdiv_s_8_S_1 ;
wire un6_clkdiv_s_8_Y_1 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_1 ;
wire un6_clkdiv_cry_7_Y_1 ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S_1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y_1 ;
wire N_1044 ;
wire N_1045 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_wmux_S_1 ;
wire N_1038 ;
wire N_1041 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S_1 ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_wmux_S_1 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO_2 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S_2 ;
wire N_1054 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S_2 ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S_2 ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S_2 ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_wmux_S_2 ;
wire un3_clkdivlto8_3_1_Z ;
wire un3_clkdivlto8_3_Z ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_2 ;
wire Mosi_i_3_21_i_m2_1_4 ;
wire N_1059 ;
wire un3_clkdivlto8_0_0_Z ;
wire Sck_i_0_i_o2_1_Z ;
wire N_895 ;
wire N_1044_1 ;
wire N_1038_2 ;
wire N_919 ;
wire N_1889 ;
wire N_888 ;
wire N_1118 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNILS31 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNILS31.INIT=2'h1;
  CFG1 N_3257_i_i_0 (
	.A(N_3257_i_Z),
	.Y(N_3257_i_i)
);
defparam N_3257_i_i_0.INIT=2'h1;
  CFG3 un1_rst_3_rs_RNIL0PH (
	.A(N_3257_i_set),
	.B(un1_rst_3_rs_1),
	.C(MosiC_crs),
	.Y(MosiC_c)
);
defparam un1_rst_3_rs_RNIL0PH.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiC_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_965),
	.EN(N_531),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_1),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_3257_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_541_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_546_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckC_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_537_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_539_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_543_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_287 (
	.FCO(un6_clkdiv_s_1_287_FCO),
	.S(un6_clkdiv_s_1_287_S),
	.Y(un6_clkdiv_s_1_287_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_287.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_1),
	.Y(un6_clkdiv_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_287_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_1),
	.Y(un6_clkdiv_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_1),
	.Y(un6_clkdiv_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_1),
	.Y(un6_clkdiv_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_1),
	.Y(un6_clkdiv_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_1),
	.Y(un6_clkdiv_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_1),
	.S(un6_clkdiv_s_8_S_1),
	.Y(un6_clkdiv_s_8_Y_1),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_1),
	.Y(un6_clkdiv_cry_7_Y_1),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S_1),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[3]),
	.C(N_1044),
	.D(N_1045),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_wmux_S_1),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_1038),
	.D(N_1041),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S_1),
	.Y(N_1041),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_wmux_S_1),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO_2),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S_2),
	.Y(N_1054),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S_2),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S_2),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S_2),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_wmux_S_2),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @38:114
  CFG4 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[3]),
	.B(un3_clkdivlto8_3_1_Z),
	.C(ClkDiv_Z[8]),
	.D(ClkDiv_Z[7]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=16'h4FFF;
// @38:114
  CFG3 un3_clkdivlto8_3_1 (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_Z[0]),
	.Y(un3_clkdivlto8_3_1_Z)
);
defparam un3_clkdivlto8_3_1.INIT=8'h15;
// @38:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_1054),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_2)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_4),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_2),
	.Y(N_1059)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_4)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @38:89
  CFG2 un1_rst_3_0_a2 (
	.A(DacCSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a2.INIT=4'hB;
// @38:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_1045)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @38:114
  CFG3 un3_clkdivlto8_0_0 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_0_0_Z)
);
defparam un3_clkdivlto8_0_0.INIT=8'h7F;
// @38:89
  CFG4 Sck_i_0_i_o2_1 (
	.A(ClkDiv_Z[4]),
	.B(SpiXferCompleteOut),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(Sck_i_0_i_o2_1_Z)
);
defparam Sck_i_0_i_o2_1.INIT=16'hDFFF;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_o2_0[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.Y(N_895)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2_0[0] .INIT=8'hFE;
// @45:112
  CFG2 N_3257_i (
	.A(DacCSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_3257_i_Z)
);
defparam N_3257_i.INIT=4'h8;
// @38:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1044_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1038_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_a2_0_2[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_895),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2_0_2[0] .INIT=8'h08;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_o2[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_895),
	.Y(N_919)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2[0] .INIT=8'hFE;
// @38:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_1044_1),
	.Y(N_1044)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_1038_2),
	.Y(N_1038)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @38:89
  CFG4 XferComplete_ice (
	.A(un3_clkdivlto8_3_Z),
	.B(N_919),
	.C(SckC_c),
	.D(un3_clkdivlto8_0_0_Z),
	.Y(XferComplete_ice_1)
);
defparam XferComplete_ice.INIT=16'h0010;
// @30:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_a2[0]  (
	.A(un3_clkdivlto8_3_Z),
	.B(N_919),
	.C(SckC_c),
	.D(Sck_i_0_i_o2_1_Z),
	.Y(N_1889)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2[0] .INIT=16'h0040;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(un3_clkdivlto8_3_Z),
	.B(SckC_c),
	.C(Sck_i_0_i_o2_1_Z),
	.Y(N_888)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=8'hFE;
// @38:114
  CFG3 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_s_8_S_1),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_7_S_1),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_6_S_1),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_5_S_1),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_4_S_1),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_2_S_1),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=8'hC8;
// @38:114
  CFG4 Mosi_i_7_i_m2 (
	.A(un3_clkdivlto8_0_0_Z),
	.B(DacCSetpointToWrite[23]),
	.C(N_1059),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_965)
);
defparam Mosi_i_7_i_m2.INIT=16'hCCD8;
// @30:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0]),
	.B(N_1889),
	.C(un3_clkdivlto8_0_0_Z),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_531)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=16'hEEEC;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM_i_o2[2]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_888),
	.Y(N_1118)
);
defparam \SpiBitPos_6_1.SUM_i_o2[2] .INIT=8'hFE;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_888),
	.D(N_895),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=16'hCCC2;
// @38:89
  CFG3 \SpiBitPos_6_1.N_546_i  (
	.A(N_888),
	.B(SpiBitPos_Z[0]),
	.C(N_919),
	.Y(N_546_i)
);
defparam \SpiBitPos_6_1.N_546_i .INIT=8'h90;
// @38:89
  CFG4 Sck_i_RNO (
	.A(un3_clkdivlto8_3_Z),
	.B(N_919),
	.C(SckC_c),
	.D(Sck_i_0_i_o2_1_Z),
	.Y(N_537_i)
);
defparam Sck_i_RNO.INIT=16'hF0B4;
// @38:89
  CFG4 \SpiBitPos_6_1.N_541_i  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_888),
	.D(N_919),
	.Y(N_541_i)
);
defparam \SpiBitPos_6_1.N_541_i .INIT=16'hA900;
// @38:89
  CFG4 \SpiBitPos_6_1.N_539_i  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_888),
	.D(N_895),
	.Y(N_539_i)
);
defparam \SpiBitPos_6_1.N_539_i .INIT=16'hAAA8;
// @38:89
  CFG4 \SpiBitPos_6_1.N_543_i  (
	.A(SpiBitPos_Z[2]),
	.B(N_1118),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_543_i)
);
defparam \SpiBitPos_6_1.N_543_i .INIT=16'h9998;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_6 (
  DacCSetpointToWrite,
  N_3257_i_i,
  N_3257_i_set,
  MosiC_c,
  N_531,
  SckC_c,
  TP8_c,
  LastWriteDac,
  DacCSetpointWritten,
  SpiRst_1z,
  N_867_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacCSetpointToWrite ;
output N_3257_i_i ;
input N_3257_i_set ;
output MosiC_c ;
output N_531 ;
output SckC_c ;
input TP8_c ;
input LastWriteDac ;
output DacCSetpointWritten ;
output SpiRst_1z ;
input N_867_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire N_3257_i_i ;
wire N_3257_i_set ;
wire MosiC_c ;
wire N_531 ;
wire SckC_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacCSetpointWritten ;
wire SpiRst_1z ;
wire N_867_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire N_482 ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire N_588_i ;
wire N_484_i ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:141
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_867_i_i),
	.EN(N_482),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNISDQA (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNISDQA_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNISDQA_0.INIT=2'h1;
// @45:141
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(N_588_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_867_i_i),
	.EN(N_482),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE TransferComplete (
	.Q(DacCSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_484_i),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  CFG4 \un1_spirst2_i_0[0]  (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_482)
);
defparam \un1_spirst2_i_0[0] .INIT=16'h4D44;
// @45:141
  CFG4 LastSpiXferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_588_i)
);
defparam LastSpiXferComplete_RNO.INIT=16'h0990;
// @45:141
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_484_i)
);
defparam TransferComplete_RNO.INIT=16'h0900;
// @45:141
  CFG4 TransferComplete_RNO_0 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO_0.INIT=16'h3B33;
// @45:112
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 Spi (
	.DacCSetpointToWrite(DacCSetpointToWrite[23:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckC_c(SckC_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.N_531(N_531),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiC_c(MosiC_c),
	.N_3257_i_set(N_3257_i_set),
	.N_3257_i_i(N_3257_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_6 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 (
  DacDSetpointToWrite,
  SpiRst,
  SpiXferCompleteOut,
  SckD_c,
  SpiRst_arst_i,
  N_514,
  FCCC_C0_0_GL0,
  MosiD_c,
  N_3009_i_set,
  N_3009_i_i
)
;
input [23:0] DacDSetpointToWrite ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckD_c ;
input SpiRst_arst_i ;
output N_514 ;
input FCCC_C0_0_GL0 ;
output MosiD_c ;
input N_3009_i_set ;
output N_3009_i_i ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckD_c ;
wire SpiRst_arst_i ;
wire N_514 ;
wire FCCC_C0_0_GL0 ;
wire MosiD_c ;
wire N_3009_i_set ;
wire N_3009_i_i ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:3] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_a2_0_1;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_3009_i_Z ;
wire un1_rst_3_rs_2 ;
wire MosiD_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire N_964 ;
wire GND ;
wire N_524_i ;
wire N_529_i ;
wire N_520_i ;
wire XferComplete_ice_2 ;
wire N_522_i ;
wire N_526_i ;
wire un6_clkdiv_cry_3_S_2 ;
wire un6_clkdiv_cry_1_S_2 ;
wire un6_clkdiv_s_1_288_FCO ;
wire un6_clkdiv_s_1_288_S ;
wire un6_clkdiv_s_1_288_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_2 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_2 ;
wire un6_clkdiv_cry_2_Y_2 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_2 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_2 ;
wire un6_clkdiv_cry_4_Y_2 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_2 ;
wire un6_clkdiv_cry_5_Y_2 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_2 ;
wire un6_clkdiv_cry_6_Y_2 ;
wire un6_clkdiv_s_8_FCO_2 ;
wire un6_clkdiv_s_8_S_2 ;
wire un6_clkdiv_s_8_Y_2 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_2 ;
wire un6_clkdiv_cry_7_Y_2 ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S_4 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y_4 ;
wire N_1021 ;
wire N_1022 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_wmux_S_4 ;
wire N_1015 ;
wire N_1018 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S_4 ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_wmux_S_4 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S_0 ;
wire N_1031 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S_0 ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S_0 ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S_0 ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_wmux_S_0 ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_5 ;
wire Mosi_i_3_21_i_m2_1_3 ;
wire N_1036 ;
wire un3_clkdivlto8_0_0_Z ;
wire Sck_i_0_i_o2_1_Z ;
wire un3_clkdivlt8 ;
wire N_894 ;
wire N_1021_1 ;
wire N_1015_2 ;
wire un3_clkdivlto8_3_Z ;
wire N_918 ;
wire N_952 ;
wire N_1881 ;
wire N_889 ;
wire N_1120 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIMKO1 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIMKO1.INIT=2'h1;
  CFG1 N_3009_i_i_0 (
	.A(N_3009_i_Z),
	.Y(N_3009_i_i)
);
defparam N_3009_i_i_0.INIT=2'h1;
  CFG3 un1_rst_3_rs_RNIIPE5 (
	.A(N_3009_i_set),
	.B(un1_rst_3_rs_2),
	.C(MosiD_crs),
	.Y(MosiD_c)
);
defparam un1_rst_3_rs_RNIIPE5.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiD_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_964),
	.EN(N_514),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_2),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_3009_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_524_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_529_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckD_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_520_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_522_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_526_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_288 (
	.FCO(un6_clkdiv_s_1_288_FCO),
	.S(un6_clkdiv_s_1_288_S),
	.Y(un6_clkdiv_s_1_288_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_288.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_2),
	.Y(un6_clkdiv_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_288_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_2),
	.Y(un6_clkdiv_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_2),
	.Y(un6_clkdiv_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_2),
	.Y(un6_clkdiv_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_2),
	.Y(un6_clkdiv_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_2),
	.Y(un6_clkdiv_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_2),
	.S(un6_clkdiv_s_8_S_2),
	.Y(un6_clkdiv_s_8_Y_2),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_2),
	.Y(un6_clkdiv_cry_7_Y_2),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S_4),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y_4),
	.B(SpiBitPos_Z[3]),
	.C(N_1021),
	.D(N_1022),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_wmux_S_4),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_1015),
	.D(N_1018),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S_4),
	.Y(N_1018),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_wmux_S_4),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S_0),
	.Y(N_1031),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S_0),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S_0),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S_0),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_wmux_S_0),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @38:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_1031),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_5)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_3),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y_4),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_5),
	.Y(N_1036)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_3)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @38:89
  CFG2 un1_rst_3_0_a3_0_a2 (
	.A(DacDSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a3_0_a2.INIT=4'hB;
// @38:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_1022)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @38:114
  CFG3 un3_clkdivlto8_0_0 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_0_0_Z)
);
defparam un3_clkdivlto8_0_0.INIT=8'h7F;
// @38:89
  CFG4 Sck_i_0_i_o2_1 (
	.A(ClkDiv_Z[4]),
	.B(SpiXferCompleteOut),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(Sck_i_0_i_o2_1_Z)
);
defparam Sck_i_0_i_o2_1.INIT=16'hDFFF;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_o2_0[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.Y(N_894)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2_0[0] .INIT=8'hFE;
// @45:112
  CFG2 N_3009_i (
	.A(DacDSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_3009_i_Z)
);
defparam N_3009_i.INIT=4'h8;
// @38:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1021_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_1015_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_a2_0_2[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_894),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2_0_2[0] .INIT=8'h08;
// @38:114
  CFG3 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[7]),
	.B(un3_clkdivlt8),
	.C(ClkDiv_Z[8]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=8'hDF;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_o2[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_894),
	.Y(N_918)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2[0] .INIT=8'hFE;
// @38:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_1021_1),
	.Y(N_1021)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_1015_2),
	.Y(N_1015)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM_0_o2[3]  (
	.A(N_894),
	.B(un3_clkdivlto8_3_Z),
	.C(SckD_c),
	.D(Sck_i_0_i_o2_1_Z),
	.Y(N_952)
);
defparam \SpiBitPos_6_1.SUM_0_o2[3] .INIT=16'hFFFE;
// @38:89
  CFG4 XferComplete_ice (
	.A(un3_clkdivlto8_3_Z),
	.B(N_918),
	.C(SckD_c),
	.D(un3_clkdivlto8_0_0_Z),
	.Y(XferComplete_ice_2)
);
defparam XferComplete_ice.INIT=16'h0010;
// @30:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_a2[0]  (
	.A(un3_clkdivlto8_3_Z),
	.B(N_918),
	.C(SckD_c),
	.D(Sck_i_0_i_o2_1_Z),
	.Y(N_1881)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2[0] .INIT=16'h0040;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(un3_clkdivlto8_3_Z),
	.B(SckD_c),
	.C(Sck_i_0_i_o2_1_Z),
	.Y(N_889)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=8'hFE;
// @38:114
  CFG3 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_s_8_S_2),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_7_S_2),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_6_S_2),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_5_S_2),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_4_S_2),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_2_S_2),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=8'hC8;
// @38:114
  CFG4 Mosi_i_7_i_m2 (
	.A(un3_clkdivlto8_0_0_Z),
	.B(DacDSetpointToWrite[23]),
	.C(N_1036),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_964)
);
defparam Mosi_i_7_i_m2.INIT=16'hCCD8;
// @30:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0]),
	.B(un3_clkdivlto8_0_0_Z),
	.C(N_1881),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_514)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=16'hFAF8;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM_i_o2[2]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_889),
	.Y(N_1120)
);
defparam \SpiBitPos_6_1.SUM_i_o2[2] .INIT=8'hFE;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_952),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=8'hA4;
// @38:89
  CFG3 \SpiBitPos_6_1.N_529_i  (
	.A(N_889),
	.B(SpiBitPos_Z[0]),
	.C(N_918),
	.Y(N_529_i)
);
defparam \SpiBitPos_6_1.N_529_i .INIT=8'h90;
// @38:89
  CFG4 Sck_i_RNO (
	.A(un3_clkdivlto8_3_Z),
	.B(N_918),
	.C(SckD_c),
	.D(Sck_i_0_i_o2_1_Z),
	.Y(N_520_i)
);
defparam Sck_i_RNO.INIT=16'hF0B4;
// @38:89
  CFG3 \SpiBitPos_6_1.N_522_i  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_952),
	.Y(N_522_i)
);
defparam \SpiBitPos_6_1.N_522_i .INIT=8'hC8;
// @38:89
  CFG4 \SpiBitPos_6_1.N_524_i  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_889),
	.D(N_918),
	.Y(N_524_i)
);
defparam \SpiBitPos_6_1.N_524_i .INIT=16'hA900;
// @38:89
  CFG4 \SpiBitPos_6_1.N_526_i  (
	.A(SpiBitPos_Z[2]),
	.B(N_1120),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_526_i)
);
defparam \SpiBitPos_6_1.N_526_i .INIT=16'h9998;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_7 (
  DacDSetpointToWrite,
  N_3009_i_i,
  N_3009_i_set,
  MosiD_c,
  N_514,
  SckD_c,
  TP8_c,
  LastWriteDac,
  DacDSetpointWritten,
  SpiRst_1z,
  N_867_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacDSetpointToWrite ;
output N_3009_i_i ;
input N_3009_i_set ;
output MosiD_c ;
output N_514 ;
output SckD_c ;
input TP8_c ;
input LastWriteDac ;
output DacDSetpointWritten ;
output SpiRst_1z ;
input N_867_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire N_3009_i_i ;
wire N_3009_i_set ;
wire MosiD_c ;
wire N_514 ;
wire SckD_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacDSetpointWritten ;
wire SpiRst_1z ;
wire N_867_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire N_486 ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire N_586_i ;
wire N_488_i ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:141
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_867_i_i),
	.EN(N_486),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNITQ8B (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNITQ8B_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNITQ8B_0.INIT=2'h1;
// @45:141
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(N_586_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_867_i_i),
	.EN(N_486),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE TransferComplete (
	.Q(DacDSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_488_i),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  CFG4 \un1_spirst2_i_0[0]  (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_486)
);
defparam \un1_spirst2_i_0[0] .INIT=16'h4D44;
// @45:141
  CFG4 LastSpiXferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_586_i)
);
defparam LastSpiXferComplete_RNO.INIT=16'h0990;
// @45:141
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_488_i)
);
defparam TransferComplete_RNO.INIT=16'h0900;
// @45:141
  CFG4 TransferComplete_RNO_0 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO_0.INIT=16'h3B33;
// @45:112
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 Spi (
	.DacDSetpointToWrite(DacDSetpointToWrite[23:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckD_c(SckD_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.N_514(N_514),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiD_c(MosiD_c),
	.N_3009_i_set(N_3009_i_set),
	.N_3009_i_i(N_3009_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_7 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 (
  DacESetpointToWrite,
  SpiXferCompleteOut,
  SckE_c,
  SpiRst_arst_i,
  N_251_i,
  N_490,
  FCCC_C0_0_GL0,
  un1_rst_3_i,
  MosiE_c,
  N_251_i_set
)
;
input [23:0] DacESetpointToWrite ;
output SpiXferCompleteOut ;
output SckE_c ;
input SpiRst_arst_i ;
input N_251_i ;
output N_490 ;
input FCCC_C0_0_GL0 ;
input un1_rst_3_i ;
output MosiE_c ;
input N_251_i_set ;
wire SpiXferCompleteOut ;
wire SckE_c ;
wire SpiRst_arst_i ;
wire N_251_i ;
wire N_490 ;
wire FCCC_C0_0_GL0 ;
wire un1_rst_3_i ;
wire MosiE_c ;
wire N_251_i_set ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:3] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_a2_0_1;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_3_rs_3 ;
wire MosiE_crs ;
wire VCC ;
wire N_963 ;
wire GND ;
wire N_507_i ;
wire N_512_i ;
wire N_503_i ;
wire XferComplete_ice_3 ;
wire N_505_i ;
wire N_509_i ;
wire un6_clkdiv_cry_3_S_3 ;
wire un6_clkdiv_cry_1_S_3 ;
wire un6_clkdiv_s_1_289_FCO ;
wire un6_clkdiv_s_1_289_S ;
wire un6_clkdiv_s_1_289_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_3 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_3 ;
wire un6_clkdiv_cry_2_Y_3 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_3 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_3 ;
wire un6_clkdiv_cry_4_Y_3 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_3 ;
wire un6_clkdiv_cry_5_Y_3 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_3 ;
wire un6_clkdiv_cry_6_Y_3 ;
wire un6_clkdiv_s_8_FCO_3 ;
wire un6_clkdiv_s_8_S_3 ;
wire un6_clkdiv_s_8_Y_3 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_3 ;
wire un6_clkdiv_cry_7_Y_3 ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S_2 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y_2 ;
wire N_998 ;
wire N_999 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_wmux_S_2 ;
wire N_992 ;
wire N_995 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S_3 ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_wmux_S_3 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S ;
wire N_1008 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_0_wmux_S ;
wire un3_clkdivlto8_3_1_Z ;
wire un3_clkdivlto8_3_Z ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_3 ;
wire Mosi_i_3_21_i_m2_1_0 ;
wire N_1013 ;
wire un3_clkdivlto8_0_0_Z ;
wire Sck_i_0_i_o2_1_Z ;
wire N_893 ;
wire N_998_1 ;
wire N_992_2 ;
wire N_917 ;
wire N_1871 ;
wire N_890 ;
wire N_1122 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNINCD2 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNINCD2.INIT=2'h1;
  CFG3 Mosi_i_RNI0NTI (
	.A(N_251_i_set),
	.B(un1_rst_3_rs_3),
	.C(MosiE_crs),
	.Y(MosiE_c)
);
defparam Mosi_i_RNI0NTI.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiE_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_963),
	.EN(N_490),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_3),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_251_i),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_507_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_512_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckE_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_503_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_505_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_509_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_289 (
	.FCO(un6_clkdiv_s_1_289_FCO),
	.S(un6_clkdiv_s_1_289_S),
	.Y(un6_clkdiv_s_1_289_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_289.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_3),
	.Y(un6_clkdiv_cry_1_Y_3),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_289_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_3),
	.Y(un6_clkdiv_cry_2_Y_3),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_3),
	.Y(un6_clkdiv_cry_3_Y_3),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_3),
	.Y(un6_clkdiv_cry_4_Y_3),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_3),
	.Y(un6_clkdiv_cry_5_Y_3),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_3),
	.Y(un6_clkdiv_cry_6_Y_3),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_3),
	.S(un6_clkdiv_s_8_S_3),
	.Y(un6_clkdiv_s_8_Y_3),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_3),
	.Y(un6_clkdiv_cry_7_Y_3),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S_2),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[3]),
	.C(N_998),
	.D(N_999),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_wmux_S_2),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_992),
	.D(N_995),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S_3),
	.Y(N_995),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_wmux_S_3),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S),
	.Y(N_1008),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_0_wmux_S),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @38:114
  CFG4 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[3]),
	.B(un3_clkdivlto8_3_1_Z),
	.C(ClkDiv_Z[8]),
	.D(ClkDiv_Z[7]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=16'h4FFF;
// @38:114
  CFG3 un3_clkdivlto8_3_1 (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_Z[0]),
	.Y(un3_clkdivlto8_3_1_Z)
);
defparam un3_clkdivlto8_3_1.INIT=8'h15;
// @38:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_1008),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_3)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_0),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_3),
	.Y(N_1013)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_0)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @38:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_999)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @38:114
  CFG3 un3_clkdivlto8_0_0 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_0_0_Z)
);
defparam un3_clkdivlto8_0_0.INIT=8'h7F;
// @38:89
  CFG4 Sck_i_0_i_o2_1 (
	.A(ClkDiv_Z[4]),
	.B(SpiXferCompleteOut),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(Sck_i_0_i_o2_1_Z)
);
defparam Sck_i_0_i_o2_1.INIT=16'hDFFF;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_o2_0[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.Y(N_893)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2_0[0] .INIT=8'hFE;
// @38:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_998_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_992_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_a2_0_2[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_893),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2_0_2[0] .INIT=8'h08;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_o2[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_893),
	.Y(N_917)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2[0] .INIT=8'hFE;
// @38:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_998_1),
	.Y(N_998)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_992_2),
	.Y(N_992)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @38:89
  CFG4 XferComplete_ice (
	.A(un3_clkdivlto8_3_Z),
	.B(N_917),
	.C(SckE_c),
	.D(un3_clkdivlto8_0_0_Z),
	.Y(XferComplete_ice_3)
);
defparam XferComplete_ice.INIT=16'h0010;
// @30:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_a2[0]  (
	.A(un3_clkdivlto8_3_Z),
	.B(N_917),
	.C(SckE_c),
	.D(Sck_i_0_i_o2_1_Z),
	.Y(N_1871)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2[0] .INIT=16'h0040;
// @38:114
  CFG3 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_2_S_3),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_4_S_3),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_5_S_3),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_6_S_3),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_7_S_3),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_s_8_S_3),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=8'hC8;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(un3_clkdivlto8_3_Z),
	.B(SckE_c),
	.C(Sck_i_0_i_o2_1_Z),
	.Y(N_890)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=8'hFE;
// @38:114
  CFG4 Mosi_i_7_i_m2 (
	.A(un3_clkdivlto8_0_0_Z),
	.B(DacESetpointToWrite[23]),
	.C(N_1013),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_963)
);
defparam Mosi_i_7_i_m2.INIT=16'hCCD8;
// @30:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0]),
	.B(N_1871),
	.C(un3_clkdivlto8_0_0_Z),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_490)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=16'hEEEC;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM_i_o2[2]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_890),
	.Y(N_1122)
);
defparam \SpiBitPos_6_1.SUM_i_o2[2] .INIT=8'hFE;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_890),
	.D(N_893),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=16'hCCC2;
// @38:89
  CFG3 \SpiBitPos_6_1.N_512_i  (
	.A(N_890),
	.B(SpiBitPos_Z[0]),
	.C(N_917),
	.Y(N_512_i)
);
defparam \SpiBitPos_6_1.N_512_i .INIT=8'h90;
// @38:89
  CFG4 Sck_i_RNO (
	.A(un3_clkdivlto8_3_Z),
	.B(N_917),
	.C(SckE_c),
	.D(Sck_i_0_i_o2_1_Z),
	.Y(N_503_i)
);
defparam Sck_i_RNO.INIT=16'hF0B4;
// @38:89
  CFG4 \SpiBitPos_6_1.N_507_i  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_890),
	.D(N_917),
	.Y(N_507_i)
);
defparam \SpiBitPos_6_1.N_507_i .INIT=16'hA900;
// @38:89
  CFG4 \SpiBitPos_6_1.N_505_i  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_890),
	.D(N_893),
	.Y(N_505_i)
);
defparam \SpiBitPos_6_1.N_505_i .INIT=16'hAAA8;
// @38:89
  CFG4 \SpiBitPos_6_1.N_509_i  (
	.A(SpiBitPos_Z[2]),
	.B(N_1122),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_509_i)
);
defparam \SpiBitPos_6_1.N_509_i .INIT=16'h9998;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_8 (
  DacESetpointToWrite,
  N_251_i_set,
  MosiE_c,
  un1_rst_3_i,
  N_490,
  N_251_i,
  SckE_c,
  TP8_c,
  LastWriteDac,
  DacESetpointWritten,
  SpiRst_1z,
  N_867_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacESetpointToWrite ;
input N_251_i_set ;
output MosiE_c ;
input un1_rst_3_i ;
output N_490 ;
input N_251_i ;
output SckE_c ;
input TP8_c ;
input LastWriteDac ;
output DacESetpointWritten ;
output SpiRst_1z ;
input N_867_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire N_251_i_set ;
wire MosiE_c ;
wire un1_rst_3_i ;
wire N_490 ;
wire N_251_i ;
wire SckE_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacESetpointWritten ;
wire SpiRst_1z ;
wire N_867_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire N_496 ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire N_498_i ;
wire N_500_i ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:141
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_867_i_i),
	.EN(N_496),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIU7NB (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIU7NB_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIU7NB_0.INIT=2'h1;
// @45:141
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(N_498_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_867_i_i),
	.EN(N_496),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE TransferComplete (
	.Q(DacESetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_500_i),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  CFG4 \un1_spirst2_i_0[0]  (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_496)
);
defparam \un1_spirst2_i_0[0] .INIT=16'h4D44;
// @45:141
  CFG4 LastSpiXferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_498_i)
);
defparam LastSpiXferComplete_RNO.INIT=16'h0990;
// @45:141
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_500_i)
);
defparam TransferComplete_RNO.INIT=16'h0900;
// @45:141
  CFG4 TransferComplete_RNO_0 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO_0.INIT=16'h3B33;
// @45:112
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 Spi (
	.DacESetpointToWrite(DacESetpointToWrite[23:0]),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckE_c(SckE_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.N_251_i(N_251_i),
	.N_490(N_490),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.un1_rst_3_i(un1_rst_3_i),
	.MosiE_c(MosiE_c),
	.N_251_i_set(N_251_i_set)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_8 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 (
  DacFSetpointToWrite,
  SpiRst,
  SpiXferCompleteOut,
  SckF_c,
  SpiRst_arst_i,
  N_447,
  FCCC_C0_0_GL0,
  MosiF_c,
  N_3008_i_set,
  N_3008_i_i
)
;
input [23:0] DacFSetpointToWrite ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckF_c ;
input SpiRst_arst_i ;
output N_447 ;
input FCCC_C0_0_GL0 ;
output MosiF_c ;
input N_3008_i_set ;
output N_3008_i_i ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckF_c ;
wire SpiRst_arst_i ;
wire N_447 ;
wire FCCC_C0_0_GL0 ;
wire MosiF_c ;
wire N_3008_i_set ;
wire N_3008_i_i ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:3] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_a2_0_1;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_3008_i_Z ;
wire un1_rst_3_rs_4 ;
wire MosiF_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire N_962 ;
wire GND ;
wire N_464_i ;
wire N_469_i ;
wire N_460_i ;
wire XferComplete_ice_4 ;
wire N_462_i ;
wire N_466_i ;
wire un6_clkdiv_cry_3_S_4 ;
wire un6_clkdiv_cry_1_S_4 ;
wire un6_clkdiv_s_1_290_FCO ;
wire un6_clkdiv_s_1_290_S ;
wire un6_clkdiv_s_1_290_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_4 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_4 ;
wire un6_clkdiv_cry_2_Y_4 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_4 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_4 ;
wire un6_clkdiv_cry_4_Y_4 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_4 ;
wire un6_clkdiv_cry_5_Y_4 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_4 ;
wire un6_clkdiv_cry_6_Y_4 ;
wire un6_clkdiv_s_8_FCO_4 ;
wire un6_clkdiv_s_8_S_4 ;
wire un6_clkdiv_s_8_Y_4 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_4 ;
wire un6_clkdiv_cry_7_Y_4 ;
wire Mosi_i_3_23_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_S_3 ;
wire Mosi_i_3_23_i_m2_1_wmux_0_Y_3 ;
wire N_975 ;
wire N_976 ;
wire Mosi_i_3_23_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_1_wmux_S_3 ;
wire N_969 ;
wire N_972 ;
wire Mosi_i_3_5_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_1_wmux_0_S ;
wire Mosi_i_3_5_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_1_0_wmux_S ;
wire Mosi_i_3_18_i_m2_2_wmux_3_FCO_1 ;
wire Mosi_i_3_18_i_m2_2_wmux_3_S_1 ;
wire N_985 ;
wire Mosi_i_3_18_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_2_S_1 ;
wire Mosi_i_3_18_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_2_wmux_1_S_1 ;
wire Mosi_i_3_18_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_2_wmux_0_S_1 ;
wire Mosi_i_3_18_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_2_wmux_S_1 ;
wire un3_clkdivlto8_3_1_Z ;
wire un3_clkdivlto8_3_Z ;
wire Mosi_i_3_23_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_2_4 ;
wire Mosi_i_3_21_i_m2_1_Z ;
wire N_990 ;
wire un3_clkdivlto8_0_0_Z ;
wire Sck_i_0_i_o2_1_Z ;
wire N_892 ;
wire N_969_2 ;
wire N_975_1 ;
wire N_916 ;
wire N_1855 ;
wire N_891 ;
wire N_1124 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIO423 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIO423.INIT=2'h1;
  CFG1 N_3008_i_i_0 (
	.A(N_3008_i_Z),
	.Y(N_3008_i_i)
);
defparam N_3008_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNILJJU (
	.A(N_3008_i_set),
	.B(un1_rst_3_rs_4),
	.C(MosiF_crs),
	.Y(MosiF_c)
);
defparam Mosi_i_RNILJJU.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiF_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_962),
	.EN(N_447),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_4),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_3008_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_464_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_469_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckF_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_460_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_462_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_466_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_290 (
	.FCO(un6_clkdiv_s_1_290_FCO),
	.S(un6_clkdiv_s_1_290_S),
	.Y(un6_clkdiv_s_1_290_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_290.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_4),
	.Y(un6_clkdiv_cry_1_Y_4),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_290_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_4),
	.Y(un6_clkdiv_cry_2_Y_4),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_4),
	.Y(un6_clkdiv_cry_3_Y_4),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_4),
	.Y(un6_clkdiv_cry_4_Y_4),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_4),
	.Y(un6_clkdiv_cry_5_Y_4),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_4),
	.Y(un6_clkdiv_cry_6_Y_4),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_4),
	.S(un6_clkdiv_s_8_S_4),
	.Y(un6_clkdiv_s_8_Y_4),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_4),
	.Y(un6_clkdiv_cry_7_Y_4),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_1_wmux_0_S_3),
	.Y(Mosi_i_3_23_i_m2_1_wmux_0_Y_3),
	.B(SpiBitPos_Z[3]),
	.C(N_975),
	.D(N_976),
	.A(Mosi_i_3_23_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_1_wmux_S_3),
	.Y(Mosi_i_3_23_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_969),
	.D(N_972),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_1_wmux_0_S),
	.Y(N_972),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_1_0_wmux_S),
	.Y(Mosi_i_3_5_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_2_wmux_3_FCO_1),
	.S(Mosi_i_3_18_i_m2_2_wmux_3_S_1),
	.Y(N_985),
	.B(Mosi_i_3_18_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_2_S_1),
	.Y(Mosi_i_3_18_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_2_wmux_1_S_1),
	.Y(Mosi_i_3_18_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_2_wmux_0_S_1),
	.Y(Mosi_i_3_18_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_2_wmux_S_1),
	.Y(Mosi_i_3_18_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_2_0_wmux.INIT=20'h0FA44;
// @38:114
  CFG4 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[3]),
	.B(un3_clkdivlto8_3_1_Z),
	.C(ClkDiv_Z[8]),
	.D(ClkDiv_Z[7]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=16'h4FFF;
// @38:114
  CFG3 un3_clkdivlto8_3_1 (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_Z[0]),
	.Y(un3_clkdivlto8_3_1_Z)
);
defparam un3_clkdivlto8_3_1.INIT=8'h15;
// @38:133
  CFG3 Mosi_i_3_23_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_2_0_1_Z),
	.B(N_985),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_2_4)
);
defparam Mosi_i_3_23_i_m2_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_1_Z),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_1_wmux_0_Y_3),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_2_4),
	.Y(N_990)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_1_Z)
);
defparam Mosi_i_3_21_i_m2_1.INIT=16'hF0CA;
// @38:89
  CFG2 un1_rst_3_0_a3_0_a2 (
	.A(DacFSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a3_0_a2.INIT=4'hB;
// @38:133
  CFG3 Mosi_i_3_9_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_976)
);
defparam Mosi_i_3_9_i_m2.INIT=8'hE2;
// @38:114
  CFG3 un3_clkdivlto8_0_0 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_0_0_Z)
);
defparam un3_clkdivlto8_0_0.INIT=8'h7F;
// @38:89
  CFG4 Sck_i_0_i_o2_1 (
	.A(ClkDiv_Z[4]),
	.B(SpiXferCompleteOut),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(Sck_i_0_i_o2_1_Z)
);
defparam Sck_i_0_i_o2_1.INIT=16'hDFFF;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_o2_0[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.Y(N_892)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2_0[0] .INIT=8'hFE;
// @45:112
  CFG2 N_3008_i (
	.A(DacFSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_3008_i_Z)
);
defparam N_3008_i.INIT=4'h8;
// @38:133
  CFG4 Mosi_i_3_2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_969_2)
);
defparam Mosi_i_3_2_i_m2_2_0.INIT=16'hAC00;
// @38:133
  CFG4 Mosi_i_3_8_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_975_1)
);
defparam Mosi_i_3_8_i_m2_1_0.INIT=16'h00AC;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_a2_0_2[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_892),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2_0_2[0] .INIT=8'h08;
// @30:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_o2[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_892),
	.Y(N_916)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_o2[0] .INIT=8'hFE;
// @38:133
  CFG3 Mosi_i_3_2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_969_2),
	.Y(N_969)
);
defparam Mosi_i_3_2_i_m2.INIT=8'hF2;
// @38:133
  CFG3 Mosi_i_3_8_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_975_1),
	.Y(N_975)
);
defparam Mosi_i_3_8_i_m2.INIT=8'hF8;
// @38:89
  CFG4 XferComplete_ice (
	.A(un3_clkdivlto8_3_Z),
	.B(N_916),
	.C(SckF_c),
	.D(un3_clkdivlto8_0_0_Z),
	.Y(XferComplete_ice_4)
);
defparam XferComplete_ice.INIT=16'h0010;
// @30:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_a2[0]  (
	.A(un3_clkdivlto8_3_Z),
	.B(N_916),
	.C(SckF_c),
	.D(Sck_i_0_i_o2_1_Z),
	.Y(N_1855)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a2[0] .INIT=16'h0040;
// @38:114
  CFG3 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_2_S_4),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_4_S_4),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_5_S_4),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_6_S_4),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_7_S_4),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=8'hC8;
// @38:114
  CFG3 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_s_8_S_4),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=8'hC8;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM_0_o2_0[3]  (
	.A(un3_clkdivlto8_3_Z),
	.B(SckF_c),
	.C(Sck_i_0_i_o2_1_Z),
	.Y(N_891)
);
defparam \SpiBitPos_6_1.SUM_0_o2_0[3] .INIT=8'hFE;
// @38:114
  CFG4 Mosi_i_7_i_m2 (
	.A(un3_clkdivlto8_0_0_Z),
	.B(DacFSetpointToWrite[23]),
	.C(N_990),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_962)
);
defparam Mosi_i_7_i_m2.INIT=16'hCCD8;
// @30:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(un1_Mosi_i_0_sqmuxa_1_i_a2_0_1[0]),
	.B(N_1855),
	.C(un3_clkdivlto8_0_0_Z),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_447)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=16'hEEEC;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM_i_o2[2]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(N_891),
	.Y(N_1124)
);
defparam \SpiBitPos_6_1.SUM_i_o2[2] .INIT=8'hFE;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM_0[3]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_891),
	.D(N_892),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0[3] .INIT=16'hCCC2;
// @38:89
  CFG3 \SpiBitPos_6_1.N_469_i  (
	.A(N_891),
	.B(SpiBitPos_Z[0]),
	.C(N_916),
	.Y(N_469_i)
);
defparam \SpiBitPos_6_1.N_469_i .INIT=8'h90;
// @38:89
  CFG4 Sck_i_RNO (
	.A(un3_clkdivlto8_3_Z),
	.B(N_916),
	.C(SckF_c),
	.D(Sck_i_0_i_o2_1_Z),
	.Y(N_460_i)
);
defparam Sck_i_RNO.INIT=16'hF0B4;
// @38:89
  CFG4 \SpiBitPos_6_1.N_464_i  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_891),
	.D(N_916),
	.Y(N_464_i)
);
defparam \SpiBitPos_6_1.N_464_i .INIT=16'hA900;
// @38:89
  CFG4 \SpiBitPos_6_1.N_462_i  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_891),
	.D(N_892),
	.Y(N_462_i)
);
defparam \SpiBitPos_6_1.N_462_i .INIT=16'hAAA8;
// @38:89
  CFG4 \SpiBitPos_6_1.N_466_i  (
	.A(SpiBitPos_Z[2]),
	.B(N_1124),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_466_i)
);
defparam \SpiBitPos_6_1.N_466_i .INIT=16'h9998;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_9 (
  DacFSetpointToWrite,
  N_3008_i_i,
  N_3008_i_set,
  MosiF_c,
  N_447,
  SckF_c,
  TP8_c,
  LastWriteDac,
  DacFSetpointWritten,
  SpiRst_1z,
  N_867_i_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacFSetpointToWrite ;
output N_3008_i_i ;
input N_3008_i_set ;
output MosiF_c ;
output N_447 ;
output SckF_c ;
input TP8_c ;
input LastWriteDac ;
output DacFSetpointWritten ;
output SpiRst_1z ;
input N_867_i_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire N_3008_i_i ;
wire N_3008_i_set ;
wire MosiF_c ;
wire N_447 ;
wire SckF_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacFSetpointWritten ;
wire SpiRst_1z ;
wire N_867_i_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire SpiRst_rep_Z ;
wire GND ;
wire N_453 ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire N_455_i ;
wire N_457_i ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:141
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_867_i_i),
	.EN(N_453),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIVK5C (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIVK5C_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIVK5C_0.INIT=2'h1;
// @45:141
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(N_455_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_867_i_i),
	.EN(N_453),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:141
  SLE TransferComplete (
	.Q(DacFSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_457_i),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  CFG4 \un1_spirst2_i_0[0]  (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_453)
);
defparam \un1_spirst2_i_0[0] .INIT=16'h4D44;
// @45:141
  CFG4 LastSpiXferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_455_i)
);
defparam LastSpiXferComplete_RNO.INIT=16'h0990;
// @45:141
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(N_457_i)
);
defparam TransferComplete_RNO.INIT=16'h0900;
// @45:141
  CFG4 TransferComplete_RNO_0 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO_0.INIT=16'h3B33;
// @45:112
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 Spi (
	.DacFSetpointToWrite(DacFSetpointToWrite[23:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckF_c(SckF_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.N_447(N_447),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiF_c(MosiF_c),
	.N_3008_i_set(N_3008_i_set),
	.N_3008_i_i(N_3008_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_9 */

module DMMainPorts (
  DMMainPorts_1_RamBusDataOut,
  nCsD_c,
  nCsC_c,
  nCsB_c,
  nCsA_c,
  nCsF_c,
  nCsE_c,
  SckF_c,
  MosiF_c,
  SckE_c,
  MosiE_c,
  SckD_c,
  MosiD_c,
  SckC_c,
  MosiC_c,
  SckB_c,
  MosiB_c,
  SpiRst_4,
  TP7_c,
  TP6_c,
  MosiA_c,
  Tx2_c,
  Rx2_c,
  Tx1_c,
  Rx1_c,
  Tx0_c,
  Rx0_c,
  Oe0_c,
  Oe1_c,
  Oe2_c,
  RegisterSpaceReadAck,
  RegisterSpaceWriteAck,
  popfeedthru_unused_29,
  popfeedthru_unused_30,
  popfeedthru_unused_31,
  popfeedthru_unused_14,
  popfeedthru_unused_15,
  popfeedthru_unused_16,
  popfeedthru_unused_17,
  popfeedthru_unused_18,
  popfeedthru_unused_19,
  popfeedthru_unused_20,
  popfeedthru_unused_21,
  popfeedthru_unused_22,
  popfeedthru_unused_23,
  popfeedthru_unused_24,
  popfeedthru_unused_25,
  popfeedthru_unused_26,
  popfeedthru_unused_27,
  popfeedthru_unused_28,
  popfeedthru_unused_8,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_12,
  popfeedthru_unused_13,
  popfeedthru_unused_33,
  popfeedthru_unused_34,
  popfeedthru_unused_35,
  popfeedthru_unused_36,
  popfeedthru_unused_37,
  popfeedthru_unused_38,
  popfeedthru_unused_39,
  popfeedthru_unused_40,
  popfeedthru_unused_41,
  popfeedthru_unused_42,
  popfeedthru_unused_43,
  popfeedthru_unused_44,
  popfeedthru_unused_45,
  popfeedthru_unused_46,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_6,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_7,
  popfeedthru_unused,
  MSS_ADLIB_INST_RNIDP761,
  TP1_c,
  TP2_c,
  TP3_c,
  TP4_c,
  TP8_c,
  FCCC_C0_0_GL0
)
;
output [31:0] DMMainPorts_1_RamBusDataOut ;
output [3:0] nCsD_c ;
output [3:0] nCsC_c ;
output [3:0] nCsB_c ;
output [3:0] nCsA_c ;
output [3:0] nCsF_c ;
output [3:0] nCsE_c ;
output SckF_c ;
output MosiF_c ;
output SckE_c ;
output MosiE_c ;
output SckD_c ;
output MosiD_c ;
output SckC_c ;
output MosiC_c ;
output SckB_c ;
output MosiB_c ;
output SpiRst_4 ;
output TP7_c ;
output TP6_c ;
output MosiA_c ;
output Tx2_c ;
input Rx2_c ;
output Tx1_c ;
input Rx1_c ;
output Tx0_c ;
input Rx0_c ;
output Oe0_c ;
output Oe1_c ;
output Oe2_c ;
output RegisterSpaceReadAck ;
output RegisterSpaceWriteAck ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_14 ;
input popfeedthru_unused_15 ;
input popfeedthru_unused_16 ;
input popfeedthru_unused_17 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_8 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_12 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_34 ;
input popfeedthru_unused_35 ;
input popfeedthru_unused_36 ;
input popfeedthru_unused_37 ;
input popfeedthru_unused_38 ;
input popfeedthru_unused_39 ;
input popfeedthru_unused_40 ;
input popfeedthru_unused_41 ;
input popfeedthru_unused_42 ;
input popfeedthru_unused_43 ;
input popfeedthru_unused_44 ;
input popfeedthru_unused_45 ;
input popfeedthru_unused_46 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_7 ;
input popfeedthru_unused ;
input MSS_ADLIB_INST_RNIDP761 ;
output TP1_c ;
output TP2_c ;
output TP3_c ;
output TP4_c ;
output TP8_c ;
input FCCC_C0_0_GL0 ;
wire SckF_c ;
wire MosiF_c ;
wire SckE_c ;
wire MosiE_c ;
wire SckD_c ;
wire MosiD_c ;
wire SckC_c ;
wire MosiC_c ;
wire SckB_c ;
wire MosiB_c ;
wire SpiRst_4 ;
wire TP7_c ;
wire TP6_c ;
wire MosiA_c ;
wire Tx2_c ;
wire Rx2_c ;
wire Tx1_c ;
wire Rx1_c ;
wire Tx0_c ;
wire Rx0_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire RegisterSpaceReadAck ;
wire RegisterSpaceWriteAck ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_46 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire TP1_c ;
wire TP2_c ;
wire TP3_c ;
wire TP4_c ;
wire TP8_c ;
wire FCCC_C0_0_GL0 ;
wire [11:0] DacWriteNextState_Z;
wire [0:0] DacWriteNextState_i;
wire [5:0] DacSetpointReadAddressChannel_Z;
wire [5:5] DacSetpointReadAddressChannel_s_Z;
wire [4:0] DacSetpointReadAddressChannel_s;
wire [2:0] DacSetpointReadAddressController_Z;
wire [1:0] DacSetpointReadAddressDac_Z;
wire [10:1] DacWriteNextState_ns;
wire [23:0] DacSetpoints_1_2_Z;
wire [23:0] DacSetpointFromRead;
wire [23:0] DacSetpoints_1_1_Z;
wire [23:0] DacSetpoints_1_0_Z;
wire [23:0] DacSetpoints_0_3_Z;
wire [23:0] DacSetpoints_0_2_Z;
wire [23:0] DacSetpoints_0_1_Z;
wire [23:0] DacSetpoints_0_0_Z;
wire [1:0] DacSetpointReadedAddressDac_Z;
wire [1:0] DacSetpointReadedAddressDac_2;
wire [2:0] DacSetpointReadedAddressController_Z;
wire [2:0] DacSetpointReadedAddressController_2;
wire [23:0] DacSetpoints_5_1_Z;
wire [23:0] DacSetpoints_5_0_Z;
wire [23:0] DacSetpoints_4_3_Z;
wire [23:0] DacSetpoints_4_2_Z;
wire [23:0] DacSetpoints_4_1_Z;
wire [23:0] DacSetpoints_4_0_Z;
wire [23:0] DacSetpoints_3_3_Z;
wire [23:0] DacSetpoints_3_2_Z;
wire [23:0] DacSetpoints_3_1_Z;
wire [23:0] DacSetpoints_3_0_Z;
wire [23:0] DacSetpoints_2_3_Z;
wire [23:0] DacSetpoints_2_2_Z;
wire [23:0] DacSetpoints_2_1_Z;
wire [23:0] DacSetpoints_2_0_Z;
wire [23:0] DacSetpoints_1_3_Z;
wire [23:0] DacFSetpointToWrite_Z;
wire [23:0] un1_DacSetpoints_5_0_iv_0;
wire [0:0] StateOut_13;
wire [23:0] DacESetpointToWrite_Z;
wire [23:0] un1_DacSetpoints_4_0_iv_0;
wire [23:0] DacDSetpointToWrite_Z;
wire [23:0] un1_DacSetpoints_3_0_iv_0;
wire [23:0] DacCSetpointToWrite_Z;
wire [23:0] un1_DacSetpoints_2_0_iv_0;
wire [23:0] DacBSetpointToWrite_Z;
wire [23:0] un1_DacSetpoints_1_0_iv_0;
wire [23:0] DacASetpointToWrite_Z;
wire [23:0] un1_DacSetpoints_0_0_iv_0;
wire [23:0] DacSetpoints_5_3_Z;
wire [23:0] DacSetpoints_5_2_Z;
wire [0:0] DacSetpointReadAddressChannel_RNI5ULI_S;
wire [0:0] DacSetpointReadAddressChannel_RNI5ULI_Y;
wire [1:1] DacSetpointReadAddressChannel_RNIBTB51_S;
wire [1:1] DacSetpointReadAddressChannel_RNIBTB51_Y;
wire [34:1] un7_dacsetpointreadaddress_0;
wire [2:2] DacSetpointReadAddressChannel_RNIIT1O1_S;
wire [2:2] DacSetpointReadAddressChannel_RNIIT1O1_Y;
wire [3:3] DacSetpointReadAddressChannel_RNIQUNA2_S;
wire [3:3] DacSetpointReadAddressChannel_RNIQUNA2_Y;
wire [4:4] DacSetpointReadAddressChannel_RNI31ET2_S;
wire [4:4] DacSetpointReadAddressChannel_RNI31ET2_Y;
wire [5:5] DacSetpointReadAddressChannel_RNID44G3_S;
wire [5:5] DacSetpointReadAddressChannel_RNID44G3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNI5GSN3_S;
wire [5:5] DacSetpointReadAddressChannel_RNI5GSN3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNITRKV3_S;
wire [5:5] DacSetpointReadAddressChannel_RNITRKV3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_FCO;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_S;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_Y;
wire [5:5] DacSetpointReadAddressChannel_RNIL7D74_S;
wire [5:5] DacSetpointReadAddressChannel_RNIL7D74_Y;
wire [4:0] DacSetpointReadAddressChannel_cry_Z;
wire [4:0] DacSetpointReadAddressChannel_cry_Y;
wire [5:5] DacSetpointReadAddressChannel_s_FCO;
wire [5:5] DacSetpointReadAddressChannel_s_Y;
wire [43:0] un7_dacsetpointreadaddress_NC;
wire [8:0] un7_dacsetpointreadaddress_ONC;
wire [31:0] RamDataIn;
wire [10:10] O_RNIQ57P8_S;
wire [11:11] O_RNI5NSAA_S;
wire [9:9] O_RNI7EIE7_S;
wire [8:8] O_RNIBFUA6_S;
wire [7:7] O_RNIULF95_S;
wire [6:6] O_RNIV06A4_S;
wire [5:5] O_RNIDF1D3_S;
wire [4:4] O_RNI702I2_S;
wire [3:3] O_RNICI7P1_S;
wire [2:2] O_RNIR4I21_S;
wire [12:12] O_RNIJM1E_Y;
wire [13:0] RamAddress;
wire [7:2] Address;
wire [9:0] Uart3RxFifoCount;
wire [7:0] Uart0RxFifoData;
wire [9:0] Uart1RxFifoCount;
wire [9:0] Uart2RxFifoCount;
wire [7:0] Uart1RxFifoData;
wire [7:0] Uart3RxFifoData;
wire [9:0] Uart0RxFifoCount;
wire [7:0] Uart2RxFifoData;
wire [7:0] Uart0TxFifoData;
wire [7:0] Uart2TxFifoData;
wire [7:0] Uart1TxFifoData;
wire [7:0] Uart2ClkDivider;
wire [7:0] Uart3ClkDivider;
wire [7:0] Uart0ClkDivider;
wire [7:0] Uart1ClkDivider;
wire [1:1] SUM_5;
wire [2:1] ClkDiv;
wire [2:2] SUM_4;
wire [2:2] SUM_1_0;
wire [2:1] ClkDiv_0;
wire [2:1] SUM_2;
wire [2:1] ClkDiv_1;
wire [1:1] SUM_3;
wire N_569_i_set_Z ;
wire GND ;
wire N_569_i_i ;
wire N_565 ;
wire VCC ;
wire N_3010_i_set_Z ;
wire N_3010_i_i ;
wire N_548 ;
wire N_3257_i_set_Z ;
wire N_3257_i_i ;
wire N_531 ;
wire N_3009_i_set_Z ;
wire N_3009_i_i ;
wire N_514 ;
wire N_251_i_set_Z ;
wire N_251_i_i ;
wire N_490 ;
wire N_3008_i_set_Z ;
wire N_3008_i_i ;
wire N_447 ;
wire shot_i_arst_i ;
wire N_257_i ;
wire N_93_mux_i ;
wire N_245_i ;
wire N_261_i ;
wire N_259_i ;
wire m7_1_a2 ;
wire N_236 ;
wire N_239 ;
wire N_242 ;
wire N_287_i ;
wire DacSetpoints_1_2_1_sqmuxa ;
wire DacSetpoints_1_1_1_sqmuxa ;
wire DacSetpoints_1_0_1_sqmuxa ;
wire DacSetpoints_0_3_1_sqmuxa ;
wire DacSetpoints_0_2_1_sqmuxa ;
wire DacSetpoints_0_1_1_sqmuxa ;
wire DacSetpoints_0_0_1_sqmuxa_1 ;
wire N_288_i ;
wire DacSetpoints_5_1_1_sqmuxa ;
wire DacSetpoints_5_0_1_sqmuxa ;
wire DacSetpoints_4_3_1_sqmuxa ;
wire DacSetpoints_4_2_1_sqmuxa ;
wire DacSetpoints_4_1_1_sqmuxa ;
wire DacSetpoints_4_0_1_sqmuxa ;
wire DacSetpoints_3_3_1_sqmuxa ;
wire DacSetpoints_3_2_1_sqmuxa ;
wire DacSetpoints_3_1_1_sqmuxa ;
wire DacSetpoints_3_0_1_sqmuxa ;
wire DacSetpoints_2_3_1_sqmuxa ;
wire DacSetpoints_2_2_1_sqmuxa ;
wire DacSetpoints_2_1_1_sqmuxa ;
wire DacSetpoints_2_0_1_sqmuxa ;
wire DacSetpoints_1_3_1_sqmuxa ;
wire N_2989_i ;
wire MasterReset_i ;
wire N_3006_i ;
wire N_3000_i ;
wire N_2994_i ;
wire N_2988_i ;
wire N_3003_i ;
wire N_2996_i ;
wire N_2995_i ;
wire N_2985_i ;
wire N_3005_i ;
wire N_2998_i ;
wire N_200_i ;
wire N_2986_i ;
wire N_3002_i ;
wire N_2999_i ;
wire N_2992_i ;
wire N_2984_i ;
wire N_3004_i ;
wire N_3001_i ;
wire N_2991_i ;
wire N_2987_i ;
wire N_3007_i ;
wire N_2997_i ;
wire N_2993_i ;
wire un1_MasterReset_1_i ;
wire N_286_i ;
wire N_285_i ;
wire N_284_i ;
wire DacSetpoints_5_3_1_sqmuxa ;
wire DacSetpoints_5_2_1_sqmuxa ;
wire un7_dacsetpointreadaddress_cry_0 ;
wire un7_dacsetpointreadaddress ;
wire un7_dacsetpointreadaddress_cry_1 ;
wire un7_dacsetpointreadaddress_cry_2 ;
wire un7_dacsetpointreadaddress_cry_3 ;
wire un7_dacsetpointreadaddress_cry_4 ;
wire un7_dacsetpointreadaddress_cry_5 ;
wire un7_dacsetpointreadaddress_cry_6 ;
wire un7_dacsetpointreadaddress_cry_7 ;
wire un7_dacsetpointreadaddress_cry_8 ;
wire DacSetpointReadAddressChannel_s_270_FCO ;
wire DacSetpointReadAddressChannel_s_270_S ;
wire DacSetpointReadAddressChannel_s_270_Y ;
wire DacSetpointReadAddressChannel_lcry ;
wire un3_dacsetpointreadaddresschannellt4 ;
wire OVFL_CARRYOUT ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire shot_i ;
wire RamBusCE_i ;
wire RamBusWrnRd_i ;
wire RamBusCE1_i ;
wire N_2243 ;
wire N_2244 ;
wire Uart2RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire Uart2RxFifoFull ;
wire Uart3TxFifoEmpty ;
wire Uart1TxFifoEmpty ;
wire Uart2TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire Uart2TxFifoFull ;
wire Uart1TxFifoFull ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire Uart1RxFifoFull ;
wire Uart0RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart1RxFifoEmpty ;
wire Uart0RxFifoEmpty ;
wire ReadUart3 ;
wire ReadUart2 ;
wire ReadUart1 ;
wire ReadUart0 ;
wire WriteUart3 ;
wire WriteUart2 ;
wire WriteUart1 ;
wire WriteUart0 ;
wire Uart3FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire UartClk0 ;
wire CO0_5 ;
wire UartTxClk0 ;
wire Rxd0_i ;
wire UartClk1 ;
wire CO0_2 ;
wire CO0_3 ;
wire UartTxClk1 ;
wire Rxd1_i ;
wire UartClk2 ;
wire UartTxClk2 ;
wire Rxd2_i ;
wire UartClk3 ;
wire UartTxClk3 ;
wire N_251_i ;
wire DacBSetpointWritten ;
wire SpiRst ;
wire un1_rst_3_i ;
wire DacFSetpointWritten ;
wire DacESetpointWritten ;
wire DacDSetpointWritten ;
wire DacCSetpointWritten ;
wire SpiRst_0 ;
wire SpiRst_1 ;
wire SpiRst_2 ;
wire SpiRst_3 ;
wire LastWriteDac ;
wire N_867_i_i ;
  CFG1 WriteDacs_RNO (
	.A(DacWriteNextState_Z[0]),
	.Y(DacWriteNextState_i[0])
);
defparam WriteDacs_RNO.INIT=2'h1;
  SLE N_569_i_set (
	.Q(N_569_i_set_Z),
	.ADn(GND),
	.ALn(N_569_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(N_565),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_3010_i_set (
	.Q(N_3010_i_set_Z),
	.ADn(GND),
	.ALn(N_3010_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(N_548),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_3257_i_set (
	.Q(N_3257_i_set_Z),
	.ADn(GND),
	.ALn(N_3257_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(N_531),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_3009_i_set (
	.Q(N_3009_i_set_Z),
	.ADn(GND),
	.ALn(N_3009_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(N_514),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_251_i_set (
	.Q(N_251_i_set_Z),
	.ADn(GND),
	.ALn(N_251_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(N_490),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_3008_i_set (
	.Q(N_3008_i_set_Z),
	.ADn(GND),
	.ALn(N_3008_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(N_447),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressChannel[5]  (
	.Q(DacSetpointReadAddressChannel_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s_Z[5]),
	.EN(DacWriteNextState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressChannel[4]  (
	.Q(DacSetpointReadAddressChannel_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[4]),
	.EN(DacWriteNextState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressChannel[3]  (
	.Q(DacSetpointReadAddressChannel_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[3]),
	.EN(DacWriteNextState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressChannel[2]  (
	.Q(DacSetpointReadAddressChannel_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[2]),
	.EN(DacWriteNextState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressChannel[1]  (
	.Q(DacSetpointReadAddressChannel_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[1]),
	.EN(DacWriteNextState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressChannel[0]  (
	.Q(DacSetpointReadAddressChannel_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[0]),
	.EN(DacWriteNextState_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressController[0]  (
	.Q(DacSetpointReadAddressController_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_257_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressDac[1]  (
	.Q(DacSetpointReadAddressDac_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_93_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressDac[0]  (
	.Q(DacSetpointReadAddressDac_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_245_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressController[2]  (
	.Q(DacSetpointReadAddressController_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_261_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadAddressController[1]  (
	.Q(DacSetpointReadAddressController_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_259_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[8]  (
	.Q(DacWriteNextState_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[9]  (
	.Q(DacWriteNextState_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[10]  (
	.Q(DacWriteNextState_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[11]  (
	.Q(DacWriteNextState_Z[11]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[0]  (
	.Q(DacWriteNextState_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(m7_1_a2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[1]  (
	.Q(DacWriteNextState_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[2]  (
	.Q(DacWriteNextState_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_236),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[3]  (
	.Q(DacWriteNextState_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[4]  (
	.Q(DacWriteNextState_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_239),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[5]  (
	.Q(DacWriteNextState_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[6]  (
	.Q(DacWriteNextState_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_242),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacWriteNextState[7]  (
	.Q(DacWriteNextState_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE WriteDacs (
	.Q(TP8_c),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_287_i),
	.EN(DacWriteNextState_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[10]  (
	.Q(DacSetpoints_1_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[9]  (
	.Q(DacSetpoints_1_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[8]  (
	.Q(DacSetpoints_1_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[7]  (
	.Q(DacSetpoints_1_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[6]  (
	.Q(DacSetpoints_1_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[5]  (
	.Q(DacSetpoints_1_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[4]  (
	.Q(DacSetpoints_1_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[3]  (
	.Q(DacSetpoints_1_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[2]  (
	.Q(DacSetpoints_1_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[1]  (
	.Q(DacSetpoints_1_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[0]  (
	.Q(DacSetpoints_1_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[1]  (
	.Q(DacSetpoints_1_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[0]  (
	.Q(DacSetpoints_1_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[23]  (
	.Q(DacSetpoints_1_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[22]  (
	.Q(DacSetpoints_1_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[21]  (
	.Q(DacSetpoints_1_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[20]  (
	.Q(DacSetpoints_1_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[19]  (
	.Q(DacSetpoints_1_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[18]  (
	.Q(DacSetpoints_1_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[17]  (
	.Q(DacSetpoints_1_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[16]  (
	.Q(DacSetpoints_1_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[15]  (
	.Q(DacSetpoints_1_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[14]  (
	.Q(DacSetpoints_1_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[13]  (
	.Q(DacSetpoints_1_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[12]  (
	.Q(DacSetpoints_1_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_2[11]  (
	.Q(DacSetpoints_1_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[16]  (
	.Q(DacSetpoints_1_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[15]  (
	.Q(DacSetpoints_1_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[14]  (
	.Q(DacSetpoints_1_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[13]  (
	.Q(DacSetpoints_1_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[12]  (
	.Q(DacSetpoints_1_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[11]  (
	.Q(DacSetpoints_1_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[10]  (
	.Q(DacSetpoints_1_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[9]  (
	.Q(DacSetpoints_1_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[8]  (
	.Q(DacSetpoints_1_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[7]  (
	.Q(DacSetpoints_1_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[6]  (
	.Q(DacSetpoints_1_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[5]  (
	.Q(DacSetpoints_1_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[4]  (
	.Q(DacSetpoints_1_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[3]  (
	.Q(DacSetpoints_1_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[2]  (
	.Q(DacSetpoints_1_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[7]  (
	.Q(DacSetpoints_1_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[6]  (
	.Q(DacSetpoints_1_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[5]  (
	.Q(DacSetpoints_1_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[4]  (
	.Q(DacSetpoints_1_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[3]  (
	.Q(DacSetpoints_1_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[2]  (
	.Q(DacSetpoints_1_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[1]  (
	.Q(DacSetpoints_1_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[0]  (
	.Q(DacSetpoints_1_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[23]  (
	.Q(DacSetpoints_1_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[22]  (
	.Q(DacSetpoints_1_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[21]  (
	.Q(DacSetpoints_1_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[20]  (
	.Q(DacSetpoints_1_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[19]  (
	.Q(DacSetpoints_1_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[18]  (
	.Q(DacSetpoints_1_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_1[17]  (
	.Q(DacSetpoints_1_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[22]  (
	.Q(DacSetpoints_1_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[21]  (
	.Q(DacSetpoints_1_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[20]  (
	.Q(DacSetpoints_1_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[19]  (
	.Q(DacSetpoints_1_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[18]  (
	.Q(DacSetpoints_1_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[17]  (
	.Q(DacSetpoints_1_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[16]  (
	.Q(DacSetpoints_1_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[15]  (
	.Q(DacSetpoints_1_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[14]  (
	.Q(DacSetpoints_1_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[13]  (
	.Q(DacSetpoints_1_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[12]  (
	.Q(DacSetpoints_1_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[11]  (
	.Q(DacSetpoints_1_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[10]  (
	.Q(DacSetpoints_1_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[9]  (
	.Q(DacSetpoints_1_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[8]  (
	.Q(DacSetpoints_1_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[13]  (
	.Q(DacSetpoints_0_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[12]  (
	.Q(DacSetpoints_0_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[11]  (
	.Q(DacSetpoints_0_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[10]  (
	.Q(DacSetpoints_0_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[9]  (
	.Q(DacSetpoints_0_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[8]  (
	.Q(DacSetpoints_0_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[7]  (
	.Q(DacSetpoints_0_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[6]  (
	.Q(DacSetpoints_0_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[5]  (
	.Q(DacSetpoints_0_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[4]  (
	.Q(DacSetpoints_0_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[3]  (
	.Q(DacSetpoints_0_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[2]  (
	.Q(DacSetpoints_0_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[1]  (
	.Q(DacSetpoints_0_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[0]  (
	.Q(DacSetpoints_0_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_0[23]  (
	.Q(DacSetpoints_1_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[4]  (
	.Q(DacSetpoints_0_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[3]  (
	.Q(DacSetpoints_0_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[2]  (
	.Q(DacSetpoints_0_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[1]  (
	.Q(DacSetpoints_0_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[0]  (
	.Q(DacSetpoints_0_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[23]  (
	.Q(DacSetpoints_0_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[22]  (
	.Q(DacSetpoints_0_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[21]  (
	.Q(DacSetpoints_0_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[20]  (
	.Q(DacSetpoints_0_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[19]  (
	.Q(DacSetpoints_0_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[18]  (
	.Q(DacSetpoints_0_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[17]  (
	.Q(DacSetpoints_0_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[16]  (
	.Q(DacSetpoints_0_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[15]  (
	.Q(DacSetpoints_0_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_3[14]  (
	.Q(DacSetpoints_0_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[19]  (
	.Q(DacSetpoints_0_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[18]  (
	.Q(DacSetpoints_0_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[17]  (
	.Q(DacSetpoints_0_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[16]  (
	.Q(DacSetpoints_0_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[15]  (
	.Q(DacSetpoints_0_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[14]  (
	.Q(DacSetpoints_0_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[13]  (
	.Q(DacSetpoints_0_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[12]  (
	.Q(DacSetpoints_0_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[11]  (
	.Q(DacSetpoints_0_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[10]  (
	.Q(DacSetpoints_0_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[9]  (
	.Q(DacSetpoints_0_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[8]  (
	.Q(DacSetpoints_0_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[7]  (
	.Q(DacSetpoints_0_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[6]  (
	.Q(DacSetpoints_0_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[5]  (
	.Q(DacSetpoints_0_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[10]  (
	.Q(DacSetpoints_0_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[9]  (
	.Q(DacSetpoints_0_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[8]  (
	.Q(DacSetpoints_0_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[7]  (
	.Q(DacSetpoints_0_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[6]  (
	.Q(DacSetpoints_0_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[5]  (
	.Q(DacSetpoints_0_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[4]  (
	.Q(DacSetpoints_0_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[3]  (
	.Q(DacSetpoints_0_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[2]  (
	.Q(DacSetpoints_0_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[1]  (
	.Q(DacSetpoints_0_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[0]  (
	.Q(DacSetpoints_0_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[23]  (
	.Q(DacSetpoints_0_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[22]  (
	.Q(DacSetpoints_0_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[21]  (
	.Q(DacSetpoints_0_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_2[20]  (
	.Q(DacSetpoints_0_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[1]  (
	.Q(DacSetpoints_0_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[0]  (
	.Q(DacSetpoints_0_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[23]  (
	.Q(DacSetpoints_0_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[22]  (
	.Q(DacSetpoints_0_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[21]  (
	.Q(DacSetpoints_0_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[20]  (
	.Q(DacSetpoints_0_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[19]  (
	.Q(DacSetpoints_0_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[18]  (
	.Q(DacSetpoints_0_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[17]  (
	.Q(DacSetpoints_0_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[16]  (
	.Q(DacSetpoints_0_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[15]  (
	.Q(DacSetpoints_0_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[14]  (
	.Q(DacSetpoints_0_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[13]  (
	.Q(DacSetpoints_0_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[12]  (
	.Q(DacSetpoints_0_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_1[11]  (
	.Q(DacSetpoints_0_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[16]  (
	.Q(DacSetpoints_0_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[15]  (
	.Q(DacSetpoints_0_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[14]  (
	.Q(DacSetpoints_0_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[13]  (
	.Q(DacSetpoints_0_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[12]  (
	.Q(DacSetpoints_0_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[11]  (
	.Q(DacSetpoints_0_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[10]  (
	.Q(DacSetpoints_0_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[9]  (
	.Q(DacSetpoints_0_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[8]  (
	.Q(DacSetpoints_0_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[7]  (
	.Q(DacSetpoints_0_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[6]  (
	.Q(DacSetpoints_0_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[5]  (
	.Q(DacSetpoints_0_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[4]  (
	.Q(DacSetpoints_0_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[3]  (
	.Q(DacSetpoints_0_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[2]  (
	.Q(DacSetpoints_0_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadedAddressDac[1]  (
	.Q(DacSetpointReadedAddressDac_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadedAddressDac_2[1]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadedAddressDac[0]  (
	.Q(DacSetpointReadedAddressDac_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadedAddressDac_2[0]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadedAddressController[2]  (
	.Q(DacSetpointReadedAddressController_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadedAddressController_2[2]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadedAddressController[1]  (
	.Q(DacSetpointReadedAddressController_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadedAddressController_2[1]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpointReadedAddressController[0]  (
	.Q(DacSetpointReadedAddressController_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadedAddressController_2[0]),
	.EN(N_288_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[23]  (
	.Q(DacSetpoints_0_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[22]  (
	.Q(DacSetpoints_0_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[21]  (
	.Q(DacSetpoints_0_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[20]  (
	.Q(DacSetpoints_0_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[19]  (
	.Q(DacSetpoints_0_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[18]  (
	.Q(DacSetpoints_0_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_0_0[17]  (
	.Q(DacSetpoints_0_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[8]  (
	.Q(DacSetpoints_5_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[7]  (
	.Q(DacSetpoints_5_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[6]  (
	.Q(DacSetpoints_5_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[5]  (
	.Q(DacSetpoints_5_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[4]  (
	.Q(DacSetpoints_5_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[3]  (
	.Q(DacSetpoints_5_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[2]  (
	.Q(DacSetpoints_5_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[1]  (
	.Q(DacSetpoints_5_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[0]  (
	.Q(DacSetpoints_5_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[23]  (
	.Q(DacSetpoints_5_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[22]  (
	.Q(DacSetpoints_5_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[21]  (
	.Q(DacSetpoints_5_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[20]  (
	.Q(DacSetpoints_5_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[19]  (
	.Q(DacSetpoints_5_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[18]  (
	.Q(DacSetpoints_5_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[17]  (
	.Q(DacSetpoints_5_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[16]  (
	.Q(DacSetpoints_5_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[15]  (
	.Q(DacSetpoints_5_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[14]  (
	.Q(DacSetpoints_5_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[13]  (
	.Q(DacSetpoints_5_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[12]  (
	.Q(DacSetpoints_5_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[11]  (
	.Q(DacSetpoints_5_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[10]  (
	.Q(DacSetpoints_5_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_1[9]  (
	.Q(DacSetpoints_5_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[14]  (
	.Q(DacSetpoints_5_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[13]  (
	.Q(DacSetpoints_5_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[12]  (
	.Q(DacSetpoints_5_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[11]  (
	.Q(DacSetpoints_5_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[10]  (
	.Q(DacSetpoints_5_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[9]  (
	.Q(DacSetpoints_5_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[8]  (
	.Q(DacSetpoints_5_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[7]  (
	.Q(DacSetpoints_5_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[6]  (
	.Q(DacSetpoints_5_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[5]  (
	.Q(DacSetpoints_5_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[4]  (
	.Q(DacSetpoints_5_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[3]  (
	.Q(DacSetpoints_5_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[2]  (
	.Q(DacSetpoints_5_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[1]  (
	.Q(DacSetpoints_5_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[0]  (
	.Q(DacSetpoints_5_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[5]  (
	.Q(DacSetpoints_4_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[4]  (
	.Q(DacSetpoints_4_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[3]  (
	.Q(DacSetpoints_4_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[2]  (
	.Q(DacSetpoints_4_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[1]  (
	.Q(DacSetpoints_4_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[0]  (
	.Q(DacSetpoints_4_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[23]  (
	.Q(DacSetpoints_5_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[22]  (
	.Q(DacSetpoints_5_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[21]  (
	.Q(DacSetpoints_5_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[20]  (
	.Q(DacSetpoints_5_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[19]  (
	.Q(DacSetpoints_5_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[18]  (
	.Q(DacSetpoints_5_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[17]  (
	.Q(DacSetpoints_5_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[16]  (
	.Q(DacSetpoints_5_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_0[15]  (
	.Q(DacSetpoints_5_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[20]  (
	.Q(DacSetpoints_4_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[19]  (
	.Q(DacSetpoints_4_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[18]  (
	.Q(DacSetpoints_4_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[17]  (
	.Q(DacSetpoints_4_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[16]  (
	.Q(DacSetpoints_4_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[15]  (
	.Q(DacSetpoints_4_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[14]  (
	.Q(DacSetpoints_4_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[13]  (
	.Q(DacSetpoints_4_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[12]  (
	.Q(DacSetpoints_4_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[11]  (
	.Q(DacSetpoints_4_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[10]  (
	.Q(DacSetpoints_4_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[9]  (
	.Q(DacSetpoints_4_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[8]  (
	.Q(DacSetpoints_4_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[7]  (
	.Q(DacSetpoints_4_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[6]  (
	.Q(DacSetpoints_4_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[11]  (
	.Q(DacSetpoints_4_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[10]  (
	.Q(DacSetpoints_4_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[9]  (
	.Q(DacSetpoints_4_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[8]  (
	.Q(DacSetpoints_4_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[7]  (
	.Q(DacSetpoints_4_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[6]  (
	.Q(DacSetpoints_4_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[5]  (
	.Q(DacSetpoints_4_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[4]  (
	.Q(DacSetpoints_4_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[3]  (
	.Q(DacSetpoints_4_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[2]  (
	.Q(DacSetpoints_4_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[1]  (
	.Q(DacSetpoints_4_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[0]  (
	.Q(DacSetpoints_4_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[23]  (
	.Q(DacSetpoints_4_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[22]  (
	.Q(DacSetpoints_4_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_3[21]  (
	.Q(DacSetpoints_4_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[2]  (
	.Q(DacSetpoints_4_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[1]  (
	.Q(DacSetpoints_4_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[0]  (
	.Q(DacSetpoints_4_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[23]  (
	.Q(DacSetpoints_4_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[22]  (
	.Q(DacSetpoints_4_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[21]  (
	.Q(DacSetpoints_4_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[20]  (
	.Q(DacSetpoints_4_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[19]  (
	.Q(DacSetpoints_4_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[18]  (
	.Q(DacSetpoints_4_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[17]  (
	.Q(DacSetpoints_4_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[16]  (
	.Q(DacSetpoints_4_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[15]  (
	.Q(DacSetpoints_4_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[14]  (
	.Q(DacSetpoints_4_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[13]  (
	.Q(DacSetpoints_4_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_2[12]  (
	.Q(DacSetpoints_4_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[17]  (
	.Q(DacSetpoints_4_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[16]  (
	.Q(DacSetpoints_4_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[15]  (
	.Q(DacSetpoints_4_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[14]  (
	.Q(DacSetpoints_4_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[13]  (
	.Q(DacSetpoints_4_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[12]  (
	.Q(DacSetpoints_4_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[11]  (
	.Q(DacSetpoints_4_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[10]  (
	.Q(DacSetpoints_4_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[9]  (
	.Q(DacSetpoints_4_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[8]  (
	.Q(DacSetpoints_4_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[7]  (
	.Q(DacSetpoints_4_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[6]  (
	.Q(DacSetpoints_4_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[5]  (
	.Q(DacSetpoints_4_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[4]  (
	.Q(DacSetpoints_4_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[3]  (
	.Q(DacSetpoints_4_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[8]  (
	.Q(DacSetpoints_4_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[7]  (
	.Q(DacSetpoints_4_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[6]  (
	.Q(DacSetpoints_4_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[5]  (
	.Q(DacSetpoints_4_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[4]  (
	.Q(DacSetpoints_4_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[3]  (
	.Q(DacSetpoints_4_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[2]  (
	.Q(DacSetpoints_4_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[1]  (
	.Q(DacSetpoints_4_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[0]  (
	.Q(DacSetpoints_4_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[23]  (
	.Q(DacSetpoints_4_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[22]  (
	.Q(DacSetpoints_4_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[21]  (
	.Q(DacSetpoints_4_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[20]  (
	.Q(DacSetpoints_4_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[19]  (
	.Q(DacSetpoints_4_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_1[18]  (
	.Q(DacSetpoints_4_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[23]  (
	.Q(DacSetpoints_4_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[22]  (
	.Q(DacSetpoints_4_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[21]  (
	.Q(DacSetpoints_4_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[20]  (
	.Q(DacSetpoints_4_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[19]  (
	.Q(DacSetpoints_4_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[18]  (
	.Q(DacSetpoints_4_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[17]  (
	.Q(DacSetpoints_4_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[16]  (
	.Q(DacSetpoints_4_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[15]  (
	.Q(DacSetpoints_4_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[14]  (
	.Q(DacSetpoints_4_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[13]  (
	.Q(DacSetpoints_4_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[12]  (
	.Q(DacSetpoints_4_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[11]  (
	.Q(DacSetpoints_4_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[10]  (
	.Q(DacSetpoints_4_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_4_0[9]  (
	.Q(DacSetpoints_4_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[14]  (
	.Q(DacSetpoints_3_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[13]  (
	.Q(DacSetpoints_3_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[12]  (
	.Q(DacSetpoints_3_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[11]  (
	.Q(DacSetpoints_3_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[10]  (
	.Q(DacSetpoints_3_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[9]  (
	.Q(DacSetpoints_3_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[8]  (
	.Q(DacSetpoints_3_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[7]  (
	.Q(DacSetpoints_3_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[6]  (
	.Q(DacSetpoints_3_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[5]  (
	.Q(DacSetpoints_3_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[4]  (
	.Q(DacSetpoints_3_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[3]  (
	.Q(DacSetpoints_3_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[2]  (
	.Q(DacSetpoints_3_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[1]  (
	.Q(DacSetpoints_3_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[0]  (
	.Q(DacSetpoints_3_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[5]  (
	.Q(DacSetpoints_3_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[4]  (
	.Q(DacSetpoints_3_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[3]  (
	.Q(DacSetpoints_3_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[2]  (
	.Q(DacSetpoints_3_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[1]  (
	.Q(DacSetpoints_3_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[0]  (
	.Q(DacSetpoints_3_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[23]  (
	.Q(DacSetpoints_3_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[22]  (
	.Q(DacSetpoints_3_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[21]  (
	.Q(DacSetpoints_3_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[20]  (
	.Q(DacSetpoints_3_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[19]  (
	.Q(DacSetpoints_3_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[18]  (
	.Q(DacSetpoints_3_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[17]  (
	.Q(DacSetpoints_3_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[16]  (
	.Q(DacSetpoints_3_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_3[15]  (
	.Q(DacSetpoints_3_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[20]  (
	.Q(DacSetpoints_3_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[19]  (
	.Q(DacSetpoints_3_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[18]  (
	.Q(DacSetpoints_3_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[17]  (
	.Q(DacSetpoints_3_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[16]  (
	.Q(DacSetpoints_3_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[15]  (
	.Q(DacSetpoints_3_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[14]  (
	.Q(DacSetpoints_3_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[13]  (
	.Q(DacSetpoints_3_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[12]  (
	.Q(DacSetpoints_3_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[11]  (
	.Q(DacSetpoints_3_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[10]  (
	.Q(DacSetpoints_3_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[9]  (
	.Q(DacSetpoints_3_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[8]  (
	.Q(DacSetpoints_3_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[7]  (
	.Q(DacSetpoints_3_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[6]  (
	.Q(DacSetpoints_3_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[11]  (
	.Q(DacSetpoints_3_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[10]  (
	.Q(DacSetpoints_3_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[9]  (
	.Q(DacSetpoints_3_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[8]  (
	.Q(DacSetpoints_3_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[7]  (
	.Q(DacSetpoints_3_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[6]  (
	.Q(DacSetpoints_3_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[5]  (
	.Q(DacSetpoints_3_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[4]  (
	.Q(DacSetpoints_3_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[3]  (
	.Q(DacSetpoints_3_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[2]  (
	.Q(DacSetpoints_3_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[1]  (
	.Q(DacSetpoints_3_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[0]  (
	.Q(DacSetpoints_3_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[23]  (
	.Q(DacSetpoints_3_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[22]  (
	.Q(DacSetpoints_3_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_2[21]  (
	.Q(DacSetpoints_3_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[2]  (
	.Q(DacSetpoints_3_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[1]  (
	.Q(DacSetpoints_3_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[0]  (
	.Q(DacSetpoints_3_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[23]  (
	.Q(DacSetpoints_3_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[22]  (
	.Q(DacSetpoints_3_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[21]  (
	.Q(DacSetpoints_3_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[20]  (
	.Q(DacSetpoints_3_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[19]  (
	.Q(DacSetpoints_3_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[18]  (
	.Q(DacSetpoints_3_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[17]  (
	.Q(DacSetpoints_3_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[16]  (
	.Q(DacSetpoints_3_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[15]  (
	.Q(DacSetpoints_3_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[14]  (
	.Q(DacSetpoints_3_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[13]  (
	.Q(DacSetpoints_3_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_1[12]  (
	.Q(DacSetpoints_3_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[17]  (
	.Q(DacSetpoints_3_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[16]  (
	.Q(DacSetpoints_3_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[15]  (
	.Q(DacSetpoints_3_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[14]  (
	.Q(DacSetpoints_3_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[13]  (
	.Q(DacSetpoints_3_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[12]  (
	.Q(DacSetpoints_3_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[11]  (
	.Q(DacSetpoints_3_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[10]  (
	.Q(DacSetpoints_3_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[9]  (
	.Q(DacSetpoints_3_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[8]  (
	.Q(DacSetpoints_3_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[7]  (
	.Q(DacSetpoints_3_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[6]  (
	.Q(DacSetpoints_3_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[5]  (
	.Q(DacSetpoints_3_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[4]  (
	.Q(DacSetpoints_3_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[3]  (
	.Q(DacSetpoints_3_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[8]  (
	.Q(DacSetpoints_2_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[7]  (
	.Q(DacSetpoints_2_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[6]  (
	.Q(DacSetpoints_2_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[5]  (
	.Q(DacSetpoints_2_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[4]  (
	.Q(DacSetpoints_2_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[3]  (
	.Q(DacSetpoints_2_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[2]  (
	.Q(DacSetpoints_2_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[1]  (
	.Q(DacSetpoints_2_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[0]  (
	.Q(DacSetpoints_2_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[23]  (
	.Q(DacSetpoints_3_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[22]  (
	.Q(DacSetpoints_3_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[21]  (
	.Q(DacSetpoints_3_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[20]  (
	.Q(DacSetpoints_3_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[19]  (
	.Q(DacSetpoints_3_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_3_0[18]  (
	.Q(DacSetpoints_3_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[23]  (
	.Q(DacSetpoints_2_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[22]  (
	.Q(DacSetpoints_2_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[21]  (
	.Q(DacSetpoints_2_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[20]  (
	.Q(DacSetpoints_2_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[19]  (
	.Q(DacSetpoints_2_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[18]  (
	.Q(DacSetpoints_2_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[17]  (
	.Q(DacSetpoints_2_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[16]  (
	.Q(DacSetpoints_2_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[15]  (
	.Q(DacSetpoints_2_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[14]  (
	.Q(DacSetpoints_2_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[13]  (
	.Q(DacSetpoints_2_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[12]  (
	.Q(DacSetpoints_2_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[11]  (
	.Q(DacSetpoints_2_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[10]  (
	.Q(DacSetpoints_2_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_3[9]  (
	.Q(DacSetpoints_2_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[14]  (
	.Q(DacSetpoints_2_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[13]  (
	.Q(DacSetpoints_2_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[12]  (
	.Q(DacSetpoints_2_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[11]  (
	.Q(DacSetpoints_2_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[10]  (
	.Q(DacSetpoints_2_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[9]  (
	.Q(DacSetpoints_2_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[8]  (
	.Q(DacSetpoints_2_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[7]  (
	.Q(DacSetpoints_2_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[6]  (
	.Q(DacSetpoints_2_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[5]  (
	.Q(DacSetpoints_2_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[4]  (
	.Q(DacSetpoints_2_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[3]  (
	.Q(DacSetpoints_2_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[2]  (
	.Q(DacSetpoints_2_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[1]  (
	.Q(DacSetpoints_2_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[0]  (
	.Q(DacSetpoints_2_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[5]  (
	.Q(DacSetpoints_2_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[4]  (
	.Q(DacSetpoints_2_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[3]  (
	.Q(DacSetpoints_2_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[2]  (
	.Q(DacSetpoints_2_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[1]  (
	.Q(DacSetpoints_2_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[0]  (
	.Q(DacSetpoints_2_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[23]  (
	.Q(DacSetpoints_2_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[22]  (
	.Q(DacSetpoints_2_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[21]  (
	.Q(DacSetpoints_2_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[20]  (
	.Q(DacSetpoints_2_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[19]  (
	.Q(DacSetpoints_2_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[18]  (
	.Q(DacSetpoints_2_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[17]  (
	.Q(DacSetpoints_2_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[16]  (
	.Q(DacSetpoints_2_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_2[15]  (
	.Q(DacSetpoints_2_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[20]  (
	.Q(DacSetpoints_2_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[19]  (
	.Q(DacSetpoints_2_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[18]  (
	.Q(DacSetpoints_2_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[17]  (
	.Q(DacSetpoints_2_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[16]  (
	.Q(DacSetpoints_2_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[15]  (
	.Q(DacSetpoints_2_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[14]  (
	.Q(DacSetpoints_2_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[13]  (
	.Q(DacSetpoints_2_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[12]  (
	.Q(DacSetpoints_2_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[11]  (
	.Q(DacSetpoints_2_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[10]  (
	.Q(DacSetpoints_2_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[9]  (
	.Q(DacSetpoints_2_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[8]  (
	.Q(DacSetpoints_2_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[7]  (
	.Q(DacSetpoints_2_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[6]  (
	.Q(DacSetpoints_2_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[11]  (
	.Q(DacSetpoints_2_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[10]  (
	.Q(DacSetpoints_2_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[9]  (
	.Q(DacSetpoints_2_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[8]  (
	.Q(DacSetpoints_2_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[7]  (
	.Q(DacSetpoints_2_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[6]  (
	.Q(DacSetpoints_2_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[5]  (
	.Q(DacSetpoints_2_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[4]  (
	.Q(DacSetpoints_2_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[3]  (
	.Q(DacSetpoints_2_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[2]  (
	.Q(DacSetpoints_2_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[1]  (
	.Q(DacSetpoints_2_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[0]  (
	.Q(DacSetpoints_2_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[23]  (
	.Q(DacSetpoints_2_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[22]  (
	.Q(DacSetpoints_2_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_1[21]  (
	.Q(DacSetpoints_2_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[2]  (
	.Q(DacSetpoints_1_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[1]  (
	.Q(DacSetpoints_1_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[0]  (
	.Q(DacSetpoints_1_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[23]  (
	.Q(DacSetpoints_2_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[22]  (
	.Q(DacSetpoints_2_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[21]  (
	.Q(DacSetpoints_2_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[20]  (
	.Q(DacSetpoints_2_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[19]  (
	.Q(DacSetpoints_2_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[18]  (
	.Q(DacSetpoints_2_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[17]  (
	.Q(DacSetpoints_2_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[16]  (
	.Q(DacSetpoints_2_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[15]  (
	.Q(DacSetpoints_2_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[14]  (
	.Q(DacSetpoints_2_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[13]  (
	.Q(DacSetpoints_2_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_2_0[12]  (
	.Q(DacSetpoints_2_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[17]  (
	.Q(DacSetpoints_1_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[16]  (
	.Q(DacSetpoints_1_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[15]  (
	.Q(DacSetpoints_1_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[14]  (
	.Q(DacSetpoints_1_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[13]  (
	.Q(DacSetpoints_1_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[12]  (
	.Q(DacSetpoints_1_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[11]  (
	.Q(DacSetpoints_1_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[10]  (
	.Q(DacSetpoints_1_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[9]  (
	.Q(DacSetpoints_1_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[8]  (
	.Q(DacSetpoints_1_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[7]  (
	.Q(DacSetpoints_1_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[6]  (
	.Q(DacSetpoints_1_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[5]  (
	.Q(DacSetpoints_1_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[4]  (
	.Q(DacSetpoints_1_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[3]  (
	.Q(DacSetpoints_1_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsD_i[0]  (
	.Q(nCsD_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2989_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsE_i[3]  (
	.Q(nCsE_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3006_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsE_i[2]  (
	.Q(nCsE_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3000_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsE_i[1]  (
	.Q(nCsE_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2994_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsE_i[0]  (
	.Q(nCsE_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2988_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsF_i[3]  (
	.Q(nCsF_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3003_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsF_i[2]  (
	.Q(nCsF_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2996_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsF_i[1]  (
	.Q(nCsF_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2995_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsF_i[0]  (
	.Q(nCsF_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2985_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[23]  (
	.Q(DacSetpoints_1_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[22]  (
	.Q(DacSetpoints_1_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[21]  (
	.Q(DacSetpoints_1_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[20]  (
	.Q(DacSetpoints_1_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[19]  (
	.Q(DacSetpoints_1_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_1_3[18]  (
	.Q(DacSetpoints_1_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsA_i[3]  (
	.Q(nCsA_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3005_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsA_i[2]  (
	.Q(nCsA_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2998_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsA_i[1]  (
	.Q(nCsA_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_200_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsA_i[0]  (
	.Q(nCsA_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2986_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsB_i[3]  (
	.Q(nCsB_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3002_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsB_i[2]  (
	.Q(nCsB_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2999_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsB_i[1]  (
	.Q(nCsB_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2992_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsB_i[0]  (
	.Q(nCsB_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2984_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsC_i[3]  (
	.Q(nCsC_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3004_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsC_i[2]  (
	.Q(nCsC_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3001_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsC_i[1]  (
	.Q(nCsC_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2991_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsC_i[0]  (
	.Q(nCsC_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2987_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsD_i[3]  (
	.Q(nCsD_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3007_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsD_i[2]  (
	.Q(nCsD_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2997_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \nCsDacsD_i[1]  (
	.Q(nCsD_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2993_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[10]  (
	.Q(DacFSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[10]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[9]  (
	.Q(DacFSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[9]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[8]  (
	.Q(DacFSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[8]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[7]  (
	.Q(DacFSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[7]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[6]  (
	.Q(DacFSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[6]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[5]  (
	.Q(DacFSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[5]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[4]  (
	.Q(DacFSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[4]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[3]  (
	.Q(DacFSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[3]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[2]  (
	.Q(DacFSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[2]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[1]  (
	.Q(DacFSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[1]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[0]  (
	.Q(DacFSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[0]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \StateOut[3]  (
	.Q(TP4_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_286_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \StateOut[2]  (
	.Q(TP3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_285_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \StateOut[1]  (
	.Q(TP2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_284_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \StateOut[0]  (
	.Q(TP1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_13[0]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[1]  (
	.Q(DacESetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[1]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[0]  (
	.Q(DacESetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[0]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[23]  (
	.Q(DacFSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[23]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[22]  (
	.Q(DacFSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[22]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[21]  (
	.Q(DacFSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[21]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[20]  (
	.Q(DacFSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[20]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[19]  (
	.Q(DacFSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[19]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[18]  (
	.Q(DacFSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[18]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[17]  (
	.Q(DacFSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[17]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[16]  (
	.Q(DacFSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[16]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[15]  (
	.Q(DacFSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[15]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[14]  (
	.Q(DacFSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[14]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[13]  (
	.Q(DacFSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[13]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[12]  (
	.Q(DacFSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[12]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacFSetpointToWrite[11]  (
	.Q(DacFSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_5_0_iv_0[11]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[16]  (
	.Q(DacESetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[16]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[15]  (
	.Q(DacESetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[15]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[14]  (
	.Q(DacESetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[14]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[13]  (
	.Q(DacESetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[13]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[12]  (
	.Q(DacESetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[12]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[11]  (
	.Q(DacESetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[11]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[10]  (
	.Q(DacESetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[10]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[9]  (
	.Q(DacESetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[9]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[8]  (
	.Q(DacESetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[8]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[7]  (
	.Q(DacESetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[7]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[6]  (
	.Q(DacESetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[6]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[5]  (
	.Q(DacESetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[5]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[4]  (
	.Q(DacESetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[4]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[3]  (
	.Q(DacESetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[3]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[2]  (
	.Q(DacESetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[2]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[7]  (
	.Q(DacDSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[7]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[6]  (
	.Q(DacDSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[6]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[5]  (
	.Q(DacDSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[5]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[4]  (
	.Q(DacDSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[4]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[3]  (
	.Q(DacDSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[3]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[2]  (
	.Q(DacDSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[2]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[1]  (
	.Q(DacDSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[1]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[0]  (
	.Q(DacDSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[0]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[23]  (
	.Q(DacESetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[23]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[22]  (
	.Q(DacESetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[22]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[21]  (
	.Q(DacESetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[21]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[20]  (
	.Q(DacESetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[20]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[19]  (
	.Q(DacESetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[19]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[18]  (
	.Q(DacESetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[18]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacESetpointToWrite[17]  (
	.Q(DacESetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_4_0_iv_0[17]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[22]  (
	.Q(DacDSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[22]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[21]  (
	.Q(DacDSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[21]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[20]  (
	.Q(DacDSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[20]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[19]  (
	.Q(DacDSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[19]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[18]  (
	.Q(DacDSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[18]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[17]  (
	.Q(DacDSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[17]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[16]  (
	.Q(DacDSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[16]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[15]  (
	.Q(DacDSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[15]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[14]  (
	.Q(DacDSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[14]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[13]  (
	.Q(DacDSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[13]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[12]  (
	.Q(DacDSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[12]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[11]  (
	.Q(DacDSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[11]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[10]  (
	.Q(DacDSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[10]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[9]  (
	.Q(DacDSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[9]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[8]  (
	.Q(DacDSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[8]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[13]  (
	.Q(DacCSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[13]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[12]  (
	.Q(DacCSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[12]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[11]  (
	.Q(DacCSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[11]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[10]  (
	.Q(DacCSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[10]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[9]  (
	.Q(DacCSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[9]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[8]  (
	.Q(DacCSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[8]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[7]  (
	.Q(DacCSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[7]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[6]  (
	.Q(DacCSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[6]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[5]  (
	.Q(DacCSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[5]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[4]  (
	.Q(DacCSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[4]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[3]  (
	.Q(DacCSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[3]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[2]  (
	.Q(DacCSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[2]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[1]  (
	.Q(DacCSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[1]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[0]  (
	.Q(DacCSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[0]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacDSetpointToWrite[23]  (
	.Q(DacDSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_3_0_iv_0[23]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[4]  (
	.Q(DacBSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[4]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[3]  (
	.Q(DacBSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[3]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[2]  (
	.Q(DacBSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[2]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[1]  (
	.Q(DacBSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[1]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[0]  (
	.Q(DacBSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[0]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[23]  (
	.Q(DacCSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[23]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[22]  (
	.Q(DacCSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[22]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[21]  (
	.Q(DacCSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[21]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[20]  (
	.Q(DacCSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[20]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[19]  (
	.Q(DacCSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[19]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[18]  (
	.Q(DacCSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[18]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[17]  (
	.Q(DacCSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[17]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[16]  (
	.Q(DacCSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[16]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[15]  (
	.Q(DacCSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[15]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacCSetpointToWrite[14]  (
	.Q(DacCSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_2_0_iv_0[14]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[19]  (
	.Q(DacBSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[19]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[18]  (
	.Q(DacBSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[18]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[17]  (
	.Q(DacBSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[17]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[16]  (
	.Q(DacBSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[16]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[15]  (
	.Q(DacBSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[15]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[14]  (
	.Q(DacBSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[14]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[13]  (
	.Q(DacBSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[13]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[12]  (
	.Q(DacBSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[12]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[11]  (
	.Q(DacBSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[11]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[10]  (
	.Q(DacBSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[10]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[9]  (
	.Q(DacBSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[9]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[8]  (
	.Q(DacBSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[8]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[7]  (
	.Q(DacBSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[7]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[6]  (
	.Q(DacBSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[6]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[5]  (
	.Q(DacBSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[5]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[10]  (
	.Q(DacASetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[10]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[9]  (
	.Q(DacASetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[9]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[8]  (
	.Q(DacASetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[8]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[7]  (
	.Q(DacASetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[7]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[6]  (
	.Q(DacASetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[6]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[5]  (
	.Q(DacASetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[5]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[4]  (
	.Q(DacASetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[4]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[3]  (
	.Q(DacASetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[3]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[2]  (
	.Q(DacASetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[2]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[1]  (
	.Q(DacASetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[1]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[0]  (
	.Q(DacASetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[0]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[23]  (
	.Q(DacBSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[23]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[22]  (
	.Q(DacBSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[22]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[21]  (
	.Q(DacBSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[21]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacBSetpointToWrite[20]  (
	.Q(DacBSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_1_0_iv_0[20]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[1]  (
	.Q(DacSetpoints_5_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[0]  (
	.Q(DacSetpoints_5_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[23]  (
	.Q(DacASetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[23]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[22]  (
	.Q(DacASetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[22]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[21]  (
	.Q(DacASetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[21]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[20]  (
	.Q(DacASetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[20]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[19]  (
	.Q(DacASetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[19]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[18]  (
	.Q(DacASetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[18]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[17]  (
	.Q(DacASetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[17]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[16]  (
	.Q(DacASetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[16]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[15]  (
	.Q(DacASetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[15]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[14]  (
	.Q(DacASetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[14]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[13]  (
	.Q(DacASetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[13]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[12]  (
	.Q(DacASetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[12]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacASetpointToWrite[11]  (
	.Q(DacASetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpoints_0_0_iv_0[11]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[16]  (
	.Q(DacSetpoints_5_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[15]  (
	.Q(DacSetpoints_5_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[14]  (
	.Q(DacSetpoints_5_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[13]  (
	.Q(DacSetpoints_5_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[12]  (
	.Q(DacSetpoints_5_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[11]  (
	.Q(DacSetpoints_5_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[10]  (
	.Q(DacSetpoints_5_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[9]  (
	.Q(DacSetpoints_5_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[8]  (
	.Q(DacSetpoints_5_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[7]  (
	.Q(DacSetpoints_5_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[6]  (
	.Q(DacSetpoints_5_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[5]  (
	.Q(DacSetpoints_5_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[4]  (
	.Q(DacSetpoints_5_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[3]  (
	.Q(DacSetpoints_5_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[2]  (
	.Q(DacSetpoints_5_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[7]  (
	.Q(DacSetpoints_5_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[6]  (
	.Q(DacSetpoints_5_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[5]  (
	.Q(DacSetpoints_5_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[4]  (
	.Q(DacSetpoints_5_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[3]  (
	.Q(DacSetpoints_5_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[2]  (
	.Q(DacSetpoints_5_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[1]  (
	.Q(DacSetpoints_5_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[0]  (
	.Q(DacSetpoints_5_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[23]  (
	.Q(DacSetpoints_5_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[22]  (
	.Q(DacSetpoints_5_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[21]  (
	.Q(DacSetpoints_5_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[20]  (
	.Q(DacSetpoints_5_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[19]  (
	.Q(DacSetpoints_5_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[18]  (
	.Q(DacSetpoints_5_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_3[17]  (
	.Q(DacSetpoints_5_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[22]  (
	.Q(DacSetpoints_5_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[21]  (
	.Q(DacSetpoints_5_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[20]  (
	.Q(DacSetpoints_5_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[19]  (
	.Q(DacSetpoints_5_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[18]  (
	.Q(DacSetpoints_5_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[17]  (
	.Q(DacSetpoints_5_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[16]  (
	.Q(DacSetpoints_5_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[15]  (
	.Q(DacSetpoints_5_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[14]  (
	.Q(DacSetpoints_5_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[13]  (
	.Q(DacSetpoints_5_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[12]  (
	.Q(DacSetpoints_5_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[11]  (
	.Q(DacSetpoints_5_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[10]  (
	.Q(DacSetpoints_5_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[9]  (
	.Q(DacSetpoints_5_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[8]  (
	.Q(DacSetpoints_5_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1432
  SLE \DacSetpoints_5_2[23]  (
	.Q(DacSetpoints_5_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNI5ULI[0]  (
	.FCO(un7_dacsetpointreadaddress_cry_0),
	.S(DacSetpointReadAddressChannel_RNI5ULI_S[0]),
	.Y(DacSetpointReadAddressChannel_RNI5ULI_Y[0]),
	.B(un7_dacsetpointreadaddress),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[0]),
	.FCI(GND)
);
defparam \DacSetpointReadAddressChannel_RNI5ULI[0] .INIT=20'h555AA;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNIBTB51[1]  (
	.FCO(un7_dacsetpointreadaddress_cry_1),
	.S(DacSetpointReadAddressChannel_RNIBTB51_S[1]),
	.Y(DacSetpointReadAddressChannel_RNIBTB51_Y[1]),
	.B(un7_dacsetpointreadaddress_0[1]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[1]),
	.FCI(un7_dacsetpointreadaddress_cry_0)
);
defparam \DacSetpointReadAddressChannel_RNIBTB51[1] .INIT=20'h555AA;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNIIT1O1[2]  (
	.FCO(un7_dacsetpointreadaddress_cry_2),
	.S(DacSetpointReadAddressChannel_RNIIT1O1_S[2]),
	.Y(DacSetpointReadAddressChannel_RNIIT1O1_Y[2]),
	.B(un7_dacsetpointreadaddress_0[2]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[2]),
	.FCI(un7_dacsetpointreadaddress_cry_1)
);
defparam \DacSetpointReadAddressChannel_RNIIT1O1[2] .INIT=20'h555AA;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNIQUNA2[3]  (
	.FCO(un7_dacsetpointreadaddress_cry_3),
	.S(DacSetpointReadAddressChannel_RNIQUNA2_S[3]),
	.Y(DacSetpointReadAddressChannel_RNIQUNA2_Y[3]),
	.B(un7_dacsetpointreadaddress_0[3]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[3]),
	.FCI(un7_dacsetpointreadaddress_cry_2)
);
defparam \DacSetpointReadAddressChannel_RNIQUNA2[3] .INIT=20'h555AA;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNI31ET2[4]  (
	.FCO(un7_dacsetpointreadaddress_cry_4),
	.S(DacSetpointReadAddressChannel_RNI31ET2_S[4]),
	.Y(DacSetpointReadAddressChannel_RNI31ET2_Y[4]),
	.B(un7_dacsetpointreadaddress_0[4]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[4]),
	.FCI(un7_dacsetpointreadaddress_cry_3)
);
defparam \DacSetpointReadAddressChannel_RNI31ET2[4] .INIT=20'h555AA;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNID44G3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_5),
	.S(DacSetpointReadAddressChannel_RNID44G3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNID44G3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[5]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[5]),
	.FCI(un7_dacsetpointreadaddress_cry_4)
);
defparam \DacSetpointReadAddressChannel_RNID44G3[5] .INIT=20'h555AA;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNI5GSN3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_6),
	.S(DacSetpointReadAddressChannel_RNI5GSN3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNI5GSN3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_5)
);
defparam \DacSetpointReadAddressChannel_RNI5GSN3[5] .INIT=20'h4AA00;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNITRKV3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_7),
	.S(DacSetpointReadAddressChannel_RNITRKV3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNITRKV3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_6)
);
defparam \DacSetpointReadAddressChannel_RNITRKV3[5] .INIT=20'h4AA00;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNIDJ5F4[5]  (
	.FCO(DacSetpointReadAddressChannel_RNIDJ5F4_FCO[5]),
	.S(DacSetpointReadAddressChannel_RNIDJ5F4_S[5]),
	.Y(DacSetpointReadAddressChannel_RNIDJ5F4_Y[5]),
	.B(un7_dacsetpointreadaddress_0[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_8)
);
defparam \DacSetpointReadAddressChannel_RNIDJ5F4[5] .INIT=20'h4AA00;
// @46:768
  ARI1 \DacSetpointReadAddressChannel_RNIL7D74[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_8),
	.S(DacSetpointReadAddressChannel_RNIL7D74_S[5]),
	.Y(DacSetpointReadAddressChannel_RNIL7D74_Y[5]),
	.B(un7_dacsetpointreadaddress_0[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_7)
);
defparam \DacSetpointReadAddressChannel_RNIL7D74[5] .INIT=20'h4AA00;
// @46:1432
  ARI1 DacSetpointReadAddressChannel_s_270 (
	.FCO(DacSetpointReadAddressChannel_s_270_FCO),
	.S(DacSetpointReadAddressChannel_s_270_S),
	.Y(DacSetpointReadAddressChannel_s_270_Y),
	.B(DacSetpointReadAddressChannel_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DacSetpointReadAddressChannel_s_270.INIT=20'h4AA00;
// @46:1432
  ARI1 \DacSetpointReadAddressChannel_cry[0]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[0]),
	.S(DacSetpointReadAddressChannel_s[0]),
	.Y(DacSetpointReadAddressChannel_cry_Y[0]),
	.B(DacSetpointReadAddressChannel_Z[0]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_s_270_FCO)
);
defparam \DacSetpointReadAddressChannel_cry[0] .INIT=20'h48800;
// @46:1432
  ARI1 \DacSetpointReadAddressChannel_cry[1]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[1]),
	.S(DacSetpointReadAddressChannel_s[1]),
	.Y(DacSetpointReadAddressChannel_cry_Y[1]),
	.B(DacSetpointReadAddressChannel_Z[1]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[0])
);
defparam \DacSetpointReadAddressChannel_cry[1] .INIT=20'h48800;
// @46:1432
  ARI1 \DacSetpointReadAddressChannel_cry[2]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[2]),
	.S(DacSetpointReadAddressChannel_s[2]),
	.Y(DacSetpointReadAddressChannel_cry_Y[2]),
	.B(DacSetpointReadAddressChannel_Z[2]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[1])
);
defparam \DacSetpointReadAddressChannel_cry[2] .INIT=20'h48800;
// @46:1432
  ARI1 \DacSetpointReadAddressChannel_cry[3]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[3]),
	.S(DacSetpointReadAddressChannel_s[3]),
	.Y(DacSetpointReadAddressChannel_cry_Y[3]),
	.B(DacSetpointReadAddressChannel_Z[3]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[2])
);
defparam \DacSetpointReadAddressChannel_cry[3] .INIT=20'h48800;
// @46:1432
  ARI1 \DacSetpointReadAddressChannel_s[5]  (
	.FCO(DacSetpointReadAddressChannel_s_FCO[5]),
	.S(DacSetpointReadAddressChannel_s_Z[5]),
	.Y(DacSetpointReadAddressChannel_s_Y[5]),
	.B(DacSetpointReadAddressChannel_Z[5]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[4])
);
defparam \DacSetpointReadAddressChannel_s[5] .INIT=20'h48800;
// @46:1432
  ARI1 \DacSetpointReadAddressChannel_cry[4]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[4]),
	.S(DacSetpointReadAddressChannel_s[4]),
	.Y(DacSetpointReadAddressChannel_cry_Y[4]),
	.B(DacSetpointReadAddressChannel_Z[4]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[3])
);
defparam \DacSetpointReadAddressChannel_cry[4] .INIT=20'h48800;
// @46:1712
  CFG3 un3_dacsetpointreadaddresschannellto2 (
	.A(DacSetpointReadAddressChannel_Z[2]),
	.B(DacSetpointReadAddressChannel_Z[1]),
	.C(DacSetpointReadAddressChannel_Z[0]),
	.Y(un3_dacsetpointreadaddresschannellt4)
);
defparam un3_dacsetpointreadaddresschannellto2.INIT=8'h7F;
// @46:1712
  CFG4 un3_dacsetpointreadaddresschannellto5 (
	.A(DacSetpointReadAddressChannel_Z[3]),
	.B(un3_dacsetpointreadaddresschannellt4),
	.C(DacSetpointReadAddressChannel_Z[5]),
	.D(DacSetpointReadAddressChannel_Z[4]),
	.Y(DacSetpointReadAddressChannel_lcry)
);
defparam un3_dacsetpointreadaddresschannellto5.INIT=16'h0F4F;
// @46:768
  MACC \un10_muladd_0[10:0]  (
	.CDOUT(un7_dacsetpointreadaddress_NC[43:0]),
	.OVFL_CARRYOUT(OVFL_CARRYOUT),
	.P({un7_dacsetpointreadaddress_0[34:1], un7_dacsetpointreadaddress, un7_dacsetpointreadaddress_ONC[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, VCC, GND, VCC, GND, GND, GND}),
	.B({GND, GND, GND, GND, DacSetpointReadAddressController_Z[2:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, DacSetpointReadAddressDac_Z[1:0], DacSetpointReadAddressDac_Z[1:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(GND),
	.CDSEL_SD_N(GND),
	.ARSHFT17_SD_N(GND),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
// @46:659
  OneShotPorts_work_dmmainports_dmmain_0layer1 BootupReset (
	.shot_i_arst_i(shot_i_arst_i),
	.MasterReset_i(MasterReset_i),
	.shot_i_1z(shot_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:677
  IBufP2Ports IBufCE (
	.RamBusCE_i(RamBusCE_i),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:678
  IBufP2Ports_0 IBufWrnRd (
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.popfeedthru_unused(popfeedthru_unused),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_21 \GenRamDataBus.24.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[24]),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_37 \GenRamDataBus.29.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[29]),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_38 \GenRamDataBus.28.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[28]),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_39 \GenRamDataBus.31.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[31]),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_40 \GenRamDataBus.30.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[30]),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_42 \GenRamDataBus.25.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[25]),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_43 \GenRamDataBus.27.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[27]),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:692
  IBufP1Ports_44 \GenRamDataBus.26.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[26]),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:704
  IBufP2Ports_1 IBufCE1 (
	.RamBusCE1_i(RamBusCE1_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:709
  IBufP1Ports_45 \GenRamAddrBus1.0.IBUF_RamAddr1_i  (
	.O_RNIQ57P8_S_0(O_RNIQ57P8_S[10]),
	.O_RNI5NSAA_S_0(O_RNI5NSAA_S[11]),
	.O_RNI7EIE7_S_0(O_RNI7EIE7_S[9]),
	.O_RNIBFUA6_S_0(O_RNIBFUA6_S[8]),
	.O_RNIULF95_S_0(O_RNIULF95_S[7]),
	.O_RNIV06A4_S_0(O_RNIV06A4_S[6]),
	.O_RNIDF1D3_S_0(O_RNIDF1D3_S[5]),
	.O_RNI702I2_S_0(O_RNI702I2_S[4]),
	.O_RNICI7P1_S_0(O_RNICI7P1_S[3]),
	.O_RNIR4I21_S_0(O_RNIR4I21_S[2]),
	.O_RNIJM1E_Y_0(O_RNIJM1E_Y[12]),
	.RamAddress_13(RamAddress[13]),
	.RamAddress_12(RamAddress[12]),
	.RamAddress_11(RamAddress[11]),
	.RamAddress_10(RamAddress[10]),
	.RamAddress_9(RamAddress[9]),
	.RamAddress_8(RamAddress[8]),
	.RamAddress_6(RamAddress[6]),
	.RamAddress_1(RamAddress[1]),
	.RamAddress_0(RamAddress[0]),
	.Address({Address[7], N_2243, Address[5:2]}),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:719
  IBufP1Ports_62 \GenRamDataBus1.0.IBUF_RamData1_i  (
	.RamDataIn(RamDataIn[23:0]),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:752
  DmDacRamFlatPorts DmDacRam (
	.O_RNIJM1E_Y_0(O_RNIJM1E_Y[12]),
	.DacSetpointFromRead(DacSetpointFromRead[23:0]),
	.RamDataIn(RamDataIn[23:0]),
	.O_RNI5NSAA_S_0(O_RNI5NSAA_S[11]),
	.O_RNIQ57P8_S_0(O_RNIQ57P8_S[10]),
	.O_RNI7EIE7_S_0(O_RNI7EIE7_S[9]),
	.O_RNIBFUA6_S_0(O_RNIBFUA6_S[8]),
	.O_RNIULF95_S_0(O_RNIULF95_S[7]),
	.O_RNIV06A4_S_0(O_RNIV06A4_S[6]),
	.O_RNIDF1D3_S_0(O_RNIDF1D3_S[5]),
	.O_RNI702I2_S_0(O_RNI702I2_S[4]),
	.O_RNICI7P1_S_0(O_RNICI7P1_S[3]),
	.O_RNIR4I21_S_0(O_RNIR4I21_S[2]),
	.DacSetpointReadAddressChannel_RNIDJ5F4_S_0(DacSetpointReadAddressChannel_RNIDJ5F4_S[5]),
	.DacSetpointReadAddressChannel_RNIL7D74_S_0(DacSetpointReadAddressChannel_RNIL7D74_S[5]),
	.DacSetpointReadAddressChannel_RNITRKV3_S_0(DacSetpointReadAddressChannel_RNITRKV3_S[5]),
	.DacSetpointReadAddressChannel_RNI5GSN3_S_0(DacSetpointReadAddressChannel_RNI5GSN3_S[5]),
	.DacSetpointReadAddressChannel_RNID44G3_S_0(DacSetpointReadAddressChannel_RNID44G3_S[5]),
	.DacSetpointReadAddressChannel_RNI31ET2_S_0(DacSetpointReadAddressChannel_RNI31ET2_S[4]),
	.DacSetpointReadAddressChannel_RNIQUNA2_S_0(DacSetpointReadAddressChannel_RNIQUNA2_S[3]),
	.DacSetpointReadAddressChannel_RNIIT1O1_S_0(DacSetpointReadAddressChannel_RNIIT1O1_S[2]),
	.DacSetpointReadAddressChannel_RNIBTB51_S_0(DacSetpointReadAddressChannel_RNIBTB51_S[1]),
	.DacSetpointReadAddressChannel_RNI5ULI_Y_0(DacSetpointReadAddressChannel_RNI5ULI_Y[0]),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.RamBusCE1_i(RamBusCE1_i),
	.shot_i(shot_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:780
  RegisterSpacePorts_14 RegisterSpace (
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.RamAddress_12(RamAddress[12]),
	.RamAddress_13(RamAddress[13]),
	.RamAddress_6(RamAddress[6]),
	.RamAddress_8(RamAddress[8]),
	.RamAddress_9(RamAddress[9]),
	.RamAddress_10(RamAddress[10]),
	.RamAddress_11(RamAddress[11]),
	.RamAddress_0(RamAddress[0]),
	.RamAddress_1(RamAddress[1]),
	.Address({Address[7], N_2244, Address[5:2]}),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.RamDataIn(RamDataIn[31:0]),
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.RamBusCE_i(RamBusCE_i),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.shot_i(shot_i),
	.ReadUart3_1z(ReadUart3),
	.ReadUart2_1z(ReadUart2),
	.ReadUart1_1z(ReadUart1),
	.ReadUart0_1z(ReadUart0),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.Oe2_c(Oe2_c),
	.Oe1_c(Oe1_c),
	.Oe0_c(Oe0_c),
	.WriteUart3_1z(WriteUart3),
	.WriteUart2_1z(WriteUart2),
	.WriteUart1_1z(WriteUart1),
	.WriteUart0_1z(WriteUart0),
	.MasterReset_i(MasterReset_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i)
);
// @46:907
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0BitClockDiv (
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk0(UartClk0)
);
// @46:920
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0TxBitClockDiv (
	.SUM_5_0(SUM_5[1]),
	.ClkDiv(ClkDiv[2:1]),
	.SUM_4_0(SUM_4[2]),
	.UartClk0(UartClk0),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_5(CO0_5),
	.UartTxClk0(UartTxClk0)
);
// @46:931
  IBufP3Ports IBufRxd0 (
	.Rx0_c(Rx0_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd0_i(Rxd0_i)
);
// @46:933
  UartRxFifoExtClk_10_3 RS422_Rx0 (
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.ReadUart0(ReadUart0),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @46:953
  UartTxFifoExtClk_10_3 RS422_Tx0 (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.WriteUart0(WriteUart0),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Tx0_c(Tx0_c),
	.UartTxClk0(UartTxClk0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @46:980
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1BitClockDiv (
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk1(UartClk1)
);
// @46:993
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1TxBitClockDiv (
	.SUM_1_0_0(SUM_1_0[2]),
	.ClkDiv_2(ClkDiv_0[2:1]),
	.SUM_2(SUM_2[2:1]),
	.ClkDiv_1(ClkDiv_1[2:1]),
	.SUM_4_0(SUM_4[2]),
	.ClkDiv_0(ClkDiv[2:1]),
	.SUM_3_0(SUM_3[1]),
	.SUM_5_0(SUM_5[1]),
	.CO0_2(CO0_2),
	.CO0_3(CO0_3),
	.CO0_5(CO0_5),
	.UartClk1(UartClk1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartTxClk1(UartTxClk1)
);
// @46:1004
  IBufP3Ports_0 IBufRxd1 (
	.Rx1_c(Rx1_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd1_i(Rxd1_i)
);
// @46:1006
  UartRxFifoExtClk_10_2 RS422_Rx1 (
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.ReadUart1(ReadUart1),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @46:1025
  UartTxFifoExtClk_10_2 RS422_Tx1 (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.WriteUart1(WriteUart1),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Tx1_c(Tx1_c),
	.UartTxClk1(UartTxClk1),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @46:1051
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2BitClockDiv (
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk2(UartClk2)
);
// @46:1064
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2TxBitClockDiv (
	.SUM_3_0(SUM_3[1]),
	.ClkDiv(ClkDiv_1[2:1]),
	.SUM_2_0(SUM_2[2]),
	.UartClk2(UartClk2),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_3(CO0_3),
	.UartTxClk2(UartTxClk2)
);
// @46:1077
  IBufP3Ports_1 IBufRxd2 (
	.Rxd2_i(Rxd2_i),
	.Rx2_c(Rx2_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:1081
  UartRxFifoExtClk_10_1 RS422_Rx2 (
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.ReadUart2(ReadUart2),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @46:1100
  UartTxFifoExtClk_10_1 RS422_Tx2 (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.WriteUart2(WriteUart2),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Tx2_c(Tx2_c),
	.UartTxClk2(UartTxClk2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @46:1130
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3BitClockDiv (
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk3(UartClk3)
);
// @46:1143
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3TxBitClockDiv (
	.SUM_2_0(SUM_2[1]),
	.ClkDiv(ClkDiv_0[2:1]),
	.SUM_1_0_0(SUM_1_0[2]),
	.UartClk3(UartClk3),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_2(CO0_2),
	.UartTxClk3(UartTxClk3)
);
// @46:1160
  UartRxFifoExtClk_10_0 RS433_Rx3 (
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.ReadUart3(ReadUart3),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @46:1179
  UartTxFifoExtClk_10_0 RS433_Tx3 (
	.WriteUart3(WriteUart3),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.UartTxClk3(UartTxClk3),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @46:1242
  SpiDacPorts_work_dmmainports_dmmain_0layer1 DMDacsA_i (
	.DacASetpointToWrite(DacASetpointToWrite_Z[23:0]),
	.DacSetpointReadAddressController(DacSetpointReadAddressController_Z[2:0]),
	.DacSetpointReadedAddressDac(DacSetpointReadedAddressDac_Z[1:0]),
	.DacSetpoints_5_3(DacSetpoints_5_3_Z[23:0]),
	.DacSetpoints_4_3(DacSetpoints_4_3_Z[23:0]),
	.DacSetpoints_2_3(DacSetpoints_2_3_Z[23:0]),
	.DacSetpoints_1_3(DacSetpoints_1_3_Z[23:0]),
	.DacSetpoints_0_3(DacSetpoints_0_3_Z[23:0]),
	.DacESetpointToWrite_0(DacESetpointToWrite_Z[23]),
	.DacSetpointReadAddressDac(DacSetpointReadAddressDac_Z[1:0]),
	.DacSetpointReadedAddressDac_2(DacSetpointReadedAddressDac_2[1:0]),
	.DacSetpointReadedAddressController_2(DacSetpointReadedAddressController_2[2:0]),
	.DacSetpoints_5_2(DacSetpoints_5_2_Z[23:0]),
	.DacSetpoints_5_0(DacSetpoints_5_0_Z[23:0]),
	.DacSetpoints_0_2(DacSetpoints_0_2_Z[23:0]),
	.DacSetpoints_0_0(DacSetpoints_0_0_Z[23:0]),
	.DacSetpoints_1_2(DacSetpoints_1_2_Z[23:0]),
	.DacSetpoints_1_0(DacSetpoints_1_0_Z[23:0]),
	.DacSetpoints_4_2(DacSetpoints_4_2_Z[23:0]),
	.DacSetpoints_4_0(DacSetpoints_4_0_Z[23:0]),
	.DacSetpoints_3_2(DacSetpoints_3_2_Z[23:0]),
	.DacSetpoints_3_0(DacSetpoints_3_0_Z[23:0]),
	.DacSetpoints_2_2(DacSetpoints_2_2_Z[23:0]),
	.DacSetpoints_2_0(DacSetpoints_2_0_Z[23:0]),
	.StateOut_13_0(StateOut_13[0]),
	.DacSetpoints_5_1(DacSetpoints_5_1_Z[23:0]),
	.un1_DacSetpoints_5_0_iv_0(un1_DacSetpoints_5_0_iv_0[23:0]),
	.DacSetpoints_4_1(DacSetpoints_4_1_Z[23:0]),
	.un1_DacSetpoints_4_0_iv_0(un1_DacSetpoints_4_0_iv_0[23:0]),
	.DacSetpoints_2_1(DacSetpoints_2_1_Z[23:0]),
	.un1_DacSetpoints_2_0_iv_0(un1_DacSetpoints_2_0_iv_0[23:0]),
	.DacSetpoints_1_1(DacSetpoints_1_1_Z[23:0]),
	.un1_DacSetpoints_1_0_iv_0(un1_DacSetpoints_1_0_iv_0[23:0]),
	.DacSetpoints_3_1(DacSetpoints_3_1_Z[23:0]),
	.DacSetpoints_3_3(DacSetpoints_3_3_Z[23:0]),
	.un1_DacSetpoints_3_0_iv_0(un1_DacSetpoints_3_0_iv_0[23:0]),
	.DacSetpoints_0_1(DacSetpoints_0_1_Z[23:0]),
	.un1_DacSetpoints_0_0_iv_0(un1_DacSetpoints_0_0_iv_0[23:0]),
	.DacWriteNextState(DacWriteNextState_Z[11:0]),
	.DacSetpointReadedAddressController(DacSetpointReadedAddressController_Z[2:0]),
	.DacWriteNextState_ns_3(DacWriteNextState_ns[4]),
	.DacWriteNextState_ns_5(DacWriteNextState_ns[6]),
	.DacWriteNextState_ns_7(DacWriteNextState_ns[8]),
	.DacWriteNextState_ns_9(DacWriteNextState_ns[10]),
	.DacWriteNextState_ns_2(DacWriteNextState_ns[3]),
	.DacWriteNextState_ns_0(DacWriteNextState_ns[1]),
	.nCsE_c(nCsE_c[3:0]),
	.nCsF_c(nCsF_c[3:0]),
	.nCsA_c(nCsA_c[3:0]),
	.nCsB_c(nCsB_c[3:0]),
	.nCsC_c(nCsC_c[3:0]),
	.nCsD_c(nCsD_c[3:0]),
	.N_251_i(N_251_i),
	.N_251_i_i(N_251_i_i),
	.N_569_i_i(N_569_i_i),
	.N_569_i_set(N_569_i_set_Z),
	.MosiA_c(MosiA_c),
	.N_565(N_565),
	.TP6_c(TP6_c),
	.DacBSetpointWritten(DacBSetpointWritten),
	.m7_1_a2(m7_1_a2),
	.shot_i(shot_i),
	.un1_MasterReset_1_i(un1_MasterReset_1_i),
	.N_257_i(N_257_i),
	.SpiRst_4(SpiRst),
	.un1_rst_3_i(un1_rst_3_i),
	.DacFSetpointWritten(DacFSetpointWritten),
	.DacESetpointWritten(DacESetpointWritten),
	.DacDSetpointWritten(DacDSetpointWritten),
	.DacCSetpointWritten(DacCSetpointWritten),
	.N_288_i(N_288_i),
	.N_287_i(N_287_i),
	.DacSetpoints_2_3_1_sqmuxa(DacSetpoints_2_3_1_sqmuxa),
	.DacSetpoints_3_0_1_sqmuxa(DacSetpoints_3_0_1_sqmuxa),
	.DacSetpoints_3_1_1_sqmuxa(DacSetpoints_3_1_1_sqmuxa),
	.DacSetpoints_3_2_1_sqmuxa(DacSetpoints_3_2_1_sqmuxa),
	.DacSetpoints_3_3_1_sqmuxa(DacSetpoints_3_3_1_sqmuxa),
	.DacSetpoints_0_0_1_sqmuxa_1(DacSetpoints_0_0_1_sqmuxa_1),
	.DacSetpoints_0_1_1_sqmuxa(DacSetpoints_0_1_1_sqmuxa),
	.DacSetpoints_0_2_1_sqmuxa(DacSetpoints_0_2_1_sqmuxa),
	.DacSetpoints_0_3_1_sqmuxa(DacSetpoints_0_3_1_sqmuxa),
	.DacSetpoints_1_0_1_sqmuxa(DacSetpoints_1_0_1_sqmuxa),
	.DacSetpoints_1_1_1_sqmuxa(DacSetpoints_1_1_1_sqmuxa),
	.DacSetpoints_1_2_1_sqmuxa(DacSetpoints_1_2_1_sqmuxa),
	.DacSetpoints_1_3_1_sqmuxa(DacSetpoints_1_3_1_sqmuxa),
	.DacSetpoints_2_0_1_sqmuxa(DacSetpoints_2_0_1_sqmuxa),
	.DacSetpoints_2_1_1_sqmuxa(DacSetpoints_2_1_1_sqmuxa),
	.DacSetpoints_2_2_1_sqmuxa(DacSetpoints_2_2_1_sqmuxa),
	.N_93_mux_i(N_93_mux_i),
	.N_286_i(N_286_i),
	.N_285_i(N_285_i),
	.N_284_i(N_284_i),
	.N_242(N_242),
	.N_239(N_239),
	.N_236(N_236),
	.DacSetpoints_4_0_1_sqmuxa(DacSetpoints_4_0_1_sqmuxa),
	.DacSetpoints_4_1_1_sqmuxa(DacSetpoints_4_1_1_sqmuxa),
	.DacSetpoints_4_2_1_sqmuxa(DacSetpoints_4_2_1_sqmuxa),
	.DacSetpoints_4_3_1_sqmuxa(DacSetpoints_4_3_1_sqmuxa),
	.DacSetpoints_5_0_1_sqmuxa(DacSetpoints_5_0_1_sqmuxa),
	.DacSetpoints_5_1_1_sqmuxa(DacSetpoints_5_1_1_sqmuxa),
	.DacSetpoints_5_2_1_sqmuxa(DacSetpoints_5_2_1_sqmuxa),
	.DacSetpoints_5_3_1_sqmuxa(DacSetpoints_5_3_1_sqmuxa),
	.N_245_i(N_245_i),
	.N_261_i(N_261_i),
	.SpiRst_3(SpiRst_0),
	.N_2989_i(N_2989_i),
	.N_3006_i(N_3006_i),
	.N_3000_i(N_3000_i),
	.N_2994_i(N_2994_i),
	.N_2988_i(N_2988_i),
	.SpiRst_2(SpiRst_1),
	.N_3003_i(N_3003_i),
	.N_2996_i(N_2996_i),
	.N_2995_i(N_2995_i),
	.N_2985_i(N_2985_i),
	.N_3005_i(N_3005_i),
	.N_2998_i(N_2998_i),
	.N_200_i(N_200_i),
	.N_2986_i(N_2986_i),
	.SpiRst_1(SpiRst_2),
	.N_3002_i(N_3002_i),
	.N_2999_i(N_2999_i),
	.N_2992_i(N_2992_i),
	.N_2984_i(N_2984_i),
	.SpiRst_0(SpiRst_3),
	.N_3004_i(N_3004_i),
	.N_3001_i(N_3001_i),
	.N_2991_i(N_2991_i),
	.N_2987_i(N_2987_i),
	.N_3007_i(N_3007_i),
	.N_2997_i(N_2997_i),
	.N_2993_i(N_2993_i),
	.N_259_i(N_259_i),
	.TP7_c(TP7_c),
	.SpiRst_1z(SpiRst_4),
	.TP8_c(TP8_c),
	.LastWriteDac_1z(LastWriteDac),
	.N_867_i_i(N_867_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:1265
  SpiDacPorts_work_dmmainports_dmmain_0layer1_5 DMDacsB_i (
	.DacBSetpointToWrite(DacBSetpointToWrite_Z[23:0]),
	.N_3010_i_i(N_3010_i_i),
	.N_3010_i_set(N_3010_i_set_Z),
	.MosiB_c(MosiB_c),
	.N_548(N_548),
	.SckB_c(SckB_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacBSetpointWritten(DacBSetpointWritten),
	.SpiRst_1z(SpiRst_2),
	.N_867_i_i(N_867_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:1288
  SpiDacPorts_work_dmmainports_dmmain_0layer1_6 DMDacsC_i (
	.DacCSetpointToWrite(DacCSetpointToWrite_Z[23:0]),
	.N_3257_i_i(N_3257_i_i),
	.N_3257_i_set(N_3257_i_set_Z),
	.MosiC_c(MosiC_c),
	.N_531(N_531),
	.SckC_c(SckC_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacCSetpointWritten(DacCSetpointWritten),
	.SpiRst_1z(SpiRst_3),
	.N_867_i_i(N_867_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:1311
  SpiDacPorts_work_dmmainports_dmmain_0layer1_7 DMDacsD_i (
	.DacDSetpointToWrite(DacDSetpointToWrite_Z[23:0]),
	.N_3009_i_i(N_3009_i_i),
	.N_3009_i_set(N_3009_i_set_Z),
	.MosiD_c(MosiD_c),
	.N_514(N_514),
	.SckD_c(SckD_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacDSetpointWritten(DacDSetpointWritten),
	.SpiRst_1z(SpiRst_0),
	.N_867_i_i(N_867_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:1334
  SpiDacPorts_work_dmmainports_dmmain_0layer1_8 DMDacsE_i (
	.DacESetpointToWrite(DacESetpointToWrite_Z[23:0]),
	.N_251_i_set(N_251_i_set_Z),
	.MosiE_c(MosiE_c),
	.un1_rst_3_i(un1_rst_3_i),
	.N_490(N_490),
	.N_251_i(N_251_i),
	.SckE_c(SckE_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacESetpointWritten(DacESetpointWritten),
	.SpiRst_1z(SpiRst),
	.N_867_i_i(N_867_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:1357
  SpiDacPorts_work_dmmainports_dmmain_0layer1_9 DMDacsF_i (
	.DacFSetpointToWrite(DacFSetpointToWrite_Z[23:0]),
	.N_3008_i_i(N_3008_i_i),
	.N_3008_i_set(N_3008_i_set_Z),
	.MosiF_c(MosiF_c),
	.N_447(N_447),
	.SckF_c(SckF_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacFSetpointWritten(DacFSetpointWritten),
	.SpiRst_1z(SpiRst_1),
	.N_867_i_i(N_867_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DMMainPorts */

module EvalBoardSandbox (
  CLK0_PAD,
  DEVRST_N,
  MisoA,
  MisoB,
  MisoC,
  MisoD,
  MisoE,
  MisoF,
  PPS,
  Rx0,
  Rx1,
  Rx2,
  MosiA,
  MosiB,
  MosiC,
  MosiD,
  MosiE,
  MosiF,
  Oe0,
  Oe1,
  Oe2,
  PowerHVnEn,
  SckA,
  SckB,
  SckC,
  SckD,
  SckE,
  SckF,
  TP1,
  TP2,
  TP3,
  TP4,
  TP5,
  TP6,
  TP7,
  TP8,
  Tx0,
  Tx1,
  Tx2,
  nClrDacs,
  nCsA,
  nCsB,
  nCsC,
  nCsD,
  nCsE,
  nCsF,
  nLDacs,
  nRstDacs,
  Ux1SelJmp
)
;
input CLK0_PAD ;
input DEVRST_N ;
input MisoA ;
input MisoB ;
input MisoC ;
input MisoD ;
input MisoE ;
input MisoF ;
input PPS ;
input Rx0 ;
input Rx1 ;
input Rx2 ;
output MosiA ;
output MosiB ;
output MosiC ;
output MosiD ;
output MosiE ;
output MosiF ;
output Oe0 ;
output Oe1 ;
output Oe2 ;
output PowerHVnEn ;
output SckA ;
output SckB ;
output SckC ;
output SckD ;
output SckE ;
output SckF ;
output TP1 ;
output TP2 ;
output TP3 ;
output TP4 ;
output TP5 ;
output TP6 ;
output TP7 ;
output TP8 ;
output Tx0 ;
output Tx1 ;
output Tx2 ;
output nClrDacs ;
output [3:0] nCsA ;
output [3:0] nCsB ;
output [3:0] nCsC ;
output [3:0] nCsD ;
output [3:0] nCsE ;
output [3:0] nCsF ;
output nLDacs ;
output nRstDacs ;
input Ux1SelJmp ;
wire CLK0_PAD ;
wire DEVRST_N ;
wire MisoA ;
wire MisoB ;
wire MisoC ;
wire MisoD ;
wire MisoE ;
wire MisoF ;
wire PPS ;
wire Rx0 ;
wire Rx1 ;
wire Rx2 ;
wire MosiA ;
wire MosiB ;
wire MosiC ;
wire MosiD ;
wire MosiE ;
wire MosiF ;
wire Oe0 ;
wire Oe1 ;
wire Oe2 ;
wire PowerHVnEn ;
wire SckA ;
wire SckB ;
wire SckC ;
wire SckD ;
wire SckE ;
wire SckF ;
wire TP1 ;
wire TP2 ;
wire TP3 ;
wire TP4 ;
wire TP5 ;
wire TP6 ;
wire TP7 ;
wire TP8 ;
wire Tx0 ;
wire Tx1 ;
wire Tx2 ;
wire nClrDacs ;
wire nLDacs ;
wire nRstDacs ;
wire Ux1SelJmp ;
wire [31:0] DMMainPorts_1_RamBusDataOut;
wire [3:0] nCsA_c;
wire [3:0] nCsB_c;
wire [3:0] nCsC_c;
wire [3:0] nCsD_c;
wire [3:0] nCsE_c;
wire [3:0] nCsF_c;
wire FCCC_C0_0_GL0 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire VCC ;
wire GND ;
wire MSS_ADLIB_INST_RNIDP761 ;
wire DMMainPorts_1_RegisterSpaceReadAck ;
wire DMMainPorts_1_RegisterSpaceWriteAck ;
wire DMMainPorts_1_DMDacsA_i_SpiRst ;
wire Rx0_c ;
wire Rx1_c ;
wire Rx2_c ;
wire MosiA_c ;
wire MosiB_c ;
wire MosiC_c ;
wire MosiD_c ;
wire MosiE_c ;
wire MosiF_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire SckB_c ;
wire SckC_c ;
wire SckD_c ;
wire SckE_c ;
wire SckF_c ;
wire TP1_c ;
wire TP2_c ;
wire TP3_c ;
wire TP4_c ;
wire TP6_c ;
wire TP7_c ;
wire TP8_c ;
wire Tx0_c ;
wire Tx1_c ;
wire Tx2_c ;
// @18:76
  INBUF Rx0_ibuf (
	.Y(Rx0_c),
	.PAD(Rx0)
);
// @18:77
  INBUF Rx1_ibuf (
	.Y(Rx1_c),
	.PAD(Rx1)
);
// @18:78
  INBUF Rx2_ibuf (
	.Y(Rx2_c),
	.PAD(Rx2)
);
// @18:82
  OUTBUF MosiA_obuf (
	.PAD(MosiA),
	.D(MosiA_c)
);
// @18:83
  OUTBUF MosiB_obuf (
	.PAD(MosiB),
	.D(MosiB_c)
);
// @18:84
  OUTBUF MosiC_obuf (
	.PAD(MosiC),
	.D(MosiC_c)
);
// @18:85
  OUTBUF MosiD_obuf (
	.PAD(MosiD),
	.D(MosiD_c)
);
// @18:86
  OUTBUF MosiE_obuf (
	.PAD(MosiE),
	.D(MosiE_c)
);
// @18:87
  OUTBUF MosiF_obuf (
	.PAD(MosiF),
	.D(MosiF_c)
);
// @18:88
  OUTBUF Oe0_obuf (
	.PAD(Oe0),
	.D(Oe0_c)
);
// @18:89
  OUTBUF Oe1_obuf (
	.PAD(Oe1),
	.D(Oe1_c)
);
// @18:90
  OUTBUF Oe2_obuf (
	.PAD(Oe2),
	.D(Oe2_c)
);
// @18:91
  OUTBUF PowerHVnEn_obuf (
	.PAD(PowerHVnEn),
	.D(GND)
);
// @18:92
  OUTBUF SckA_obuf (
	.PAD(SckA),
	.D(TP6_c)
);
// @18:93
  OUTBUF SckB_obuf (
	.PAD(SckB),
	.D(SckB_c)
);
// @18:94
  OUTBUF SckC_obuf (
	.PAD(SckC),
	.D(SckC_c)
);
// @18:95
  OUTBUF SckD_obuf (
	.PAD(SckD),
	.D(SckD_c)
);
// @18:96
  OUTBUF SckE_obuf (
	.PAD(SckE),
	.D(SckE_c)
);
// @18:97
  OUTBUF SckF_obuf (
	.PAD(SckF),
	.D(SckF_c)
);
// @18:98
  OUTBUF TP1_obuf (
	.PAD(TP1),
	.D(TP1_c)
);
// @18:99
  OUTBUF TP2_obuf (
	.PAD(TP2),
	.D(TP2_c)
);
// @18:100
  OUTBUF TP3_obuf (
	.PAD(TP3),
	.D(TP3_c)
);
// @18:101
  OUTBUF TP4_obuf (
	.PAD(TP4),
	.D(TP4_c)
);
// @18:102
  OUTBUF TP5_obuf (
	.PAD(TP5),
	.D(DMMainPorts_1_DMDacsA_i_SpiRst)
);
// @18:103
  OUTBUF TP6_obuf (
	.PAD(TP6),
	.D(TP6_c)
);
// @18:104
  OUTBUF TP7_obuf (
	.PAD(TP7),
	.D(TP7_c)
);
// @18:105
  OUTBUF TP8_obuf (
	.PAD(TP8),
	.D(TP8_c)
);
// @18:106
  OUTBUF Tx0_obuf (
	.PAD(Tx0),
	.D(Tx0_c)
);
// @18:107
  OUTBUF Tx1_obuf (
	.PAD(Tx1),
	.D(Tx1_c)
);
// @18:108
  OUTBUF Tx2_obuf (
	.PAD(Tx2),
	.D(Tx2_c)
);
// @18:109
  OUTBUF nClrDacs_obuf (
	.PAD(nClrDacs),
	.D(VCC)
);
// @18:110
  OUTBUF \nCsA_obuf[0]  (
	.PAD(nCsA[0]),
	.D(nCsA_c[0])
);
// @18:110
  OUTBUF \nCsA_obuf[1]  (
	.PAD(nCsA[1]),
	.D(nCsA_c[1])
);
// @18:110
  OUTBUF \nCsA_obuf[2]  (
	.PAD(nCsA[2]),
	.D(nCsA_c[2])
);
// @18:110
  OUTBUF \nCsA_obuf[3]  (
	.PAD(nCsA[3]),
	.D(nCsA_c[3])
);
// @18:111
  OUTBUF \nCsB_obuf[0]  (
	.PAD(nCsB[0]),
	.D(nCsB_c[0])
);
// @18:111
  OUTBUF \nCsB_obuf[1]  (
	.PAD(nCsB[1]),
	.D(nCsB_c[1])
);
// @18:111
  OUTBUF \nCsB_obuf[2]  (
	.PAD(nCsB[2]),
	.D(nCsB_c[2])
);
// @18:111
  OUTBUF \nCsB_obuf[3]  (
	.PAD(nCsB[3]),
	.D(nCsB_c[3])
);
// @18:112
  OUTBUF \nCsC_obuf[0]  (
	.PAD(nCsC[0]),
	.D(nCsC_c[0])
);
// @18:112
  OUTBUF \nCsC_obuf[1]  (
	.PAD(nCsC[1]),
	.D(nCsC_c[1])
);
// @18:112
  OUTBUF \nCsC_obuf[2]  (
	.PAD(nCsC[2]),
	.D(nCsC_c[2])
);
// @18:112
  OUTBUF \nCsC_obuf[3]  (
	.PAD(nCsC[3]),
	.D(nCsC_c[3])
);
// @18:113
  OUTBUF \nCsD_obuf[0]  (
	.PAD(nCsD[0]),
	.D(nCsD_c[0])
);
// @18:113
  OUTBUF \nCsD_obuf[1]  (
	.PAD(nCsD[1]),
	.D(nCsD_c[1])
);
// @18:113
  OUTBUF \nCsD_obuf[2]  (
	.PAD(nCsD[2]),
	.D(nCsD_c[2])
);
// @18:113
  OUTBUF \nCsD_obuf[3]  (
	.PAD(nCsD[3]),
	.D(nCsD_c[3])
);
// @18:114
  OUTBUF \nCsE_obuf[0]  (
	.PAD(nCsE[0]),
	.D(nCsE_c[0])
);
// @18:114
  OUTBUF \nCsE_obuf[1]  (
	.PAD(nCsE[1]),
	.D(nCsE_c[1])
);
// @18:114
  OUTBUF \nCsE_obuf[2]  (
	.PAD(nCsE[2]),
	.D(nCsE_c[2])
);
// @18:114
  OUTBUF \nCsE_obuf[3]  (
	.PAD(nCsE[3]),
	.D(nCsE_c[3])
);
// @18:115
  OUTBUF \nCsF_obuf[0]  (
	.PAD(nCsF[0]),
	.D(nCsF_c[0])
);
// @18:115
  OUTBUF \nCsF_obuf[1]  (
	.PAD(nCsF[1]),
	.D(nCsF_c[1])
);
// @18:115
  OUTBUF \nCsF_obuf[2]  (
	.PAD(nCsF[2]),
	.D(nCsF_c[2])
);
// @18:115
  OUTBUF \nCsF_obuf[3]  (
	.PAD(nCsF[3]),
	.D(nCsF_c[3])
);
// @18:116
  OUTBUF nLDacs_obuf (
	.PAD(nLDacs),
	.D(GND)
);
// @18:117
  OUTBUF nRstDacs_obuf (
	.PAD(nRstDacs),
	.D(VCC)
);
// @18:403
  EvalSandbox_MSS EvalSandbox_MSS_0 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.RegisterSpaceReadAck(DMMainPorts_1_RegisterSpaceReadAck),
	.RegisterSpaceWriteAck(DMMainPorts_1_RegisterSpaceWriteAck),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @18:433
  FCCC_C0 FCCC_C0_0 (
	.CLK0_PAD(CLK0_PAD),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @18:338
  DMMainPorts DMMainPorts_1 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.nCsD_c(nCsD_c[3:0]),
	.nCsC_c(nCsC_c[3:0]),
	.nCsB_c(nCsB_c[3:0]),
	.nCsA_c(nCsA_c[3:0]),
	.nCsF_c(nCsF_c[3:0]),
	.nCsE_c(nCsE_c[3:0]),
	.SckF_c(SckF_c),
	.MosiF_c(MosiF_c),
	.SckE_c(SckE_c),
	.MosiE_c(MosiE_c),
	.SckD_c(SckD_c),
	.MosiD_c(MosiD_c),
	.SckC_c(SckC_c),
	.MosiC_c(MosiC_c),
	.SckB_c(SckB_c),
	.MosiB_c(MosiB_c),
	.SpiRst_4(DMMainPorts_1_DMDacsA_i_SpiRst),
	.TP7_c(TP7_c),
	.TP6_c(TP6_c),
	.MosiA_c(MosiA_c),
	.Tx2_c(Tx2_c),
	.Rx2_c(Rx2_c),
	.Tx1_c(Tx1_c),
	.Rx1_c(Rx1_c),
	.Tx0_c(Tx0_c),
	.Rx0_c(Rx0_c),
	.Oe0_c(Oe0_c),
	.Oe1_c(Oe1_c),
	.Oe2_c(Oe2_c),
	.RegisterSpaceReadAck(DMMainPorts_1_RegisterSpaceReadAck),
	.RegisterSpaceWriteAck(DMMainPorts_1_RegisterSpaceWriteAck),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused(popfeedthru_unused),
	.MSS_ADLIB_INST_RNIDP761(MSS_ADLIB_INST_RNIDP761),
	.TP1_c(TP1_c),
	.TP2_c(TP2_c),
	.TP3_c(TP3_c),
	.TP4_c(TP4_c),
	.TP8_c(TP8_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalBoardSandbox */

