// Seed: 4154795680
module module_0;
  parameter id_1 = 1;
  wire id_2 = id_2;
endmodule
module module_0 #(
    parameter id_15 = 32'd39
) (
    output wire id_0,
    input tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    output wand id_6,
    output tri1 id_7,
    output wor id_8,
    output tri id_9,
    input supply1 id_10,
    output tri1 module_1,
    input wire id_12,
    output logic id_13,
    input tri1 id_14,
    input supply0 _id_15,
    output uwire id_16
);
  logic [7:0] id_18;
  assign id_18[id_15] = id_15;
  module_0 modCall_1 ();
  assign id_11 = id_14 || 1;
  assign id_6  = 1;
  wire id_19;
  always_ff @("" == (id_12) * -1) id_13 <= -1;
  wire id_20;
endmodule
