<stg><name>scaled_fixed2ieee</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="2">
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="2" to="3">
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="3">
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="3" to="4">
<condition id="36">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="4">
<condition id="38">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:0  %prescale_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %prescale)

]]></Node>
<StgValue><ssdm name="prescale_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:1  %in_V_read = call i43 @_ssdm_op_Read.ap_auto.i43(i43 %in_V)

]]></Node>
<StgValue><ssdm name="in_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
.preheader.preheader:2  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %in_V_read, i32 42)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
.preheader.preheader:3  %p_Val2_2 = sub i43 0, %in_V_read

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="43" op_0_bw="1" op_1_bw="43" op_2_bw="43">
<![CDATA[
.preheader.preheader:4  %in_shift_V_2 = select i1 %p_Result_s, i43 %p_Val2_2, i43 %in_V_read

]]></Node>
<StgValue><ssdm name="in_shift_V_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %out_bits_1_V_s = phi i32 [ undef, %.preheader.preheader ], [ %out_bits_1_V_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="out_bits_1_V_s"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %out_bits_0_V_s = phi i32 [ undef, %.preheader.preheader ], [ %out_bits_1_V_2, %_ifconv ]

]]></Node>
<StgValue><ssdm name="out_bits_0_V_s"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:2  %i = phi i2 [ 0, %.preheader.preheader ], [ %i_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %exitcond1 = icmp eq i2 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:5  %i_1 = add i2 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond1, label %0, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="2">
<![CDATA[
_ifconv:0  %tmp_12 = trunc i2 %i to i1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
_ifconv:1  %tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_12, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="5">
<![CDATA[
_ifconv:2  %tmp_5_cast = zext i5 %tmp_5 to i6

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:3  %Hi_assign = sub i6 -22, %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:4  %Hi_assign_cast = zext i6 %Hi_assign to i32

]]></Node>
<StgValue><ssdm name="Hi_assign_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:5  %Lo_assign = sub i5 -5, %tmp_5

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:6  %Lo_assign_cast = zext i5 %Lo_assign to i32

]]></Node>
<StgValue><ssdm name="Lo_assign_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %tmp_13 = icmp ugt i32 %Lo_assign_cast, %Hi_assign_cast

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="5">
<![CDATA[
_ifconv:8  %tmp_14 = zext i5 %Lo_assign to i6

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="43" op_0_bw="43" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %tmp_15 = call i43 @llvm.part.select.i43(i43 %in_shift_V_2, i32 42, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:10  %tmp_16 = sub i6 %tmp_14, %Hi_assign

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:11  %tmp_17 = sub i6 -22, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:12  %tmp_18 = sub i6 %Hi_assign, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:13  %tmp_19 = select i1 %tmp_13, i6 %tmp_16, i6 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="43" op_0_bw="1" op_1_bw="43" op_2_bw="43">
<![CDATA[
_ifconv:14  %tmp_20 = select i1 %tmp_13, i43 %tmp_15, i43 %in_shift_V_2

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:15  %tmp_21 = select i1 %tmp_13, i6 %tmp_17, i6 %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:16  %tmp_22 = sub i6 -22, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="43" op_0_bw="6">
<![CDATA[
_ifconv:17  %tmp_23 = zext i6 %tmp_21 to i43

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="43" op_0_bw="6">
<![CDATA[
_ifconv:18  %tmp_24 = zext i6 %tmp_22 to i43

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ifconv:19  %tmp_25 = lshr i43 %tmp_20, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ifconv:20  %tmp_26 = lshr i43 -1, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ifconv:21  %p_Result_4 = and i43 %tmp_25, %tmp_26

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:22  %cond = icmp eq i2 %i, 0

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:23  %p_Val2_3 = select i1 %cond, i32 %out_bits_0_V_s, i32 %out_bits_1_V_s

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="43">
<![CDATA[
_ifconv:24  %tmp_28 = trunc i43 %p_Result_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
_ifconv:25  %tmp_3 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp_28, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="17" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:26  %p_Result_5 = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 %p_Val2_3, i17 %tmp_3, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:27  %out_bits_1_V_1 = select i1 %cond, i32 %out_bits_1_V_s, i32 %p_Result_5

]]></Node>
<StgValue><ssdm name="out_bits_1_V_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28  %out_bits_1_V_2 = select i1 %cond, i32 %p_Result_5, i32 %out_bits_0_V_s

]]></Node>
<StgValue><ssdm name="out_bits_1_V_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:29  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
:0  %c_2 = alloca i32

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
:1  %c_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="c_2_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:2  %c_2_2 = alloca i32

]]></Node>
<StgValue><ssdm name="c_2_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="43">
<![CDATA[
:3  %tmp_11 = trunc i43 %in_shift_V_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
:4  %tmp = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_11, i1 true)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
:5  %p_Result_6 = call i32 @_ssdm_op_PartSet.i32.i32.i12.i32.i32(i32 undef, i12 %tmp, i32 20, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %branch6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
branch6:0  %i1 = phi i2 [ 0, %0 ], [ %i_2, %branch6.backedge ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch6:1  %exitcond = icmp eq i2 %i1, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch6:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch6:3  %i_2 = add i2 %i1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch6:4  br i1 %exitcond, label %.preheader5.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:0  %p_Val2_4 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %out_bits_0_V_s, i32 %out_bits_1_V_s, i32 %p_Result_6, i2 %i1)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_4, i32 31, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:2  %c_0 = call i32 @llvm.cttz.i32(i32 %p_Result_7, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:3  switch i2 %i1, label %branch8 [
    i2 0, label %.branch6.backedge_crit_edge
    i2 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0  store i32 %c_0, i32* %c_2_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %branch6.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.branch6.backedge_crit_edge:0  store i32 %c_0, i32* %c_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.branch6.backedge_crit_edge:1  br label %branch6.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i1" val="!0"/>
<literal name="i1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:0  store i32 %c_0, i32* %c_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i1" val="!0"/>
<literal name="i1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %branch6.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch6.backedge:0  br label %branch6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="43" op_0_bw="43" op_1_bw="0">
<![CDATA[
.preheader5:0  %in_shift = phi i43 [ %in_shift_V, %"operator<<.exit" ], [ %in_shift_V_2, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="in_shift"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader5:1  %shift = phi i32 [ %shift_2, %"operator<<.exit" ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="shift"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader5:2  %i2 = phi i2 [ %i_3, %"operator<<.exit" ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:3  %tmp_8 = icmp eq i2 %i2, -1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:4  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 2)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:5  %i_3 = add i2 %i2, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:6  br i1 %tmp_8, label %.loopexit_ifconv, label %"operator<<.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
operator<<.exit:0  %c_2_load = load i32* %c_2

]]></Node>
<StgValue><ssdm name="c_2_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
operator<<.exit:1  %c_2_1_load = load i32* %c_2_1

]]></Node>
<StgValue><ssdm name="c_2_1_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
operator<<.exit:2  %c_2_2_load = load i32* %c_2_2

]]></Node>
<StgValue><ssdm name="c_2_2_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
operator<<.exit:3  %sh_assign = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %c_2_1_load, i32 %c_2_2_load, i32 %c_2_load, i2 %i2)

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator<<.exit:4  %shift_2 = add nsw i32 %sh_assign, %shift

]]></Node>
<StgValue><ssdm name="shift_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
operator<<.exit:5  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sh_assign, i32 31)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator<<.exit:6  %tmp_2 = sub nsw i32 0, %sh_assign

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
operator<<.exit:7  %sh_assign_1 = select i1 %isNeg, i32 %tmp_2, i32 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="43" op_0_bw="32">
<![CDATA[
operator<<.exit:8  %tmp_6 = zext i32 %sh_assign_1 to i43

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
operator<<.exit:9  %tmp_9 = shl i43 %in_shift, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
operator<<.exit:10  %tmp_s = lshr i43 %in_shift, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="43" op_0_bw="1" op_1_bw="43" op_2_bw="43">
<![CDATA[
operator<<.exit:11  %in_shift_V = select i1 %isNeg, i43 %tmp_s, i43 %tmp_9

]]></Node>
<StgValue><ssdm name="in_shift_V"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator<<.exit:12  %tmp_1 = icmp eq i32 %sh_assign, 16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator<<.exit:13  br i1 %tmp_1, label %.preheader5, label %.loopexit_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="43" op_0_bw="43" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:0  %p_Val2_s = phi i43 [ %in_shift, %.preheader5 ], [ %in_shift_V, %"operator<<.exit" ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit_ifconv:1  %shift_1 = phi i32 [ %shift, %.preheader5 ], [ %shift_2, %"operator<<.exit" ]

]]></Node>
<StgValue><ssdm name="shift_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="6">
<![CDATA[
.loopexit_ifconv:2  %prescale_cast = zext i6 %prescale_read to i8

]]></Node>
<StgValue><ssdm name="prescale_cast"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit_ifconv:3  %tmp_4 = sub i8 -127, %prescale_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="8">
<![CDATA[
.loopexit_ifconv:4  %tmp_4_cast = zext i8 %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit_ifconv:5  %newexp = sub i32 %tmp_4_cast, %shift_1

]]></Node>
<StgValue><ssdm name="newexp"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit_ifconv:6  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="43" op_1_bw="43">
<![CDATA[
.loopexit_ifconv:7  %tmp_7 = icmp eq i43 %in_V_read, 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit_ifconv:8  %or_cond = or i1 %tmp_30, %tmp_7

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:9  %tmp_31 = trunc i32 %newexp to i8

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="23" op_0_bw="23" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit_ifconv:10  %phitmp1 = call i23 @_ssdm_op_PartSelect.i23.i43.i32.i32(i43 %p_Val2_s, i32 19, i32 41)

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
.loopexit_ifconv:11  %p_Val2_5 = select i1 %or_cond, i23 0, i23 %phitmp1

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit_ifconv:12  %out_exp_V = select i1 %or_cond, i8 0, i8 %tmp_31

]]></Node>
<StgValue><ssdm name="out_exp_V"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
.loopexit_ifconv:13  %p_Result_8 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Result_s, i8 %out_exp_V, i23 %p_Val2_5)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:14  %result_write_assign = bitcast i32 %p_Result_8 to float

]]></Node>
<StgValue><ssdm name="result_write_assign"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32">
<![CDATA[
.loopexit_ifconv:15  ret float %result_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
