
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1808598                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486148                       # Number of bytes of host memory used
host_op_rate                                  2023983                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1539.69                       # Real time elapsed on the host
host_tick_rate                              692256545                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2784672995                       # Number of instructions simulated
sim_ops                                    3116298889                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.065858                       # Number of seconds simulated
sim_ticks                                1065857839061                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    48                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2053560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4107087                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 141425299                       # Number of branches fetched
system.switch_cpus.committedInsts           784672994                       # Number of instructions committed
system.switch_cpus.committedOps             876355073                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2556014001                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2556014001                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    253922940                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    247679083                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    113242418                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            12687803                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     720539987                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            720539987                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1224743444                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    632134100                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           159672180                       # Number of load instructions
system.switch_cpus.num_mem_refs             273703411                       # number of memory refs
system.switch_cpus.num_store_insts          114031231                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     115907216                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            115907216                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    144522980                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     85012665                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         511770939     58.40%     58.40% # Class of executed instruction
system.switch_cpus.op_class::IntMult         25013577      2.85%     61.25% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.25% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        12978616      1.48%     62.73% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         8585423      0.98%     63.71% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3533153      0.40%     64.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       11707296      1.34%     65.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     14088532      1.61%     67.06% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1971339      0.22%     67.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       12222381      1.39%     68.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           780454      0.09%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::MemRead        159672180     18.22%     86.99% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       114031231     13.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          876355121                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2083028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2082984                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4166056                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2083010                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2053118                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       466422                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1587112                       # Transaction distribution
system.membus.trans_dist::ReadExReq               435                       # Transaction distribution
system.membus.trans_dist::ReadExResp              435                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2053118                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3052164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3108476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6160640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6160640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    160221312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    162335488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    322556800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               322556800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2053553                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2053553    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2053553                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4880191747                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4916698046                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        19436033560                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2081907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       962312                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3670156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1121                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2081907                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6249084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6249084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    330101504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              330101504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2549440                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59702016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4632468                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.449666                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497471                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2549432     55.03%     55.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2083010     44.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     26      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4632468                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2564389872                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4343113380                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    130225536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         130225536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     29995776                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       29995776                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1017387                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1017387                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       234342                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            234342                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    122179085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            122179085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      28142380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            28142380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      28142380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    122179085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           150321465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    468373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2009454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000864570562                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        26247                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        26247                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3519379                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            442456                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1017387                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    234342                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2034774                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  468684                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 25320                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  311                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            78517                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            75979                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            64300                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            56402                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            58727                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            83824                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            64147                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           393461                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           274826                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            70307                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          148264                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          215364                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          171723                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          104083                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           76430                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           73100                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            25450                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            19166                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            11542                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            13280                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            12978                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            13656                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            16610                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            14466                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            14054                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            41281                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          117298                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           65661                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           36669                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           34081                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           16356                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           15794                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.10                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 38974721932                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               10047270000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            76651984432                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19395.68                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38145.68                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1218747                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 303187                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                60.65                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               64.73                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2034774                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              468684                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1005287                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1004167                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 23654                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 24109                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 26211                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 26270                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 26257                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 26251                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 26248                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 26251                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 26252                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 26255                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 26257                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 26252                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 26253                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 26267                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 26264                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 26249                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 26247                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 26247                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   562                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       955858                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   165.901529                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   149.387150                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   100.602811                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        26724      2.80%      2.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       750339     78.50%     81.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       112550     11.77%     93.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        39250      4.11%     97.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        16347      1.71%     98.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         6610      0.69%     99.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         2608      0.27%     99.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          950      0.10%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          480      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       955858                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        26247                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     76.556711                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    73.252521                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    22.439409                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           18      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          133      0.51%      0.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          529      2.02%      2.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         1373      5.23%      7.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         2387      9.09%     16.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         3252     12.39%     29.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         3698     14.09%     43.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3739     14.25%     57.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         3391     12.92%     70.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2591      9.87%     80.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         1847      7.04%     87.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         1336      5.09%     92.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          915      3.49%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127          458      1.74%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          270      1.03%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          154      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151           87      0.33%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159           34      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           15      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175           12      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        26247                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        26247                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.843639                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.833399                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.588709                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2130      8.12%      8.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             463      1.76%      9.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           23102     88.02%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             486      1.85%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              65      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        26247                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             128605056                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1620480                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               29973888                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              130225536                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            29995776                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      120.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       28.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   122.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    28.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.16                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1065855574524                       # Total gap between requests
system.mem_ctrls0.avgGap                    851506.66                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    128605056                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     29973888                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 120658732.606684714556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 28121844.116103146225                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2034774                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       468684                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  76651984432                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24641551985466                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37671.01                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  52576046.94                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   61.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          4028466540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2141173155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8097452580                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1781032680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    384142308750                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     85800417600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      570128306265                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       534.900890                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 219570324134                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 810696374927                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2796388140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1486307955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6250048980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         663712560                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    355655784690                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    109789121760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      560778819045                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       526.129094                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 282043169025                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 748223530036                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    132629248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         132629248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     29706240                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       29706240                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1036166                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1036166                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       232080                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            232080                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    124434276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            124434276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      27870734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            27870734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      27870734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    124434276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           152305009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    463815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2050821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000699544992                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        25997                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        25997                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3579000                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            438179                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1036166                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    232080                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2072332                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  464160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 21511                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  345                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            86309                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            64003                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            65622                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            59100                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            70242                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            77692                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            90617                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           401358                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           269576                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            51419                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          154123                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          223450                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          180109                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           99690                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           89125                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           68386                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            25607                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            20244                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            12200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            12682                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            12782                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            14380                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            16992                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            14358                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            14164                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            18410                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          132575                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           64825                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           36914                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           35255                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           16328                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           16082                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 40055786868                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               10254105000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            78508680618                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19531.59                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38281.59                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1242097                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 303166                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                60.57                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               65.36                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2072332                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              464160                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1025916                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1024905                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 23386                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 23828                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 25959                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 26016                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 26006                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 25998                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 25998                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 25999                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 25999                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 26002                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 26013                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 26012                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 26003                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 26016                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 26014                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 25998                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 25997                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 25997                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   557                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       969350                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   166.023467                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   149.261967                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   103.114107                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        25678      2.65%      2.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       765171     78.94%     81.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       111992     11.55%     93.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        38199      3.94%     97.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        16422      1.69%     98.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         6809      0.70%     99.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         2926      0.30%     99.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         1260      0.13%     99.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          893      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       969350                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        25997                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     78.886295                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    75.481845                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    23.153010                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           14      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          120      0.46%      0.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          434      1.67%      2.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         1139      4.38%      6.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         2076      7.99%     14.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         3081     11.85%     26.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         3502     13.47%     39.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         3585     13.79%     53.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         3329     12.81%     66.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         2820     10.85%     77.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         2046      7.87%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         1464      5.63%     90.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          978      3.76%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127          628      2.42%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          368      1.42%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          184      0.71%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          101      0.39%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159           68      0.26%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167           22      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175           19      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183           13      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        25997                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        25997                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.840443                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.829957                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.595805                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2168      8.34%      8.34% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             442      1.70%     10.04% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           22828     87.81%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             490      1.88%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              67      0.26%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        25997                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             131252544                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1376704                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               29683072                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              132629248                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            29706240                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      123.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       27.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   124.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    27.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.18                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.96                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1065855588285                       # Total gap between requests
system.mem_ctrls1.avgGap                    840417.07                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    131252544                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     29683072                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 123142636.090785741806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 27848997.222885001451                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2072332                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       464160                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  78508680618                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24618004623700                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     37884.22                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  53037755.57                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   61.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          4006525320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2129507325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8110168920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1746366660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    385386904890                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     84752645280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      570269573355                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       535.033428                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 216825656486                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 813441042575                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2914676520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1549175925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         6532693020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         674658900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    360902379900                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    105371244960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      562082284185                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       527.352020                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 270529015581                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 759737683480                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        29475                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29475                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        29475                       # number of overall hits
system.l2.overall_hits::total                   29475                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2053553                       # number of demand (read+write) misses
system.l2.demand_misses::total                2053553                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2053553                       # number of overall misses
system.l2.overall_misses::total               2053553                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 181861338189                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     181861338189                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 181861338189                       # number of overall miss cycles
system.l2.overall_miss_latency::total    181861338189                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2083028                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2083028                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2083028                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2083028                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.985850                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.985850                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.985850                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.985850                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 88559.359407                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88559.359407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88559.359407                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88559.359407                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              466422                       # number of writebacks
system.l2.writebacks::total                    466422                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2053553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2053553                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2053553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2053553                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 164288886842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 164288886842                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 164288886842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 164288886842                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.985850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.985850                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.985850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.985850                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80002.262830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80002.262830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80002.262830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80002.262830                       # average overall mshr miss latency
system.l2.replacements                        2549440                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       495890                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           495890                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       495890                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       495890                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1587104                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1587104                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          686                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   686                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 435                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     34570551                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34570551                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.388046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.388046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79472.531034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79472.531034                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     30860095                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30860095                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.388046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.388046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70942.747126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70942.747126                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        28789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2053118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2053118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 181826767638                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 181826767638                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2081907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2081907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.986172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.986172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88561.284660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88561.284660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2053118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2053118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 164258026747                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 164258026747                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.986172                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.986172                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80004.182296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80004.182296                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     2578993                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2549504                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.011567                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.915970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    51.083480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.201812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.798179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  69205920                       # Number of tag accesses
system.l2.tags.data_accesses                 69205920                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    934142160939                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1065857839061                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    784673043                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2784877393                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    784673043                       # number of overall hits
system.cpu.icache.overall_hits::total      2784877393                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          903                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            903                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          903                       # number of overall misses
system.cpu.icache.overall_misses::total           903                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    784673043                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2784878296                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    784673043                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2784878296                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.icache.writebacks::total               279                       # number of writebacks
system.cpu.icache.replacements                    279                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    784673043                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2784877393                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          903                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           903                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    784673043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2784878296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.899901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2784878296                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3084029.120709                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.899901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      108610254447                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     108610254447                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    663547831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    259205646                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        922753477                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    663547831                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    259205646                       # number of overall hits
system.cpu.dcache.overall_hits::total       922753477                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5964630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2082947                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8047577                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5964630                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2082947                       # number of overall misses
system.cpu.dcache.overall_misses::total       8047577                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 186466507713                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 186466507713                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 186466507713                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 186466507713                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    669512461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    261288593                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    930801054                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    669512461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    261288593                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    930801054                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008646                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008646                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 89520.524388                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23170.515512                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 89520.524388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23170.515512                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2488482                       # number of writebacks
system.cpu.dcache.writebacks::total           2488482                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2082947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2082947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2082947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2082947                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 184729329915                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 184729329915                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 184729329915                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 184729329915                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007972                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002238                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007972                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002238                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88686.524388                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88686.524388                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88686.524388                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88686.524388                       # average overall mshr miss latency
system.cpu.dcache.replacements                8049457                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    387830992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    152199895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       540030887                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5295495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2081826                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7377321                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 186423502503                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 186423502503                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    393126487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    154281721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    547408208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013477                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89548.071022                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25269.810342                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2081826                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2081826                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 184687259619                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 184687259619                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88714.071022                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88714.071022                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    275716839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    107005751                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      382722590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       669135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       670256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     43005210                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43005210                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    276385974                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    107006872                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    383392846                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 38363.256021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    64.162365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     42070296                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     42070296                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 37529.256021                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37529.256021                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16758098                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      7024279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     23782377                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2055                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           81                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2136                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      6462249                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6462249                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16760153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      7024360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     23784513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000123                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000090                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 79780.851852                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  3025.397472                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           81                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      6394695                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      6394695                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 78946.851852                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78946.851852                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16760153                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      7024360                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     23784513                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16760153                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      7024360                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     23784513                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           978370080                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8049713                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.540989                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   144.388985                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   111.610321                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.564019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.435978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31315892273                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31315892273                       # Number of data accesses

---------- End Simulation Statistics   ----------
