{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615311701751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615311701752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  9 14:41:41 2021 " "Processing started: Tue Mar  9 14:41:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615311701752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311701752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JupsCore -c JupsCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off JupsCore -c JupsCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311701752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615311702175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615311702176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConversorBinP2.v 1 1 " "Found 1 design units, including 1 entities, in source file ConversorBinP2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConversorBinP2 " "Found entity 1: ConversorBinP2" {  } { { "ConversorBinP2.v" "" { Text "/home/julia/Documents/Jups-Core/ConversorBinP2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/julia/Documents/Jups-Core/ProgramCounter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "/home/julia/Documents/Jups-Core/RegisterBank.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extender.v 1 1 " "Found 1 design units, including 1 entities, in source file Extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "/home/julia/Documents/Jups-Core/Extender.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Out.v 1 1 " "Found 1 design units, including 1 entities, in source file Out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Out " "Found entity 1: Out" {  } { { "Out.v" "" { Text "/home/julia/Documents/Jups-Core/Out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConversorComp2.v 1 1 " "Found 1 design units, including 1 entities, in source file ConversorComp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConversorComp2 " "Found entity 1: ConversorComp2" {  } { { "ConversorComp2.v" "" { Text "/home/julia/Documents/Jups-Core/ConversorComp2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConversorBCD.v 1 1 " "Found 1 design units, including 1 entities, in source file ConversorBCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConversorBCD " "Found entity 1: ConversorBCD" {  } { { "ConversorBCD.v" "" { Text "/home/julia/Documents/Jups-Core/ConversorBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrequenceDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file FrequenceDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequenceDivider " "Found entity 1: FrequenceDivider" {  } { { "FrequenceDivider.v" "" { Text "/home/julia/Documents/Jups-Core/FrequenceDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RandomAccessMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file RandomAccessMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 RandomAccessMemory " "Found entity 1: RandomAccessMemory" {  } { { "RandomAccessMemory.v" "" { Text "/home/julia/Documents/Jups-Core/RandomAccessMemory.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data2 data2 JupsCore.v(7) " "Verilog HDL Declaration information at JupsCore.v(7): object \"Data2\" differs only in case from object \"data2\" in the same scope" {  } { { "JupsCore.v" "" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615311725467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JupsCore.v 1 1 " "Found 1 design units, including 1 entities, in source file JupsCore.v" { { "Info" "ISGN_ENTITY_NAME" "1 JupsCore " "Found entity 1: JupsCore" {  } { { "JupsCore.v" "" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.v 1 1 " "Found 1 design units, including 1 entities, in source file Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "/home/julia/Documents/Jups-Core/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setHalt.v 1 1 " "Found 1 design units, including 1 entities, in source file setHalt.v" { { "Info" "ISGN_ENTITY_NAME" "1 setHalt " "Found entity 1: setHalt" {  } { { "setHalt.v" "" { Text "/home/julia/Documents/Jups-Core/setHalt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DeBounce_v.v 1 1 " "Found 1 design units, including 1 entities, in source file DeBounce_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce_v " "Found entity 1: DeBounce_v" {  } { { "DeBounce_v.v" "" { Text "/home/julia/Documents/Jups-Core/DeBounce_v.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCOut.v 1 1 " "Found 1 design units, including 1 entities, in source file PCOut.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCOut " "Found entity 1: PCOut" {  } { { "PCOut.v" "" { Text "/home/julia/Documents/Jups-Core/PCOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_32 " "Found entity 1: Mux_32" {  } { { "Mux_32.v" "" { Text "/home/julia/Documents/Jups-Core/Mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_5.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_5 " "Found entity 1: Mux_5" {  } { { "Mux_5.v" "" { Text "/home/julia/Documents/Jups-Core/Mux_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_16.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16 " "Found entity 1: Mux_16" {  } { { "Mux_16.v" "" { Text "/home/julia/Documents/Jups-Core/Mux_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlSignalMemomry.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlSignalMemomry.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlSignalMemomry " "Found entity 1: ControlSignalMemomry" {  } { { "ControlSignalMemomry.v" "" { Text "/home/julia/Documents/Jups-Core/ControlSignalMemomry.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounterController.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounterController.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounterController " "Found entity 1: ProgramCounterController" {  } { { "ProgramCounterController.v" "" { Text "/home/julia/Documents/Jups-Core/ProgramCounterController.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311725484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311725484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "JupsCore " "Elaborating entity \"JupsCore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615311725620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequenceDivider FrequenceDivider:fd " "Elaborating entity \"FrequenceDivider\" for hierarchy \"FrequenceDivider:fd\"" {  } { { "JupsCore.v" "fd" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce_v DeBounce_v:DB " "Elaborating entity \"DeBounce_v\" for hierarchy \"DeBounce_v:DB\"" {  } { { "JupsCore.v" "DB" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32 Mux_32:MuxAddrJump " "Elaborating entity \"Mux_32\" for hierarchy \"Mux_32:MuxAddrJump\"" {  } { { "JupsCore.v" "MuxAddrJump" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "JupsCore.v" "pc" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounterController ProgramCounterController:pcc " "Elaborating entity \"ProgramCounterController\" for hierarchy \"ProgramCounterController:pcc\"" {  } { { "JupsCore.v" "pcc" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:istM " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:istM\"" {  } { { "JupsCore.v" "istM" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725649 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem\[512..285\] 0 InstructionMemory.v(5) " "Net \"InstMem\[512..285\]\" at InstructionMemory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "/home/julia/Documents/Jups-Core/InstructionMemory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1615311725735 "|JupsCore|InstructionMemory:istM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlSignalMemomry ControlSignalMemomry:csm " "Elaborating entity \"ControlSignalMemomry\" for hierarchy \"ControlSignalMemomry:csm\"" {  } { { "JupsCore.v" "csm" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:controlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:controlUnit\"" {  } { { "JupsCore.v" "controlUnit" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725748 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(24) " "Verilog HDL Always Construct warning at ControlUnit.v(24): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725753 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(25) " "Verilog HDL Always Construct warning at ControlUnit.v(25): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725753 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(26) " "Verilog HDL Always Construct warning at ControlUnit.v(26): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725753 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(46) " "Verilog HDL Always Construct warning at ControlUnit.v(46): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725753 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(47) " "Verilog HDL Always Construct warning at ControlUnit.v(47): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725753 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(48) " "Verilog HDL Always Construct warning at ControlUnit.v(48): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725754 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(68) " "Verilog HDL Always Construct warning at ControlUnit.v(68): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725754 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(69) " "Verilog HDL Always Construct warning at ControlUnit.v(69): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725754 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(70) " "Verilog HDL Always Construct warning at ControlUnit.v(70): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725754 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(90) " "Verilog HDL Always Construct warning at ControlUnit.v(90): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725754 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(91) " "Verilog HDL Always Construct warning at ControlUnit.v(91): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725754 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(92) " "Verilog HDL Always Construct warning at ControlUnit.v(92): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725754 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(112) " "Verilog HDL Always Construct warning at ControlUnit.v(112): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725755 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(113) " "Verilog HDL Always Construct warning at ControlUnit.v(113): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725755 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(114) " "Verilog HDL Always Construct warning at ControlUnit.v(114): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725755 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(134) " "Verilog HDL Always Construct warning at ControlUnit.v(134): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725755 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(135) " "Verilog HDL Always Construct warning at ControlUnit.v(135): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725755 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(136) " "Verilog HDL Always Construct warning at ControlUnit.v(136): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725755 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(156) " "Verilog HDL Always Construct warning at ControlUnit.v(156): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725756 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(157) " "Verilog HDL Always Construct warning at ControlUnit.v(157): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725756 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(158) " "Verilog HDL Always Construct warning at ControlUnit.v(158): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725756 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(178) " "Verilog HDL Always Construct warning at ControlUnit.v(178): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725756 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(179) " "Verilog HDL Always Construct warning at ControlUnit.v(179): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725756 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(180) " "Verilog HDL Always Construct warning at ControlUnit.v(180): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725756 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(200) " "Verilog HDL Always Construct warning at ControlUnit.v(200): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725757 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(201) " "Verilog HDL Always Construct warning at ControlUnit.v(201): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725757 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(202) " "Verilog HDL Always Construct warning at ControlUnit.v(202): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725757 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(222) " "Verilog HDL Always Construct warning at ControlUnit.v(222): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725757 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(223) " "Verilog HDL Always Construct warning at ControlUnit.v(223): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725757 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(224) " "Verilog HDL Always Construct warning at ControlUnit.v(224): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725757 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(244) " "Verilog HDL Always Construct warning at ControlUnit.v(244): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725757 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(245) " "Verilog HDL Always Construct warning at ControlUnit.v(245): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725757 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(246) " "Verilog HDL Always Construct warning at ControlUnit.v(246): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725757 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(266) " "Verilog HDL Always Construct warning at ControlUnit.v(266): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725758 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(267) " "Verilog HDL Always Construct warning at ControlUnit.v(267): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725758 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(268) " "Verilog HDL Always Construct warning at ControlUnit.v(268): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725758 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(288) " "Verilog HDL Always Construct warning at ControlUnit.v(288): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725758 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(289) " "Verilog HDL Always Construct warning at ControlUnit.v(289): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725758 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(290) " "Verilog HDL Always Construct warning at ControlUnit.v(290): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725758 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(310) " "Verilog HDL Always Construct warning at ControlUnit.v(310): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 310 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725758 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(311) " "Verilog HDL Always Construct warning at ControlUnit.v(311): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 311 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725758 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(312) " "Verilog HDL Always Construct warning at ControlUnit.v(312): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725758 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(334) " "Verilog HDL Always Construct warning at ControlUnit.v(334): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725758 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(335) " "Verilog HDL Always Construct warning at ControlUnit.v(335): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725758 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(336) " "Verilog HDL Always Construct warning at ControlUnit.v(336): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725758 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(357) " "Verilog HDL Always Construct warning at ControlUnit.v(357): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 357 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725759 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(358) " "Verilog HDL Always Construct warning at ControlUnit.v(358): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725759 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(359) " "Verilog HDL Always Construct warning at ControlUnit.v(359): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 359 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725759 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(379) " "Verilog HDL Always Construct warning at ControlUnit.v(379): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 379 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725759 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(380) " "Verilog HDL Always Construct warning at ControlUnit.v(380): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 380 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725759 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(381) " "Verilog HDL Always Construct warning at ControlUnit.v(381): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725759 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(401) " "Verilog HDL Always Construct warning at ControlUnit.v(401): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 401 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725759 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(402) " "Verilog HDL Always Construct warning at ControlUnit.v(402): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 402 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725759 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(403) " "Verilog HDL Always Construct warning at ControlUnit.v(403): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 403 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725759 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(423) " "Verilog HDL Always Construct warning at ControlUnit.v(423): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 423 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725759 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(424) " "Verilog HDL Always Construct warning at ControlUnit.v(424): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 424 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725759 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(425) " "Verilog HDL Always Construct warning at ControlUnit.v(425): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 425 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725760 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(445) " "Verilog HDL Always Construct warning at ControlUnit.v(445): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 445 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725760 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(446) " "Verilog HDL Always Construct warning at ControlUnit.v(446): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 446 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725760 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(447) " "Verilog HDL Always Construct warning at ControlUnit.v(447): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 447 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725760 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(467) " "Verilog HDL Always Construct warning at ControlUnit.v(467): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 467 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725760 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(468) " "Verilog HDL Always Construct warning at ControlUnit.v(468): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 468 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725760 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(469) " "Verilog HDL Always Construct warning at ControlUnit.v(469): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 469 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725760 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(489) " "Verilog HDL Always Construct warning at ControlUnit.v(489): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 489 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725760 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(490) " "Verilog HDL Always Construct warning at ControlUnit.v(490): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 490 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725760 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(491) " "Verilog HDL Always Construct warning at ControlUnit.v(491): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 491 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725760 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(511) " "Verilog HDL Always Construct warning at ControlUnit.v(511): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 511 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725760 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(512) " "Verilog HDL Always Construct warning at ControlUnit.v(512): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 512 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725760 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(513) " "Verilog HDL Always Construct warning at ControlUnit.v(513): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 513 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725761 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(533) " "Verilog HDL Always Construct warning at ControlUnit.v(533): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 533 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725761 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(534) " "Verilog HDL Always Construct warning at ControlUnit.v(534): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 534 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725761 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(535) " "Verilog HDL Always Construct warning at ControlUnit.v(535): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 535 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725761 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(555) " "Verilog HDL Always Construct warning at ControlUnit.v(555): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 555 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725761 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(556) " "Verilog HDL Always Construct warning at ControlUnit.v(556): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 556 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725761 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(557) " "Verilog HDL Always Construct warning at ControlUnit.v(557): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 557 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725761 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(577) " "Verilog HDL Always Construct warning at ControlUnit.v(577): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 577 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725761 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(579) " "Verilog HDL Always Construct warning at ControlUnit.v(579): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 579 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725761 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(599) " "Verilog HDL Always Construct warning at ControlUnit.v(599): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 599 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725761 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(600) " "Verilog HDL Always Construct warning at ControlUnit.v(600): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 600 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725761 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(622) " "Verilog HDL Always Construct warning at ControlUnit.v(622): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 622 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725762 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(645) " "Verilog HDL Always Construct warning at ControlUnit.v(645): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 645 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725762 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(687) " "Verilog HDL Always Construct warning at ControlUnit.v(687): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 687 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725762 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(688) " "Verilog HDL Always Construct warning at ControlUnit.v(688): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 688 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725762 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(689) " "Verilog HDL Always Construct warning at ControlUnit.v(689): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 689 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725762 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_exec_process ControlUnit.v(709) " "Verilog HDL Always Construct warning at ControlUnit.v(709): variable \"curr_exec_process\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 709 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725762 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_write ControlUnit.v(710) " "Verilog HDL Always Construct warning at ControlUnit.v(710): variable \"curr_select_proc_reg_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 710 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725762 "|JupsCore|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "curr_select_proc_reg_read ControlUnit.v(711) " "Verilog HDL Always Construct warning at ControlUnit.v(711): variable \"curr_select_proc_reg_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "/home/julia/Documents/Jups-Core/ControlUnit.v" 711 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1615311725762 "|JupsCore|ControlUnit:controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomAccessMemory RandomAccessMemory:RAM " "Elaborating entity \"RandomAccessMemory\" for hierarchy \"RandomAccessMemory:RAM\"" {  } { { "JupsCore.v" "RAM" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16 Mux_16:MuxExtender " "Elaborating entity \"Mux_16\" for hierarchy \"Mux_16:MuxExtender\"" {  } { { "JupsCore.v" "MuxExtender" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:ext " "Elaborating entity \"Extender\" for hierarchy \"Extender:ext\"" {  } { { "JupsCore.v" "ext" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_5 Mux_5:MuxRegDest " "Elaborating entity \"Mux_5\" for hierarchy \"Mux_5:MuxRegDest\"" {  } { { "JupsCore.v" "MuxRegDest" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:rbank " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:rbank\"" {  } { { "JupsCore.v" "rbank" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Out Out:out " "Elaborating entity \"Out\" for hierarchy \"Out:out\"" {  } { { "JupsCore.v" "out" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorComp2 Out:out\|ConversorComp2:c2 " "Elaborating entity \"ConversorComp2\" for hierarchy \"Out:out\|ConversorComp2:c2\"" {  } { { "Out.v" "c2" { Text "/home/julia/Documents/Jups-Core/Out.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorBCD Out:out\|ConversorBCD:cBCD " "Elaborating entity \"ConversorBCD\" for hierarchy \"Out:out\|ConversorBCD:cBCD\"" {  } { { "Out.v" "cBCD" { Text "/home/julia/Documents/Jups-Core/Out.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Out:out\|Display:d1 " "Elaborating entity \"Display\" for hierarchy \"Out:out\|Display:d1\"" {  } { { "Out.v" "d1" { Text "/home/julia/Documents/Jups-Core/Out.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:arilu " "Elaborating entity \"ALU\" for hierarchy \"ALU:arilu\"" {  } { { "JupsCore.v" "arilu" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311725821 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RandomAccessMemory:RAM\|RAM_rtl_0 " "Inferred dual-clock RAM node \"RandomAccessMemory:RAM\|RAM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1615311734667 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RandomAccessMemory:RAM\|Stack_rtl_0 " "Inferred dual-clock RAM node \"RandomAccessMemory:RAM\|Stack_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1615311734668 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RandomAccessMemory:RAM\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RandomAccessMemory:RAM\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RandomAccessMemory:RAM\|Stack_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RandomAccessMemory:RAM\|Stack_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1615311749343 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1615311749343 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1615311749343 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:arilu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:arilu\|Div0\"" {  } { { "ALU.v" "Div0" { Text "/home/julia/Documents/Jups-Core/ALU.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615311749350 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:arilu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:arilu\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "/home/julia/Documents/Jups-Core/ALU.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615311749350 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1615311749350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RandomAccessMemory:RAM\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"RandomAccessMemory:RAM\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311749465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RandomAccessMemory:RAM\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"RandomAccessMemory:RAM\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749465 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615311749465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43d1 " "Found entity 1: altsyncram_43d1" {  } { { "db/altsyncram_43d1.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/altsyncram_43d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311749549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311749549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:arilu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:arilu\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311749590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:arilu\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:arilu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749590 ""}  } { { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615311749590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311749651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311749651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311749660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311749660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311749763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311749763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311749855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311749855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311749917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311749917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:arilu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:arilu\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311749936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:arilu\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:arilu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615311749936 ""}  } { { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615311749936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615311749999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311749999 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:arilu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:arilu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 15 -1 0 } } { "JupsCore.v" "" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615311750362 "|JupsCore|ALU:arilu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:arilu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:arilu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/julia/Documents/Jups-Core/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/home/julia/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "/home/julia/Documents/Jups-Core/ALU.v" 15 -1 0 } } { "JupsCore.v" "" { Text "/home/julia/Documents/Jups-Core/JupsCore.v" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615311750362 "|JupsCore|ALU:arilu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1615311750362 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1615311750362 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1615311751635 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1615311751635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615311759122 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/julia/Documents/Jups-Core/output_files/JupsCore.map.smsg " "Generated suppressed messages file /home/julia/Documents/Jups-Core/output_files/JupsCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311767069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615311767735 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615311767735 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7248 " "Implemented 7248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615311768606 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615311768606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7118 " "Implemented 7118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615311768606 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1615311768606 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1615311768606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615311768606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1056 " "Peak virtual memory: 1056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615311768654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  9 14:42:48 2021 " "Processing ended: Tue Mar  9 14:42:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615311768654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615311768654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615311768654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615311768654 ""}
