--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Ripple_Carry_Adder_4bit.twx Ripple_Carry_Adder_4bit.ncd -o
Ripple_Carry_Adder_4bit.twr Ripple_Carry_Adder_4bit.pcf -ucf
Ripple_Carry_Adder_4bit.ucf

Design file:              Ripple_Carry_Adder_4bit.ncd
Physical constraint file: Ripple_Carry_Adder_4bit.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |Cout           |   15.723|
A<0>           |S<0>           |   12.399|
A<0>           |S<1>           |   12.984|
A<0>           |S<2>           |   13.454|
A<0>           |S<3>           |   14.964|
A<1>           |Cout           |   15.140|
A<1>           |S<1>           |   12.325|
A<1>           |S<2>           |   12.871|
A<1>           |S<3>           |   14.381|
A<2>           |Cout           |   12.834|
A<2>           |S<2>           |   10.902|
A<2>           |S<3>           |   12.075|
A<3>           |Cout           |   12.103|
A<3>           |S<3>           |   11.537|
B<0>           |Cout           |   15.942|
B<0>           |S<0>           |   12.154|
B<0>           |S<1>           |   13.203|
B<0>           |S<2>           |   13.673|
B<0>           |S<3>           |   15.183|
B<1>           |Cout           |   14.911|
B<1>           |S<1>           |   12.102|
B<1>           |S<2>           |   12.642|
B<1>           |S<3>           |   14.152|
B<2>           |Cout           |   13.366|
B<2>           |S<2>           |   11.561|
B<2>           |S<3>           |   12.607|
B<3>           |Cout           |   12.352|
B<3>           |S<3>           |   12.011|
Cin            |Cout           |   16.752|
Cin            |S<0>           |   12.988|
Cin            |S<1>           |   14.013|
Cin            |S<2>           |   14.483|
Cin            |S<3>           |   15.993|
---------------+---------------+---------+


Analysis completed Wed Oct 29 13:59:00 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 143 MB



