<!DOCTYPE html>
  
<!-- This file is auto-generated DO NOT EDIT -->


<html>
<head>
<title>Spectrum FPGA</title>
<link rel="stylesheet" type="text/css" href="common.css"/>
<style>
code, kbd, samp {
    white-space: pre;
}

var {
    font-family: monospace;
    font-style: normal;
}

samp {
    color: gray;
}

code em {
    font-style: normal;
    color: red;
}
</style>
</head>
<body>


<nav class="mainmenu">
<a href="index.html">Home</a>
<a href="https://github.com/jterweeme">GitHub</a>
<a href="yahtzee/index.html">Yahtzee</a>
<a href="et/index.html">E.T.</a>
<a href="madmanimation/index.html">MyMadManiMation</a>
<a href="fotopuzzel/index.html">Puzzle</a>
<a href="worst.html">WWW1</a>
</nav><main style="width: 900px;">
<h1>TI 74xx series</h1>
<h2>7400</h2>
<p>quad 2-input NAND gate</p>
<code>
library ieee;
use ieee.std_logic_1164.all;

entity x7400 is
    port (a1, b1, a2, b2, a3, b3, a4, b4: in std_logic; y1, y2, y3, y4: out std_logic);
end entity;

architecture behavior of x7400 is
begin
    y1 &lt;= not (a1 and b1);
    y2 &lt;= not (a2 and b2);
    y3 &lt;= not (a3 and b3);
    y4 &lt;= not (a4 and b4);
end architecture;
</code>

<h2>7402</h2>
<p>quad 2-input NOR gate</p>
<code>
library ieee;
use ieee.std_logic_1164.all;

entity ti7402 is
    port (a1, b1, a2, b2, a3, b3, a4, b4: in std_logic; y1, y2, y3, y4: out std_logic);
end entity;

architecture behavior of ti7402 is
begin
    y1 &lt;= not (a1 or b1);
    y2 &lt;= not (a2 or b2);
    y3 &lt;= not (a3 or b3);
    y4 &lt;= not (a4 or b4);
end architecture;
</code>

<img src="ti7402.svg" alt="ti7402" width="300px"/>

<h2>7432</h2>
<p>quad 2-input OR gate</p>
<code>
library ieee;
use ieee.std_logic_1164.all;

entity ti7432 is
    port (a1, b1, a2, b2, a3, b3, a4, b4: in std_logic; y1, y2, y3, y4: out std_logic);
end entity;

architecture behavior of ti7432 is
begin
    y1 &lt;= a1 or b1;
    y2 &lt;= a2 or b2;
    y3 &lt;= a3 or b3;
    y4 &lt;= a4 or b4;
end architecture;
</code>

<img src="ti7432.svg" alt="ti7432" width="300px"/>

<h2>7483</h2>
<p>4-bit binary full adder</p>
<code>
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ti7483 is
    port(
        c0: in std_logic;
        c4: out std_logic;
        a, b: in unsigned(3 downto 0);
        s: out unsigned(3 downto 0));
end entity;

architecture behavior of ti7483 is
signal tmp: unsigned(5 downto 0);
begin
    tmp &lt;= ('0' &amp; a &amp; '1') + ('0' &amp; b &amp; c0);
    s &lt;= tmp(4 downto 1);
    c4 &lt;= tmp(5);
end architecture;
</code>
<img src="ti7483.svg" alt="ti7483" width="300px"/>

<h2>74133</h2>
<p>single 13-input NAND gate</p>
<code>
library ieee;
use ieee.std_logic_1164.all;

entity ti74133 is
    port (a: in std_logic_vector(12 downto 0); y: out std_logic);
end entity;

architecture behavior of ti74133 is
begin
    y &lt;= not (a(0) and a(1) and a(2) and a(3) and a(4) and a(5) and a(6) and a(7) and
            a(8) and a(9) and a(10) and a(11) and a(12));
end architecture;
</code>
<img src="ti74133.svg" alt="ti74133"/>

<h2>74139</h2>
<p>dual 2 to 4-line decoder/demultiplexer, inverting outputs</p>
<code>
library ieee;
use ieee.std_logic_1164.all;

entity ti74139 is
    port(
        en0_n, en1_n: in std_logic;
        sel0, sel1: in std_logic_vector(1 downto 0);
        y0, y1: out std_logic_vector(3 downto 0));
end entity ti74139;

architecture behavior of ti74139 is
signal tmp0, tmp1: std_logic_vector(3 downto 0);
begin
    y0 &lt;= "1111" when en0_n='1' else tmp0;
    y1 &lt;= "1111" when en1_n='1' else tmp1;

    process (sel0)
    begin
        case sel0 is
        when "00" =&gt; tmp0 &lt;= "1110";
        when "01" =&gt; tmp0 &lt;= "1101";
        when "10" =&gt; tmp0 &lt;= "1011";
        when "11" =&gt; tmp0 &lt;= "0111";
        end case;
    end process;

    process (sel1)
    begin
        case sel1 is
        when "00" =&gt; tmp1 &lt;= "1110";
        when "01" =&gt; tmp1 &lt;= "1101";
        when "10" =&gt; tmp1 &lt;= "1011";
        when "11" =&gt; tmp1 &lt;= "0111";
        end case;
    end process;
end architecture behavior;
</code>

<img src="ti74139.svg" alt="ti74139"/>

<h2>74150</h2>
<p>16-line to 1-line data selector/multiplexer</p>
<code>
library ieee;
use ieee.std_logic_1164.all;

entity ti74150 is
    port (
        g_n: in std_logic;
        e: in std_logic_vector(15 downto 0);
        sel: in std_logic_vector(3 downto 0);
        w_n: out std_logic);
end entity;

architecture behavior of ti74150 is
signal tmp: std_logic;
begin
    process (e)
    begin
        case sel is
            when "0000" =&gt; tmp &lt;= e(0);
            when "0001" =&gt; tmp &lt;= e(1);
            when "0010" =&gt; tmp &lt;= e(2);
            when "0011" =&gt; tmp &lt;= e(3);
            when "0100" =&gt; tmp &lt;= e(4);
            when "0101" =&gt; tmp &lt;= e(5);
            when "0110" =&gt; tmp &lt;= e(6);
            when "0111" =&gt; tmp &lt;= e(7);
            when "1000" =&gt; tmp &lt;= e(8);
            when "1001" =&gt; tmp &lt;= e(9);
            when "1010" =&gt; tmp &lt;= e(10);
            when "1011" =&gt; tmp &lt;= e(11);
            when "1100" =&gt; tmp &lt;= e(12);
            when "1101" =&gt; tmp &lt;= e(13);
            when "1110" =&gt; tmp &lt;= e(14);
            when "1111" =&gt; tmp &lt;= e(15);
        end case;
    end process;

    w_n &lt;= g_n or not tmp;
end architecture;
</code>

<img src="ti74150.svg" alt="ti74150" width="400px"/>

<h2>74151</h2>
<p>8-line to 1-line data selector/multiplexer</p>
<code>
library ieee;
use ieee.std_logic_1164.all;

entity ti74151 is
    port (g_n: in std_logic;
        e: in std_logic_vector(7 downto 0);
        sel: in std_logic_vector(2 downto 0);
        w_n, y: out std_logic);
end entity;

architecture behavior of ti74151 is
signal tmp, tmp2: std_logic;
begin
    with sel select
        tmp &lt;= e(0) when "000",
               e(1) when "001",
               e(2) when "010",
               e(3) when "011",
               e(4) when "100",
               e(5) when "101",
               e(6) when "110",
               e(7) when "111";

    tmp2 &lt;= g_n or not tmp;
    w_n &lt;= tmp2;
    y &lt;= not tmp2;
end architecture;
</code>

<img src="ti74151.svg" alt="ti74151" width="400px"/>

<h2>74153</h2>
<p>dual 4-line to 1-line data selector/multiplexer, non-inverting outputs</p>
<code>
library ieee;
use ieee.std_logic_1164.all;

entity ti74153 is
    port (sel: in std_logic_vector(1 downto 0);
        g0_n, g1_n: in std_logic;
        c0, c1: in std_logic_vector(3 downto 0);
        y0, y1: out std_logic);
end entity;

architecture behavior of ti74153 is
signal mux0_out, mux1_out: std_logic;
begin
    y0 &lt;= not g0_n and mux0_out;
    y1 &lt;= not g1_n and mux1_out;

    process (sel, c0, c1)
    begin
        case sel is
            when "00" =&gt;
                mux0_out &lt;= c0(0);
                mux1_out &lt;= c1(0);
            when "01" =&gt;
                mux0_out &lt;= c0(1);
                mux1_out &lt;= c1(1);
            when "10" =&gt;
                mux0_out &lt;= c0(2);
                mux1_out &lt;= c1(2);
            when "11" =&gt;
                mux0_out &lt;= c0(3);
                mux1_out &lt;= c1(3);
        end case;
    end process;
end architecture;
</code>
<img src="ti74153.svg" alt="ti74153" width="400px"/>

<h2>74174</h2>
<p>hex D flip-flop, common asynchronous clear</p>
<code>
library ieee;
use ieee.std_logic_1164.all;

entity ti74174 is
    port (clk, rst_n: in std_logic;
        d: in std_logic_vector(5 downto 0);
        q: out std_logic_vector(5 downto 0));
end entity;

architecture behavior of ti74174 is
begin
    process (clk) is
    begin
        if rst_n='0' then
            q &lt;= (others =&gt; '0');
        elsif rising_edge(clk) then
            q &lt;= d;
        end if;
    end process;
end architecture;
</code>
<img src="ti74174.svg" alt="ti74174" width="300px"/>

<h2>74273</h2>
<p>8-bit register, asynchronous clear</p>
<code>
library ieee;
use ieee.std_logic_1164.all;

entity ti74273 is
    port (
        clk, rst_n: in std_logic;
        d: in std_logic_vector(7 downto 0);
        q: out std_logic_vector(7 downto 0));
end entity;

architecture behavior of ti74273 is
begin
    process (clk,rst_n,d)
    begin
        if rst_n='0' then
            q &lt;= (others =&gt; '0');
        elsif rising_edge(clk) then
            q &lt;= d;
        end if;
    end process;
end architecture;
</code>
<img src="ti74273.svg" alt="ti74273" width="300px"/>

<h2>744040</h2>
<p>12-stage binary ripple counter</p>
<code>
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ti744040 is
    port (clk, clr: in std_logic; q: out unsigned(11 downto 0));
end entity;

architecture behavior of ti744040 is
signal tmp: unsigned(11 downto 0);
begin
    q &lt;= tmp;
    process (clk, clr) begin
        if clr='1' then
            tmp &lt;= (others =&gt; '0');
        elsif falling_edge(clk) then
            tmp &lt;= tmp + 1;
        end if;
    end process;
end architecture;
</code>

<img src="ti744040.svg" alt="ti744040" width="400px"/>

</main>
</body>
</html>


