

================================================================
== Vitis HLS Report for 'Linear_layer_ds2'
================================================================
* Date:           Sun Sep  3 07:07:28 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  37975454|  37975454|  0.380 sec|  0.380 sec|  37975454|  37975454|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                        |                                                             |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168                   |Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1                   |       14|       14|   0.140 us|   0.140 us|       14|       14|       no|
        |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174                   |Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2                   |      770|      770|   7.700 us|   7.700 us|      770|      770|       no|
        |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180  |Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4  |     9218|     9218|  92.180 us|  92.180 us|     9218|     9218|       no|
        |grp_Linear_layer_ds2_Pipeline_l_j38_fu_186                              |Linear_layer_ds2_Pipeline_l_j38                              |     9219|     9219|  92.190 us|  92.190 us|     9219|     9219|       no|
        |grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196             |Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40             |    36891|    36891|   0.369 ms|   0.369 ms|    36891|    36891|       no|
        |grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204               |Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41               |  2359323|  2359323|  23.593 ms|  23.593 ms|  2359323|  2359323|       no|
        |grp_Linear_layer_ds2_Pipeline_l_j39_fu_212                              |Linear_layer_ds2_Pipeline_l_j39                              |     9219|     9219|  92.190 us|  92.190 us|     9219|     9219|       no|
        |grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222     |Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43     |     9255|     9255|  92.550 us|  92.550 us|     9255|     9255|       no|
        |grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233                         |Linear_layer_ds2_Pipeline_l_S_k_4_k5                         |     3077|     3077|  30.770 us|  30.770 us|     3077|     3077|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                    |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_max_inp_i39     |    110676|    110676|      9223|          -|          -|    12|        no|
        |- l_max_W_i40       |   7083264|   7083264|      9223|          -|          -|   768|        no|
        |- l_gemm_i43_l_j42  |  28403712|  28403712|      3082|          -|          -|  9216|        no|
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    262|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|    2476|   2621|    -|
|Memory           |     3154|    -|      32|      6|    0|
|Multiplexer      |        -|    -|       -|    841|    -|
|Register         |        -|    -|     242|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |     3154|    1|    2750|   3730|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |     1126|   ~0|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168                   |Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1                   |        0|   0|    6|   49|    0|
    |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174                   |Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2                   |        0|   0|   12|   51|    0|
    |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180  |Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4  |        0|   0|   45|  182|    0|
    |grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233                         |Linear_layer_ds2_Pipeline_l_S_k_4_k5                         |        0|   1|  211|  208|    0|
    |grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204               |Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41               |        0|   0|  515|  559|    0|
    |grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196             |Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40             |        0|   0|  480|  552|    0|
    |grp_Linear_layer_ds2_Pipeline_l_j38_fu_186                              |Linear_layer_ds2_Pipeline_l_j38                              |        0|   0|  238|  352|    0|
    |grp_Linear_layer_ds2_Pipeline_l_j39_fu_212                              |Linear_layer_ds2_Pipeline_l_j39                              |        0|   0|  282|  358|    0|
    |grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222     |Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43     |        0|   0|  687|  310|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                   |                                                             |        0|   1| 2476| 2621|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |   Memory   |                  Module                 | BRAM_18K| FF | LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |q_W3_V_U    |Linear_layer_ds2_q_W3_V_RAM_AUTO_1R1W    |     3072|   0|   0|    0|  2359296|   12|     1|     28311552|
    |q_inp3_V_U  |Linear_layer_ds2_q_inp3_V_RAM_AUTO_1R1W  |       48|   0|   0|    0|    36864|   12|     1|       442368|
    |max_W3_U    |Linear_layer_qkv_max_W_RAM_AUTO_1R1W     |        2|   0|   0|    0|      768|   32|     1|        24576|
    |max_inp3_U  |Linear_layer_qkv_max_inp_RAM_AUTO_1R1W   |        0|  32|   6|    0|       12|   32|     1|          384|
    |q_outp5_U   |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W    |       32|   0|   0|    0|     9216|   32|     1|       294912|
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |Total       |                                         |     3154|  32|   6|    0|  2406156|  120|     5|     29073792|
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln805_fu_258_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln830_fu_312_p2               |         +|   0|  0|  13|          10|           1|
    |add_ln875_1_fu_376_p2             |         +|   0|  0|  17|          14|           1|
    |add_ln875_fu_388_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln876_fu_416_p2               |         +|   0|  0|  13|          10|           1|
    |empty_420_fu_481_p2               |         +|   0|  0|  14|          14|          14|
    |empty_419_fu_472_p2               |         -|   0|  0|  14|          14|          14|
    |sub_ln807_fu_297_p2               |         -|   0|  0|  23|          16|          16|
    |sub_ln832_fu_361_p2               |         -|   0|  0|  29|          22|          22|
    |sub_ln878_fu_455_p2               |         -|   0|  0|  23|          16|          16|
    |sub_ln879_fu_510_p2               |         -|   0|  0|  29|          22|          22|
    |icmp_ln805_fu_252_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln830_fu_306_p2              |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln875_fu_370_p2              |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln876_fu_394_p2              |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |select_ln875_1_fu_408_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln875_fu_400_p3            |    select|   0|  0|  10|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 262|         188|         154|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  87|         18|    1|         18|
    |grp_fu_643_ce            |  14|          3|    1|          3|
    |grp_fu_643_opcode        |  14|          3|    5|         15|
    |grp_fu_643_p0            |  14|          3|   32|         96|
    |grp_fu_643_p1            |  14|          3|   32|         96|
    |grp_fu_647_ce            |  14|          3|    1|          3|
    |grp_fu_647_opcode        |  14|          3|    5|         15|
    |grp_fu_647_p0            |  14|          3|   32|         96|
    |grp_fu_647_p1            |  14|          3|   32|         96|
    |grp_fu_651_ce            |  14|          3|    1|          3|
    |grp_fu_651_opcode        |  14|          3|    5|         15|
    |grp_fu_651_p0            |  14|          3|   32|         96|
    |grp_fu_651_p1            |  14|          3|   32|         96|
    |grp_fu_655_ce            |  14|          3|    1|          3|
    |grp_fu_655_p0            |  14|          3|   32|         96|
    |grp_fu_655_p1            |  14|          3|   32|         96|
    |grp_fu_659_ce            |   9|          2|    1|          2|
    |grp_fu_663_ce            |  14|          3|    1|          3|
    |grp_fu_663_p0            |  14|          3|   32|         96|
    |grp_fu_663_p1            |  14|          3|   32|         96|
    |grp_fu_667_ce            |  14|          3|    1|          3|
    |grp_fu_667_p0            |  14|          3|   32|         96|
    |grp_fu_667_p1            |  14|          3|   32|         96|
    |grp_fu_671_ce            |   9|          2|    1|          2|
    |grp_fu_675_ce            |   9|          2|    1|          2|
    |i39_fu_92                |   9|          2|    4|          8|
    |i40_fu_116               |   9|          2|   10|         20|
    |i43_fu_124               |   9|          2|    4|          8|
    |indvar_flatten30_fu_128  |   9|          2|   14|         28|
    |j42_fu_120               |   9|          2|   10|         20|
    |max_W3_address0          |  31|          6|   10|         60|
    |max_W3_ce0               |  31|          6|    1|          6|
    |max_W3_d0                |  14|          3|   32|         96|
    |max_W3_we0               |  14|          3|    1|          3|
    |max_inp3_address0        |  31|          6|    4|         24|
    |max_inp3_ce0             |  31|          6|    1|          6|
    |max_inp3_d0              |  14|          3|   32|         96|
    |max_inp3_we0             |  14|          3|    1|          3|
    |q_W3_V_address0          |  14|          3|   22|         66|
    |q_W3_V_ce0               |  14|          3|    1|          3|
    |q_W3_V_we0               |   9|          2|    1|          2|
    |q_inp3_V_address0        |  14|          3|   16|         48|
    |q_inp3_V_ce0             |  14|          3|    1|          3|
    |q_inp3_V_we0             |   9|          2|    1|          2|
    |q_outp5_address0         |  25|          5|   14|         70|
    |q_outp5_ce0              |  25|          5|    1|          5|
    |q_outp5_d0               |  14|          3|   32|         96|
    |q_outp5_we0              |  14|          3|    1|          3|
    |v475_address0            |  14|          3|   16|         48|
    |v475_ce0                 |  14|          3|    1|          3|
    |v563_address0            |  14|          3|   22|         66|
    |v563_ce0                 |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 841|        177|  663|       2035|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                            |  17|   0|   17|          0|
    |empty_420_reg_623                                                                    |  14|   0|   14|          0|
    |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1_fu_168_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2_fu_174_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_l_S_k_4_k5_fu_233_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41_fu_204_ap_start_reg               |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40_fu_196_ap_start_reg             |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_l_j38_fu_186_ap_start_reg                              |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_l_j39_fu_212_ap_start_reg                              |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43_fu_222_ap_start_reg     |   1|   0|    1|          0|
    |i39_1_reg_523                                                                        |   4|   0|    4|          0|
    |i39_fu_92                                                                            |   4|   0|    4|          0|
    |i40_1_reg_555                                                                        |  10|   0|   10|          0|
    |i40_fu_116                                                                           |  10|   0|   10|          0|
    |i43_fu_124                                                                           |   4|   0|    4|          0|
    |indvar_flatten30_fu_128                                                              |  14|   0|   14|          0|
    |j42_fu_120                                                                           |  10|   0|   10|          0|
    |max_W3_load_reg_596                                                                  |  32|   0|   32|          0|
    |max_inp3_load_reg_550                                                                |  32|   0|   32|          0|
    |q_outp5_load_reg_638                                                                 |  32|   0|   32|          0|
    |select_ln875_1_reg_611                                                               |   4|   0|    4|          0|
    |select_ln875_reg_604                                                                 |  10|   0|   10|          0|
    |sub_ln807_reg_545                                                                    |   6|   0|   16|         10|
    |sub_ln832_reg_591                                                                    |  12|   0|   22|         10|
    |sub_ln878_reg_618                                                                    |   6|   0|   16|         10|
    |sub_ln879_reg_633                                                                    |  12|   0|   22|         10|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 242|   0|  282|         40|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_274_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_274_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_274_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_274_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_274_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_278_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_278_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_278_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_278_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_278_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_282_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_282_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_282_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_282_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_282_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_290_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_290_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_290_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_290_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_298_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_298_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_298_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_298_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_286_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_286_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_286_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_286_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_294_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_294_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_294_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_294_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_305_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_305_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_305_p_opcode  |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_305_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_305_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_302_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_302_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|grp_fu_302_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2|  return value|
|v475_address0        |  out|   16|   ap_memory|              v475|         array|
|v475_ce0             |  out|    1|   ap_memory|              v475|         array|
|v475_q0              |   in|   32|   ap_memory|              v475|         array|
|v563_address0        |  out|   22|   ap_memory|              v563|         array|
|v563_ce0             |  out|    1|   ap_memory|              v563|         array|
|v563_q0              |   in|   32|   ap_memory|              v563|         array|
|v564_address0        |  out|   10|   ap_memory|              v564|         array|
|v564_ce0             |  out|    1|   ap_memory|              v564|         array|
|v564_q0              |   in|   32|   ap_memory|              v564|         array|
|v478_address0        |  out|   14|   ap_memory|              v478|         array|
|v478_ce0             |  out|    1|   ap_memory|              v478|         array|
|v478_we0             |  out|    1|   ap_memory|              v478|         array|
|v478_d0              |  out|   32|   ap_memory|              v478|         array|
+---------------------+-----+-----+------------+------------------+--------------+

