library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

-- A sequence detector FSM
-- SW0 is the active low synchronous reset, SW1 is the w input, and KEY0 is the clock.
-- The z output appears on LEDR0, and the state is indicated on LEDR8..0
entity e_separate_digits is 
   port (
				clk			 :in    std_logic;
				input_number :in    integer ;
				digit1       :out   integer;
				digit2       :out   integer 
		);
end entity e_separate_digits;

architecture a_separate_digits of e_separate_digits is

---- Declaration Part -----------------------------------------------

-- Signal Declarations

	signal slv_digit_1,slv_digit_2,slv_digit_3,slv_digit_4 : integer := 0 ;
	signal temp_input_number :integer;
--
begin

	converter: process(clk,input_number)
	begin
		temp_input_number <= input_number;
	
	
	
		digit2 <= slv_digit_2 mod 10;
		slv_digit_3<= temp_input_number / 10;
	
		digit1 <= slv_digit_3 mod 10;
	end process;
	
---- Assignment Part ------------------------------------------------

-- Concurrent Assignments:

end architecture a_separate_digits ;