
*** Running vivado
    with args -log nco_1_jtag_axi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nco_1_jtag_axi_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source nco_1_jtag_axi_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 315.262 ; gain = 81.957
INFO: [Synth 8-638] synthesizing module 'nco_1_jtag_axi_0_0' [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ip/nco_1_jtag_axi_0_0/synth/nco_1_jtag_axi_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'nco_1_jtag_axi_0_0' (39#1) [z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/ip/nco_1_jtag_axi_0_0/synth/nco_1_jtag_axi_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:02:12 ; elapsed = 00:02:21 . Memory (MB): peak = 549.734 ; gain = 316.430
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:12 ; elapsed = 00:02:22 . Memory (MB): peak = 549.734 ; gain = 316.430
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 673.539 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:30 ; elapsed = 00:02:41 . Memory (MB): peak = 673.539 ; gain = 440.234
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:30 ; elapsed = 00:02:41 . Memory (MB): peak = 673.539 ; gain = 440.234
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:30 ; elapsed = 00:02:41 . Memory (MB): peak = 673.539 ; gain = 440.234
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:32 ; elapsed = 00:02:44 . Memory (MB): peak = 673.539 ; gain = 440.234
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:02:52 . Memory (MB): peak = 673.539 ; gain = 440.234
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|Module Name | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives                  | 
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+
|inst        | jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 32             | RAM64X1D x 8  RAM64M x 40   | 
+------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:55 ; elapsed = 00:03:08 . Memory (MB): peak = 673.539 ; gain = 440.234
Finished Timing Optimization : Time (s): cpu = 00:02:55 ; elapsed = 00:03:09 . Memory (MB): peak = 673.539 ; gain = 440.234
Finished Technology Mapping : Time (s): cpu = 00:02:57 ; elapsed = 00:03:10 . Memory (MB): peak = 673.539 ; gain = 440.234
Finished IO Insertion : Time (s): cpu = 00:02:58 ; elapsed = 00:03:12 . Memory (MB): peak = 673.539 ; gain = 440.234
Finished Renaming Generated Instances : Time (s): cpu = 00:02:58 ; elapsed = 00:03:12 . Memory (MB): peak = 673.539 ; gain = 440.234
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:58 ; elapsed = 00:03:12 . Memory (MB): peak = 673.539 ; gain = 440.234
Finished Renaming Generated Ports : Time (s): cpu = 00:02:58 ; elapsed = 00:03:12 . Memory (MB): peak = 673.539 ; gain = 440.234
Finished Handling Custom Attributes : Time (s): cpu = 00:02:58 ; elapsed = 00:03:12 . Memory (MB): peak = 673.539 ; gain = 440.234
Finished Renaming Generated Nets : Time (s): cpu = 00:02:58 ; elapsed = 00:03:12 . Memory (MB): peak = 673.539 ; gain = 440.234

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    19|
|2     |LUT2     |   108|
|3     |LUT3     |   104|
|4     |LUT4     |   111|
|5     |LUT5     |   101|
|6     |LUT6     |   141|
|7     |RAM64M   |    40|
|8     |RAM64X1D |     8|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     2|
|11    |FDCE     |   320|
|12    |FDPE     |    40|
|13    |FDRE     |  1304|
|14    |FDSE     |    12|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:58 ; elapsed = 00:03:12 . Memory (MB): peak = 673.539 ; gain = 440.234
synth_design: Time (s): cpu = 00:03:01 ; elapsed = 00:03:16 . Memory (MB): peak = 673.539 ; gain = 444.867
