
STM32_Serial_motorDriver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070c8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000190  08007188  08007188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007318  08007318  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007318  08007318  00008318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007320  08007320  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007320  08007320  00008320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007324  08007324  00008324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08007328  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000370  20000068  08007390  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d8  08007390  000093d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010633  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025cc  00000000  00000000  000196c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f78  00000000  00000000  0001bc90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c1a  00000000  00000000  0001cc08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013280  00000000  00000000  0001d822  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000131b4  00000000  00000000  00030aa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00071e9a  00000000  00000000  00043c56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b5af0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fe0  00000000  00000000  000b5b34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  000b9b14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007170 	.word	0x08007170

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08007170 	.word	0x08007170

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_uldivmod>:
 8000408:	2b00      	cmp	r3, #0
 800040a:	d111      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 800040c:	2a00      	cmp	r2, #0
 800040e:	d10f      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 8000410:	2900      	cmp	r1, #0
 8000412:	d100      	bne.n	8000416 <__aeabi_uldivmod+0xe>
 8000414:	2800      	cmp	r0, #0
 8000416:	d002      	beq.n	800041e <__aeabi_uldivmod+0x16>
 8000418:	2100      	movs	r1, #0
 800041a:	43c9      	mvns	r1, r1
 800041c:	0008      	movs	r0, r1
 800041e:	b407      	push	{r0, r1, r2}
 8000420:	4802      	ldr	r0, [pc, #8]	@ (800042c <__aeabi_uldivmod+0x24>)
 8000422:	a102      	add	r1, pc, #8	@ (adr r1, 800042c <__aeabi_uldivmod+0x24>)
 8000424:	1840      	adds	r0, r0, r1
 8000426:	9002      	str	r0, [sp, #8]
 8000428:	bd03      	pop	{r0, r1, pc}
 800042a:	46c0      	nop			@ (mov r8, r8)
 800042c:	ffffffd9 	.word	0xffffffd9
 8000430:	b403      	push	{r0, r1}
 8000432:	4668      	mov	r0, sp
 8000434:	b501      	push	{r0, lr}
 8000436:	9802      	ldr	r0, [sp, #8]
 8000438:	f000 f834 	bl	80004a4 <__udivmoddi4>
 800043c:	9b01      	ldr	r3, [sp, #4]
 800043e:	469e      	mov	lr, r3
 8000440:	b002      	add	sp, #8
 8000442:	bc0c      	pop	{r2, r3}
 8000444:	4770      	bx	lr
 8000446:	46c0      	nop			@ (mov r8, r8)

08000448 <__aeabi_lmul>:
 8000448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800044a:	46ce      	mov	lr, r9
 800044c:	4699      	mov	r9, r3
 800044e:	0c03      	lsrs	r3, r0, #16
 8000450:	469c      	mov	ip, r3
 8000452:	0413      	lsls	r3, r2, #16
 8000454:	4647      	mov	r7, r8
 8000456:	0c1b      	lsrs	r3, r3, #16
 8000458:	001d      	movs	r5, r3
 800045a:	000e      	movs	r6, r1
 800045c:	4661      	mov	r1, ip
 800045e:	0404      	lsls	r4, r0, #16
 8000460:	0c24      	lsrs	r4, r4, #16
 8000462:	b580      	push	{r7, lr}
 8000464:	0007      	movs	r7, r0
 8000466:	0c10      	lsrs	r0, r2, #16
 8000468:	434b      	muls	r3, r1
 800046a:	4365      	muls	r5, r4
 800046c:	4341      	muls	r1, r0
 800046e:	4360      	muls	r0, r4
 8000470:	0c2c      	lsrs	r4, r5, #16
 8000472:	18c0      	adds	r0, r0, r3
 8000474:	1824      	adds	r4, r4, r0
 8000476:	468c      	mov	ip, r1
 8000478:	42a3      	cmp	r3, r4
 800047a:	d903      	bls.n	8000484 <__aeabi_lmul+0x3c>
 800047c:	2380      	movs	r3, #128	@ 0x80
 800047e:	025b      	lsls	r3, r3, #9
 8000480:	4698      	mov	r8, r3
 8000482:	44c4      	add	ip, r8
 8000484:	4649      	mov	r1, r9
 8000486:	4379      	muls	r1, r7
 8000488:	4356      	muls	r6, r2
 800048a:	0c23      	lsrs	r3, r4, #16
 800048c:	042d      	lsls	r5, r5, #16
 800048e:	0c2d      	lsrs	r5, r5, #16
 8000490:	1989      	adds	r1, r1, r6
 8000492:	4463      	add	r3, ip
 8000494:	0424      	lsls	r4, r4, #16
 8000496:	1960      	adds	r0, r4, r5
 8000498:	18c9      	adds	r1, r1, r3
 800049a:	bcc0      	pop	{r6, r7}
 800049c:	46b9      	mov	r9, r7
 800049e:	46b0      	mov	r8, r6
 80004a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__udivmoddi4>:
 80004a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004a6:	4657      	mov	r7, sl
 80004a8:	464e      	mov	r6, r9
 80004aa:	4645      	mov	r5, r8
 80004ac:	46de      	mov	lr, fp
 80004ae:	b5e0      	push	{r5, r6, r7, lr}
 80004b0:	0004      	movs	r4, r0
 80004b2:	000d      	movs	r5, r1
 80004b4:	4692      	mov	sl, r2
 80004b6:	4699      	mov	r9, r3
 80004b8:	b083      	sub	sp, #12
 80004ba:	428b      	cmp	r3, r1
 80004bc:	d830      	bhi.n	8000520 <__udivmoddi4+0x7c>
 80004be:	d02d      	beq.n	800051c <__udivmoddi4+0x78>
 80004c0:	4649      	mov	r1, r9
 80004c2:	4650      	mov	r0, sl
 80004c4:	f000 f8ba 	bl	800063c <__clzdi2>
 80004c8:	0029      	movs	r1, r5
 80004ca:	0006      	movs	r6, r0
 80004cc:	0020      	movs	r0, r4
 80004ce:	f000 f8b5 	bl	800063c <__clzdi2>
 80004d2:	1a33      	subs	r3, r6, r0
 80004d4:	4698      	mov	r8, r3
 80004d6:	3b20      	subs	r3, #32
 80004d8:	d434      	bmi.n	8000544 <__udivmoddi4+0xa0>
 80004da:	469b      	mov	fp, r3
 80004dc:	4653      	mov	r3, sl
 80004de:	465a      	mov	r2, fp
 80004e0:	4093      	lsls	r3, r2
 80004e2:	4642      	mov	r2, r8
 80004e4:	001f      	movs	r7, r3
 80004e6:	4653      	mov	r3, sl
 80004e8:	4093      	lsls	r3, r2
 80004ea:	001e      	movs	r6, r3
 80004ec:	42af      	cmp	r7, r5
 80004ee:	d83b      	bhi.n	8000568 <__udivmoddi4+0xc4>
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d100      	bne.n	80004f6 <__udivmoddi4+0x52>
 80004f4:	e079      	b.n	80005ea <__udivmoddi4+0x146>
 80004f6:	465b      	mov	r3, fp
 80004f8:	1ba4      	subs	r4, r4, r6
 80004fa:	41bd      	sbcs	r5, r7
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	da00      	bge.n	8000502 <__udivmoddi4+0x5e>
 8000500:	e076      	b.n	80005f0 <__udivmoddi4+0x14c>
 8000502:	2200      	movs	r2, #0
 8000504:	2300      	movs	r3, #0
 8000506:	9200      	str	r2, [sp, #0]
 8000508:	9301      	str	r3, [sp, #4]
 800050a:	2301      	movs	r3, #1
 800050c:	465a      	mov	r2, fp
 800050e:	4093      	lsls	r3, r2
 8000510:	9301      	str	r3, [sp, #4]
 8000512:	2301      	movs	r3, #1
 8000514:	4642      	mov	r2, r8
 8000516:	4093      	lsls	r3, r2
 8000518:	9300      	str	r3, [sp, #0]
 800051a:	e029      	b.n	8000570 <__udivmoddi4+0xcc>
 800051c:	4282      	cmp	r2, r0
 800051e:	d9cf      	bls.n	80004c0 <__udivmoddi4+0x1c>
 8000520:	2200      	movs	r2, #0
 8000522:	2300      	movs	r3, #0
 8000524:	9200      	str	r2, [sp, #0]
 8000526:	9301      	str	r3, [sp, #4]
 8000528:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <__udivmoddi4+0x8e>
 800052e:	601c      	str	r4, [r3, #0]
 8000530:	605d      	str	r5, [r3, #4]
 8000532:	9800      	ldr	r0, [sp, #0]
 8000534:	9901      	ldr	r1, [sp, #4]
 8000536:	b003      	add	sp, #12
 8000538:	bcf0      	pop	{r4, r5, r6, r7}
 800053a:	46bb      	mov	fp, r7
 800053c:	46b2      	mov	sl, r6
 800053e:	46a9      	mov	r9, r5
 8000540:	46a0      	mov	r8, r4
 8000542:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000544:	4642      	mov	r2, r8
 8000546:	469b      	mov	fp, r3
 8000548:	2320      	movs	r3, #32
 800054a:	1a9b      	subs	r3, r3, r2
 800054c:	4652      	mov	r2, sl
 800054e:	40da      	lsrs	r2, r3
 8000550:	4641      	mov	r1, r8
 8000552:	0013      	movs	r3, r2
 8000554:	464a      	mov	r2, r9
 8000556:	408a      	lsls	r2, r1
 8000558:	0017      	movs	r7, r2
 800055a:	4642      	mov	r2, r8
 800055c:	431f      	orrs	r7, r3
 800055e:	4653      	mov	r3, sl
 8000560:	4093      	lsls	r3, r2
 8000562:	001e      	movs	r6, r3
 8000564:	42af      	cmp	r7, r5
 8000566:	d9c3      	bls.n	80004f0 <__udivmoddi4+0x4c>
 8000568:	2200      	movs	r2, #0
 800056a:	2300      	movs	r3, #0
 800056c:	9200      	str	r2, [sp, #0]
 800056e:	9301      	str	r3, [sp, #4]
 8000570:	4643      	mov	r3, r8
 8000572:	2b00      	cmp	r3, #0
 8000574:	d0d8      	beq.n	8000528 <__udivmoddi4+0x84>
 8000576:	07fb      	lsls	r3, r7, #31
 8000578:	0872      	lsrs	r2, r6, #1
 800057a:	431a      	orrs	r2, r3
 800057c:	4646      	mov	r6, r8
 800057e:	087b      	lsrs	r3, r7, #1
 8000580:	e00e      	b.n	80005a0 <__udivmoddi4+0xfc>
 8000582:	42ab      	cmp	r3, r5
 8000584:	d101      	bne.n	800058a <__udivmoddi4+0xe6>
 8000586:	42a2      	cmp	r2, r4
 8000588:	d80c      	bhi.n	80005a4 <__udivmoddi4+0x100>
 800058a:	1aa4      	subs	r4, r4, r2
 800058c:	419d      	sbcs	r5, r3
 800058e:	2001      	movs	r0, #1
 8000590:	1924      	adds	r4, r4, r4
 8000592:	416d      	adcs	r5, r5
 8000594:	2100      	movs	r1, #0
 8000596:	3e01      	subs	r6, #1
 8000598:	1824      	adds	r4, r4, r0
 800059a:	414d      	adcs	r5, r1
 800059c:	2e00      	cmp	r6, #0
 800059e:	d006      	beq.n	80005ae <__udivmoddi4+0x10a>
 80005a0:	42ab      	cmp	r3, r5
 80005a2:	d9ee      	bls.n	8000582 <__udivmoddi4+0xde>
 80005a4:	3e01      	subs	r6, #1
 80005a6:	1924      	adds	r4, r4, r4
 80005a8:	416d      	adcs	r5, r5
 80005aa:	2e00      	cmp	r6, #0
 80005ac:	d1f8      	bne.n	80005a0 <__udivmoddi4+0xfc>
 80005ae:	9800      	ldr	r0, [sp, #0]
 80005b0:	9901      	ldr	r1, [sp, #4]
 80005b2:	465b      	mov	r3, fp
 80005b4:	1900      	adds	r0, r0, r4
 80005b6:	4169      	adcs	r1, r5
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	db24      	blt.n	8000606 <__udivmoddi4+0x162>
 80005bc:	002b      	movs	r3, r5
 80005be:	465a      	mov	r2, fp
 80005c0:	4644      	mov	r4, r8
 80005c2:	40d3      	lsrs	r3, r2
 80005c4:	002a      	movs	r2, r5
 80005c6:	40e2      	lsrs	r2, r4
 80005c8:	001c      	movs	r4, r3
 80005ca:	465b      	mov	r3, fp
 80005cc:	0015      	movs	r5, r2
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	db2a      	blt.n	8000628 <__udivmoddi4+0x184>
 80005d2:	0026      	movs	r6, r4
 80005d4:	409e      	lsls	r6, r3
 80005d6:	0033      	movs	r3, r6
 80005d8:	0026      	movs	r6, r4
 80005da:	4647      	mov	r7, r8
 80005dc:	40be      	lsls	r6, r7
 80005de:	0032      	movs	r2, r6
 80005e0:	1a80      	subs	r0, r0, r2
 80005e2:	4199      	sbcs	r1, r3
 80005e4:	9000      	str	r0, [sp, #0]
 80005e6:	9101      	str	r1, [sp, #4]
 80005e8:	e79e      	b.n	8000528 <__udivmoddi4+0x84>
 80005ea:	42a3      	cmp	r3, r4
 80005ec:	d8bc      	bhi.n	8000568 <__udivmoddi4+0xc4>
 80005ee:	e782      	b.n	80004f6 <__udivmoddi4+0x52>
 80005f0:	4642      	mov	r2, r8
 80005f2:	2320      	movs	r3, #32
 80005f4:	2100      	movs	r1, #0
 80005f6:	1a9b      	subs	r3, r3, r2
 80005f8:	2200      	movs	r2, #0
 80005fa:	9100      	str	r1, [sp, #0]
 80005fc:	9201      	str	r2, [sp, #4]
 80005fe:	2201      	movs	r2, #1
 8000600:	40da      	lsrs	r2, r3
 8000602:	9201      	str	r2, [sp, #4]
 8000604:	e785      	b.n	8000512 <__udivmoddi4+0x6e>
 8000606:	4642      	mov	r2, r8
 8000608:	2320      	movs	r3, #32
 800060a:	1a9b      	subs	r3, r3, r2
 800060c:	002a      	movs	r2, r5
 800060e:	4646      	mov	r6, r8
 8000610:	409a      	lsls	r2, r3
 8000612:	0023      	movs	r3, r4
 8000614:	40f3      	lsrs	r3, r6
 8000616:	4644      	mov	r4, r8
 8000618:	4313      	orrs	r3, r2
 800061a:	002a      	movs	r2, r5
 800061c:	40e2      	lsrs	r2, r4
 800061e:	001c      	movs	r4, r3
 8000620:	465b      	mov	r3, fp
 8000622:	0015      	movs	r5, r2
 8000624:	2b00      	cmp	r3, #0
 8000626:	dad4      	bge.n	80005d2 <__udivmoddi4+0x12e>
 8000628:	4642      	mov	r2, r8
 800062a:	002f      	movs	r7, r5
 800062c:	2320      	movs	r3, #32
 800062e:	0026      	movs	r6, r4
 8000630:	4097      	lsls	r7, r2
 8000632:	1a9b      	subs	r3, r3, r2
 8000634:	40de      	lsrs	r6, r3
 8000636:	003b      	movs	r3, r7
 8000638:	4333      	orrs	r3, r6
 800063a:	e7cd      	b.n	80005d8 <__udivmoddi4+0x134>

0800063c <__clzdi2>:
 800063c:	b510      	push	{r4, lr}
 800063e:	2900      	cmp	r1, #0
 8000640:	d103      	bne.n	800064a <__clzdi2+0xe>
 8000642:	f000 f807 	bl	8000654 <__clzsi2>
 8000646:	3020      	adds	r0, #32
 8000648:	e002      	b.n	8000650 <__clzdi2+0x14>
 800064a:	0008      	movs	r0, r1
 800064c:	f000 f802 	bl	8000654 <__clzsi2>
 8000650:	bd10      	pop	{r4, pc}
 8000652:	46c0      	nop			@ (mov r8, r8)

08000654 <__clzsi2>:
 8000654:	211c      	movs	r1, #28
 8000656:	2301      	movs	r3, #1
 8000658:	041b      	lsls	r3, r3, #16
 800065a:	4298      	cmp	r0, r3
 800065c:	d301      	bcc.n	8000662 <__clzsi2+0xe>
 800065e:	0c00      	lsrs	r0, r0, #16
 8000660:	3910      	subs	r1, #16
 8000662:	0a1b      	lsrs	r3, r3, #8
 8000664:	4298      	cmp	r0, r3
 8000666:	d301      	bcc.n	800066c <__clzsi2+0x18>
 8000668:	0a00      	lsrs	r0, r0, #8
 800066a:	3908      	subs	r1, #8
 800066c:	091b      	lsrs	r3, r3, #4
 800066e:	4298      	cmp	r0, r3
 8000670:	d301      	bcc.n	8000676 <__clzsi2+0x22>
 8000672:	0900      	lsrs	r0, r0, #4
 8000674:	3904      	subs	r1, #4
 8000676:	a202      	add	r2, pc, #8	@ (adr r2, 8000680 <__clzsi2+0x2c>)
 8000678:	5c10      	ldrb	r0, [r2, r0]
 800067a:	1840      	adds	r0, r0, r1
 800067c:	4770      	bx	lr
 800067e:	46c0      	nop			@ (mov r8, r8)
 8000680:	02020304 	.word	0x02020304
 8000684:	01010101 	.word	0x01010101
	...

08000690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000690:	b5b0      	push	{r4, r5, r7, lr}
 8000692:	b08a      	sub	sp, #40	@ 0x28
 8000694:	af04      	add	r7, sp, #16
  HAL_Init();
 8000696:	f001 f8d5 	bl	8001844 <HAL_Init>
  SystemClock_Config();
 800069a:	f000 f8f9 	bl	8000890 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800069e:	f000 fb09 	bl	8000cb4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006a2:	f000 f98d 	bl	80009c0 <MX_USART2_UART_Init>
  MX_LPUART1_UART_Init();
 80006a6:	f000 f95d 	bl	8000964 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 80006aa:	f000 f9f9 	bl	8000aa0 <MX_TIM2_Init>
  MX_TIM22_Init();
 80006ae:	f000 fa77 	bl	8000ba0 <MX_TIM22_Init>
  MX_I2C1_Init(); //
 80006b2:	f000 f9b5 	bl	8000a20 <MX_I2C1_Init>

  HAL_Delay(50);
 80006b6:	2032      	movs	r0, #50	@ 0x32
 80006b8:	f001 f934 	bl	8001924 <HAL_Delay>



  // Debug helper: check device ready
  if (HAL_I2C_IsDeviceReady(&hi2c1, INA219_ADDRESS, 3, 1000) != HAL_OK) {
 80006bc:	23fa      	movs	r3, #250	@ 0xfa
 80006be:	009b      	lsls	r3, r3, #2
 80006c0:	4867      	ldr	r0, [pc, #412]	@ (8000860 <main+0x1d0>)
 80006c2:	2203      	movs	r2, #3
 80006c4:	2180      	movs	r1, #128	@ 0x80
 80006c6:	f002 f857 	bl	8002778 <HAL_I2C_IsDeviceReady>
 80006ca:	1e03      	subs	r3, r0, #0
 80006cc:	d006      	beq.n	80006dc <main+0x4c>
      printf("INA219 NOT READY at 0x%02X (HAL_I2C_IsDeviceReady failed)\r\n", (INA219_ADDRESS>>1));
 80006ce:	4b65      	ldr	r3, [pc, #404]	@ (8000864 <main+0x1d4>)
 80006d0:	2140      	movs	r1, #64	@ 0x40
 80006d2:	0018      	movs	r0, r3
 80006d4:	f005 fe50 	bl	8006378 <iprintf>
      while(1);
 80006d8:	46c0      	nop			@ (mov r8, r8)
 80006da:	e7fd      	b.n	80006d8 <main+0x48>
  } else {
      printf("INA219 READY at 0x%02X\r\n", (INA219_ADDRESS>>1));
 80006dc:	4b62      	ldr	r3, [pc, #392]	@ (8000868 <main+0x1d8>)
 80006de:	2140      	movs	r1, #64	@ 0x40
 80006e0:	0018      	movs	r0, r3
 80006e2:	f005 fe49 	bl	8006378 <iprintf>



  // Write calibration register (2 bytes) using Mem_Write
  {
      uint8_t cal_buf[2] = { 0x10, 0x00 }; // 0x1000 example calibration
 80006e6:	2108      	movs	r1, #8
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	2210      	movs	r2, #16
 80006ec:	801a      	strh	r2, [r3, #0]
      if (HAL_I2C_Mem_Write(&hi2c1, INA219_ADDRESS, REG_CALIBRATION,
 80006ee:	485c      	ldr	r0, [pc, #368]	@ (8000860 <main+0x1d0>)
 80006f0:	23fa      	movs	r3, #250	@ 0xfa
 80006f2:	009b      	lsls	r3, r3, #2
 80006f4:	9302      	str	r3, [sp, #8]
 80006f6:	2302      	movs	r3, #2
 80006f8:	9301      	str	r3, [sp, #4]
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	2301      	movs	r3, #1
 8000700:	2205      	movs	r2, #5
 8000702:	2180      	movs	r1, #128	@ 0x80
 8000704:	f001 fdd6 	bl	80022b4 <HAL_I2C_Mem_Write>
 8000708:	1e03      	subs	r3, r0, #0
 800070a:	d00c      	beq.n	8000726 <main+0x96>
                            I2C_MEMADD_SIZE_8BIT, cal_buf, 2, 1000) != HAL_OK) {
    	  uint32_t err = HAL_I2C_GetError(&hi2c1);
 800070c:	4b54      	ldr	r3, [pc, #336]	@ (8000860 <main+0x1d0>)
 800070e:	0018      	movs	r0, r3
 8000710:	f002 f92e 	bl	8002970 <HAL_I2C_GetError>
 8000714:	0003      	movs	r3, r0
 8000716:	613b      	str	r3, [r7, #16]
    	  printf("Cal write failed (I2C err=0x%08lX)\r\n", err);
 8000718:	693a      	ldr	r2, [r7, #16]
 800071a:	4b54      	ldr	r3, [pc, #336]	@ (800086c <main+0x1dc>)
 800071c:	0011      	movs	r1, r2
 800071e:	0018      	movs	r0, r3
 8000720:	f005 fe2a 	bl	8006378 <iprintf>
 8000724:	e003      	b.n	800072e <main+0x9e>

      } else {
          printf("Cal written OK\r\n");
 8000726:	4b52      	ldr	r3, [pc, #328]	@ (8000870 <main+0x1e0>)
 8000728:	0018      	movs	r0, r3
 800072a:	f005 fe8b 	bl	8006444 <puts>
      }
  }


  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800072e:	4b51      	ldr	r3, [pc, #324]	@ (8000874 <main+0x1e4>)
 8000730:	2104      	movs	r1, #4
 8000732:	0018      	movs	r0, r3
 8000734:	f003 fbee 	bl	8003f14 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_1);
 8000738:	4b4f      	ldr	r3, [pc, #316]	@ (8000878 <main+0x1e8>)
 800073a:	2100      	movs	r1, #0
 800073c:	0018      	movs	r0, r3
 800073e:	f003 fbe9 	bl	8003f14 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_2);
 8000742:	4b4d      	ldr	r3, [pc, #308]	@ (8000878 <main+0x1e8>)
 8000744:	2104      	movs	r1, #4
 8000746:	0018      	movs	r0, r3
 8000748:	f003 fbe4 	bl	8003f14 <HAL_TIM_PWM_Start>

  // Calibration: INA219 registers are Big-Endian (MSB first)
  uint8_t cal_data[3];
  cal_data[0] = REG_CALIBRATION;
 800074c:	210c      	movs	r1, #12
 800074e:	187b      	adds	r3, r7, r1
 8000750:	2205      	movs	r2, #5
 8000752:	701a      	strb	r2, [r3, #0]
  cal_data[1] = 0x10; // MSB
 8000754:	187b      	adds	r3, r7, r1
 8000756:	2210      	movs	r2, #16
 8000758:	705a      	strb	r2, [r3, #1]
  cal_data[2] = 0x00; // LSB
 800075a:	187b      	adds	r3, r7, r1
 800075c:	2200      	movs	r2, #0
 800075e:	709a      	strb	r2, [r3, #2]
  HAL_I2C_Master_Transmit(&hi2c1, INA219_ADDRESS, cal_data, 3, 100);
 8000760:	187a      	adds	r2, r7, r1
 8000762:	483f      	ldr	r0, [pc, #252]	@ (8000860 <main+0x1d0>)
 8000764:	2364      	movs	r3, #100	@ 0x64
 8000766:	9300      	str	r3, [sp, #0]
 8000768:	2303      	movs	r3, #3
 800076a:	2180      	movs	r1, #128	@ 0x80
 800076c:	f001 fc78 	bl	8002060 <HAL_I2C_Master_Transmit>

  HAL_UART_Receive_IT(&huart2, &rxByte, 1);
 8000770:	4942      	ldr	r1, [pc, #264]	@ (800087c <main+0x1ec>)
 8000772:	4b43      	ldr	r3, [pc, #268]	@ (8000880 <main+0x1f0>)
 8000774:	2201      	movs	r2, #1
 8000776:	0018      	movs	r0, r3
 8000778:	f004 f9ca 	bl	8004b10 <HAL_UART_Receive_IT>
  handleESC(0, 0, 0);
 800077c:	2200      	movs	r2, #0
 800077e:	2100      	movs	r1, #0
 8000780:	2000      	movs	r0, #0
 8000782:	f000 fbc5 	bl	8000f10 <handleESC>

  /* USER CODE BEGIN WHILE */
    while (1)
    {
      // Motor Safety Timeout
      if (HAL_GetTick() - lastMotorCommandTime > MOTOR_TIMEOUT) {
 8000786:	f001 f8c3 	bl	8001910 <HAL_GetTick>
 800078a:	0002      	movs	r2, r0
 800078c:	4b3d      	ldr	r3, [pc, #244]	@ (8000884 <main+0x1f4>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	1ad2      	subs	r2, r2, r3
 8000792:	23fa      	movs	r3, #250	@ 0xfa
 8000794:	009b      	lsls	r3, r3, #2
 8000796:	429a      	cmp	r2, r3
 8000798:	d904      	bls.n	80007a4 <main+0x114>
        handleESC(0, 0, 0);
 800079a:	2200      	movs	r2, #0
 800079c:	2100      	movs	r1, #0
 800079e:	2000      	movs	r0, #0
 80007a0:	f000 fbb6 	bl	8000f10 <handleESC>
      }

      // Sensor Read & Telemetry Loop (100ms)
      if (HAL_GetTick() - sensorTick > 100) {
 80007a4:	f001 f8b4 	bl	8001910 <HAL_GetTick>
 80007a8:	0002      	movs	r2, r0
 80007aa:	4b37      	ldr	r3, [pc, #220]	@ (8000888 <main+0x1f8>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	1ad3      	subs	r3, r2, r3
 80007b0:	2b64      	cmp	r3, #100	@ 0x64
 80007b2:	d9e8      	bls.n	8000786 <main+0xf6>
          sensorTick = HAL_GetTick();
 80007b4:	f001 f8ac 	bl	8001910 <HAL_GetTick>
 80007b8:	0002      	movs	r2, r0
 80007ba:	4b33      	ldr	r3, [pc, #204]	@ (8000888 <main+0x1f8>)
 80007bc:	601a      	str	r2, [r3, #0]
          uint8_t data[2];
          uint16_t v_temp = 0;
 80007be:	2416      	movs	r4, #22
 80007c0:	193b      	adds	r3, r7, r4
 80007c2:	2200      	movs	r2, #0
 80007c4:	801a      	strh	r2, [r3, #0]
          int16_t i_temp = 0;
 80007c6:	2314      	movs	r3, #20
 80007c8:	18fb      	adds	r3, r7, r3
 80007ca:	2200      	movs	r2, #0
 80007cc:	801a      	strh	r2, [r3, #0]

          // 1. Read Bus Voltage
          if (HAL_I2C_Mem_Read(&hi2c1, INA219_ADDRESS, REG_BUS_VOLTAGE,
 80007ce:	4824      	ldr	r0, [pc, #144]	@ (8000860 <main+0x1d0>)
 80007d0:	2364      	movs	r3, #100	@ 0x64
 80007d2:	9302      	str	r3, [sp, #8]
 80007d4:	2302      	movs	r3, #2
 80007d6:	9301      	str	r3, [sp, #4]
 80007d8:	1d3b      	adds	r3, r7, #4
 80007da:	9300      	str	r3, [sp, #0]
 80007dc:	2301      	movs	r3, #1
 80007de:	2202      	movs	r2, #2
 80007e0:	2180      	movs	r1, #128	@ 0x80
 80007e2:	f001 fe95 	bl	8002510 <HAL_I2C_Mem_Read>
 80007e6:	1e03      	subs	r3, r0, #0
 80007e8:	d10b      	bne.n	8000802 <main+0x172>
                               I2C_MEMADD_SIZE_8BIT, data, 2, 100) == HAL_OK) {
              v_temp = (data[0] << 8) | data[1];
 80007ea:	1d3b      	adds	r3, r7, #4
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	b21b      	sxth	r3, r3
 80007f0:	021b      	lsls	r3, r3, #8
 80007f2:	b21a      	sxth	r2, r3
 80007f4:	1d3b      	adds	r3, r7, #4
 80007f6:	785b      	ldrb	r3, [r3, #1]
 80007f8:	b21b      	sxth	r3, r3
 80007fa:	4313      	orrs	r3, r2
 80007fc:	b21a      	sxth	r2, r3
 80007fe:	193b      	adds	r3, r7, r4
 8000800:	801a      	strh	r2, [r3, #0]
          }

          // 2. Read Current
          if (HAL_I2C_Mem_Read(&hi2c1, INA219_ADDRESS, REG_CURRENT,
 8000802:	4817      	ldr	r0, [pc, #92]	@ (8000860 <main+0x1d0>)
 8000804:	2364      	movs	r3, #100	@ 0x64
 8000806:	9302      	str	r3, [sp, #8]
 8000808:	2302      	movs	r3, #2
 800080a:	9301      	str	r3, [sp, #4]
 800080c:	1d3b      	adds	r3, r7, #4
 800080e:	9300      	str	r3, [sp, #0]
 8000810:	2301      	movs	r3, #1
 8000812:	2204      	movs	r2, #4
 8000814:	2180      	movs	r1, #128	@ 0x80
 8000816:	f001 fe7b 	bl	8002510 <HAL_I2C_Mem_Read>
 800081a:	1e03      	subs	r3, r0, #0
 800081c:	d10b      	bne.n	8000836 <main+0x1a6>
                               I2C_MEMADD_SIZE_8BIT, data, 2, 100) == HAL_OK) {
              i_temp = (int16_t)((data[0] << 8) | data[1]);
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	b21b      	sxth	r3, r3
 8000824:	021b      	lsls	r3, r3, #8
 8000826:	b219      	sxth	r1, r3
 8000828:	1d3b      	adds	r3, r7, #4
 800082a:	785b      	ldrb	r3, [r3, #1]
 800082c:	b21a      	sxth	r2, r3
 800082e:	2314      	movs	r3, #20
 8000830:	18fb      	adds	r3, r7, r3
 8000832:	430a      	orrs	r2, r1
 8000834:	801a      	strh	r2, [r3, #0]
          }

          // 3. Send via USART2 (TX)
          UART2_SendTelemetry(v_temp, i_temp);
 8000836:	2414      	movs	r4, #20
 8000838:	193b      	adds	r3, r7, r4
 800083a:	2200      	movs	r2, #0
 800083c:	5e9a      	ldrsh	r2, [r3, r2]
 800083e:	2516      	movs	r5, #22
 8000840:	197b      	adds	r3, r7, r5
 8000842:	881b      	ldrh	r3, [r3, #0]
 8000844:	0011      	movs	r1, r2
 8000846:	0018      	movs	r0, r3
 8000848:	f000 fd60 	bl	800130c <UART2_SendTelemetry>

          // Optional: Keep LPUART1 for human-readable debugging
          printf("Sent Telemetry: V=0x%04X I=0x%04X\r\n", v_temp, i_temp);
 800084c:	197b      	adds	r3, r7, r5
 800084e:	8819      	ldrh	r1, [r3, #0]
 8000850:	193b      	adds	r3, r7, r4
 8000852:	2200      	movs	r2, #0
 8000854:	5e9a      	ldrsh	r2, [r3, r2]
 8000856:	4b0d      	ldr	r3, [pc, #52]	@ (800088c <main+0x1fc>)
 8000858:	0018      	movs	r0, r3
 800085a:	f005 fd8d 	bl	8006378 <iprintf>
      if (HAL_GetTick() - lastMotorCommandTime > MOTOR_TIMEOUT) {
 800085e:	e792      	b.n	8000786 <main+0xf6>
 8000860:	20000220 	.word	0x20000220
 8000864:	08007188 	.word	0x08007188
 8000868:	080071c4 	.word	0x080071c4
 800086c:	080071e0 	.word	0x080071e0
 8000870:	08007208 	.word	0x08007208
 8000874:	20000194 	.word	0x20000194
 8000878:	200001d4 	.word	0x200001d4
 800087c:	20000219 	.word	0x20000219
 8000880:	2000010c 	.word	0x2000010c
 8000884:	2000021c 	.word	0x2000021c
 8000888:	20000274 	.word	0x20000274
 800088c:	08007218 	.word	0x08007218

08000890 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000890:	b590      	push	{r4, r7, lr}
 8000892:	b099      	sub	sp, #100	@ 0x64
 8000894:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000896:	242c      	movs	r4, #44	@ 0x2c
 8000898:	193b      	adds	r3, r7, r4
 800089a:	0018      	movs	r0, r3
 800089c:	2334      	movs	r3, #52	@ 0x34
 800089e:	001a      	movs	r2, r3
 80008a0:	2100      	movs	r1, #0
 80008a2:	f005 fec5 	bl	8006630 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a6:	2318      	movs	r3, #24
 80008a8:	18fb      	adds	r3, r7, r3
 80008aa:	0018      	movs	r0, r3
 80008ac:	2314      	movs	r3, #20
 80008ae:	001a      	movs	r2, r3
 80008b0:	2100      	movs	r1, #0
 80008b2:	f005 febd 	bl	8006630 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008b6:	003b      	movs	r3, r7
 80008b8:	0018      	movs	r0, r3
 80008ba:	2318      	movs	r3, #24
 80008bc:	001a      	movs	r2, r3
 80008be:	2100      	movs	r1, #0
 80008c0:	f005 feb6 	bl	8006630 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008c4:	4b25      	ldr	r3, [pc, #148]	@ (800095c <SystemClock_Config+0xcc>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a25      	ldr	r2, [pc, #148]	@ (8000960 <SystemClock_Config+0xd0>)
 80008ca:	401a      	ands	r2, r3
 80008cc:	4b23      	ldr	r3, [pc, #140]	@ (800095c <SystemClock_Config+0xcc>)
 80008ce:	2180      	movs	r1, #128	@ 0x80
 80008d0:	0109      	lsls	r1, r1, #4
 80008d2:	430a      	orrs	r2, r1
 80008d4:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;  // Change to HSI
 80008d6:	0021      	movs	r1, r4
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	2202      	movs	r2, #2
 80008dc:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	2201      	movs	r2, #1
 80008e2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;  // Factory trim
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	2210      	movs	r2, #16
 80008e8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	2200      	movs	r2, #0
 80008ee:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008f0:	187b      	adds	r3, r7, r1
 80008f2:	0018      	movs	r0, r3
 80008f4:	f002 fbda 	bl	80030ac <HAL_RCC_OscConfig>
 80008f8:	1e03      	subs	r3, r0, #0
 80008fa:	d001      	beq.n	8000900 <SystemClock_Config+0x70>
  {
    Error_Handler();
 80008fc:	f000 fd86 	bl	800140c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000900:	2118      	movs	r1, #24
 8000902:	187b      	adds	r3, r7, r1
 8000904:	220f      	movs	r2, #15
 8000906:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;  // HSI as source
 8000908:	187b      	adds	r3, r7, r1
 800090a:	2201      	movs	r2, #1
 800090c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800090e:	187b      	adds	r3, r7, r1
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000914:	187b      	adds	r3, r7, r1
 8000916:	2200      	movs	r2, #0
 8000918:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800091a:	187b      	adds	r3, r7, r1
 800091c:	2200      	movs	r2, #0
 800091e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000920:	187b      	adds	r3, r7, r1
 8000922:	2100      	movs	r1, #0
 8000924:	0018      	movs	r0, r3
 8000926:	f002 ff3d 	bl	80037a4 <HAL_RCC_ClockConfig>
 800092a:	1e03      	subs	r3, r0, #0
 800092c:	d001      	beq.n	8000932 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800092e:	f000 fd6d 	bl	800140c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPUART1;
 8000932:	003b      	movs	r3, r7
 8000934:	2206      	movs	r2, #6
 8000936:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000938:	003b      	movs	r3, r7
 800093a:	2200      	movs	r2, #0
 800093c:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800093e:	003b      	movs	r3, r7
 8000940:	2200      	movs	r2, #0
 8000942:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000944:	003b      	movs	r3, r7
 8000946:	0018      	movs	r0, r3
 8000948:	f003 f930 	bl	8003bac <HAL_RCCEx_PeriphCLKConfig>
 800094c:	1e03      	subs	r3, r0, #0
 800094e:	d001      	beq.n	8000954 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000950:	f000 fd5c 	bl	800140c <Error_Handler>
  }
}
 8000954:	46c0      	nop			@ (mov r8, r8)
 8000956:	46bd      	mov	sp, r7
 8000958:	b019      	add	sp, #100	@ 0x64
 800095a:	bd90      	pop	{r4, r7, pc}
 800095c:	40007000 	.word	0x40007000
 8000960:	ffffe7ff 	.word	0xffffe7ff

08000964 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000968:	4b13      	ldr	r3, [pc, #76]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 800096a:	4a14      	ldr	r2, [pc, #80]	@ (80009bc <MX_LPUART1_UART_Init+0x58>)
 800096c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800096e:	4b12      	ldr	r3, [pc, #72]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 8000970:	22e1      	movs	r2, #225	@ 0xe1
 8000972:	0252      	lsls	r2, r2, #9
 8000974:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000976:	4b10      	ldr	r3, [pc, #64]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800097c:	4b0e      	ldr	r3, [pc, #56]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 800097e:	2200      	movs	r2, #0
 8000980:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000982:	4b0d      	ldr	r3, [pc, #52]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 8000984:	2200      	movs	r2, #0
 8000986:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000988:	4b0b      	ldr	r3, [pc, #44]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 800098a:	220c      	movs	r2, #12
 800098c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800098e:	4b0a      	ldr	r3, [pc, #40]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000994:	4b08      	ldr	r3, [pc, #32]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 8000996:	2200      	movs	r2, #0
 8000998:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800099a:	4b07      	ldr	r3, [pc, #28]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 800099c:	2200      	movs	r2, #0
 800099e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80009a0:	4b05      	ldr	r3, [pc, #20]	@ (80009b8 <MX_LPUART1_UART_Init+0x54>)
 80009a2:	0018      	movs	r0, r3
 80009a4:	f003 ff50 	bl	8004848 <HAL_UART_Init>
 80009a8:	1e03      	subs	r3, r0, #0
 80009aa:	d001      	beq.n	80009b0 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80009ac:	f000 fd2e 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80009b0:	46c0      	nop			@ (mov r8, r8)
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	46c0      	nop			@ (mov r8, r8)
 80009b8:	20000084 	.word	0x20000084
 80009bc:	40004800 	.word	0x40004800

080009c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009c4:	4b14      	ldr	r3, [pc, #80]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009c6:	4a15      	ldr	r2, [pc, #84]	@ (8000a1c <MX_USART2_UART_Init+0x5c>)
 80009c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009ca:	4b13      	ldr	r3, [pc, #76]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009cc:	22e1      	movs	r2, #225	@ 0xe1
 80009ce:	0252      	lsls	r2, r2, #9
 80009d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009d2:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009de:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009e6:	220c      	movs	r2, #12
 80009e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f0:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009f6:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009fc:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a02:	4b05      	ldr	r3, [pc, #20]	@ (8000a18 <MX_USART2_UART_Init+0x58>)
 8000a04:	0018      	movs	r0, r3
 8000a06:	f003 ff1f 	bl	8004848 <HAL_UART_Init>
 8000a0a:	1e03      	subs	r3, r0, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a0e:	f000 fcfd 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a12:	46c0      	nop			@ (mov r8, r8)
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	2000010c 	.word	0x2000010c
 8000a1c:	40004400 	.word	0x40004400

08000a20 <MX_I2C1_Init>:
  * @param None
  * @retval None
  */

static void MX_I2C1_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8000a24:	4b1b      	ldr	r3, [pc, #108]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a26:	4a1c      	ldr	r2, [pc, #112]	@ (8000a98 <MX_I2C1_Init+0x78>)
 8000a28:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F38; // Standard Mode 100kHz @ 16MHz HSI
 8000a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a2c:	4a1b      	ldr	r2, [pc, #108]	@ (8000a9c <MX_I2C1_Init+0x7c>)
 8000a2e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a30:	4b18      	ldr	r3, [pc, #96]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a36:	4b17      	ldr	r3, [pc, #92]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a3c:	4b15      	ldr	r3, [pc, #84]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a42:	4b14      	ldr	r3, [pc, #80]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a48:	4b12      	ldr	r3, [pc, #72]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a4e:	4b11      	ldr	r3, [pc, #68]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a54:	4b0f      	ldr	r3, [pc, #60]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f001 fa59 	bl	8001f14 <HAL_I2C_Init>
 8000a62:	1e03      	subs	r3, r0, #0
 8000a64:	d001      	beq.n	8000a6a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a66:	f000 fcd1 	bl	800140c <Error_Handler>
  }
  /** Configure Analogue filter */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f002 fa84 	bl	8002f7c <HAL_I2CEx_ConfigAnalogFilter>
 8000a74:	1e03      	subs	r3, r0, #0
 8000a76:	d001      	beq.n	8000a7c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a78:	f000 fcc8 	bl	800140c <Error_Handler>
  }
  /** Configure Digital filter */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a7c:	4b05      	ldr	r3, [pc, #20]	@ (8000a94 <MX_I2C1_Init+0x74>)
 8000a7e:	2100      	movs	r1, #0
 8000a80:	0018      	movs	r0, r3
 8000a82:	f002 fac7 	bl	8003014 <HAL_I2CEx_ConfigDigitalFilter>
 8000a86:	1e03      	subs	r3, r0, #0
 8000a88:	d001      	beq.n	8000a8e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a8a:	f000 fcbf 	bl	800140c <Error_Handler>
  }
}
 8000a8e:	46c0      	nop			@ (mov r8, r8)
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	20000220 	.word	0x20000220
 8000a98:	40005400 	.word	0x40005400
 8000a9c:	00300f38 	.word	0x00300f38

08000aa0 <MX_TIM2_Init>:
static void MX_TIM2_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b08a      	sub	sp, #40	@ 0x28
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aa6:	2318      	movs	r3, #24
 8000aa8:	18fb      	adds	r3, r7, r3
 8000aaa:	0018      	movs	r0, r3
 8000aac:	2310      	movs	r3, #16
 8000aae:	001a      	movs	r2, r3
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	f005 fdbd 	bl	8006630 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ab6:	2310      	movs	r3, #16
 8000ab8:	18fb      	adds	r3, r7, r3
 8000aba:	0018      	movs	r0, r3
 8000abc:	2308      	movs	r3, #8
 8000abe:	001a      	movs	r2, r3
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	f005 fdb5 	bl	8006630 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ac6:	003b      	movs	r3, r7
 8000ac8:	0018      	movs	r0, r3
 8000aca:	2310      	movs	r3, #16
 8000acc:	001a      	movs	r2, r3
 8000ace:	2100      	movs	r1, #0
 8000ad0:	f005 fdae 	bl	8006630 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ad4:	4b30      	ldr	r3, [pc, #192]	@ (8000b98 <MX_TIM2_Init+0xf8>)
 8000ad6:	2280      	movs	r2, #128	@ 0x80
 8000ad8:	05d2      	lsls	r2, r2, #23
 8000ada:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000adc:	4b2e      	ldr	r3, [pc, #184]	@ (8000b98 <MX_TIM2_Init+0xf8>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae2:	4b2d      	ldr	r3, [pc, #180]	@ (8000b98 <MX_TIM2_Init+0xf8>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 319999;
 8000ae8:	4b2b      	ldr	r3, [pc, #172]	@ (8000b98 <MX_TIM2_Init+0xf8>)
 8000aea:	4a2c      	ldr	r2, [pc, #176]	@ (8000b9c <MX_TIM2_Init+0xfc>)
 8000aec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aee:	4b2a      	ldr	r3, [pc, #168]	@ (8000b98 <MX_TIM2_Init+0xf8>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000af4:	4b28      	ldr	r3, [pc, #160]	@ (8000b98 <MX_TIM2_Init+0xf8>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000afa:	4b27      	ldr	r3, [pc, #156]	@ (8000b98 <MX_TIM2_Init+0xf8>)
 8000afc:	0018      	movs	r0, r3
 8000afe:	f003 f981 	bl	8003e04 <HAL_TIM_Base_Init>
 8000b02:	1e03      	subs	r3, r0, #0
 8000b04:	d001      	beq.n	8000b0a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000b06:	f000 fc81 	bl	800140c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b0a:	2118      	movs	r1, #24
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	2280      	movs	r2, #128	@ 0x80
 8000b10:	0152      	lsls	r2, r2, #5
 8000b12:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b14:	187a      	adds	r2, r7, r1
 8000b16:	4b20      	ldr	r3, [pc, #128]	@ (8000b98 <MX_TIM2_Init+0xf8>)
 8000b18:	0011      	movs	r1, r2
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	f003 fb4c 	bl	80041b8 <HAL_TIM_ConfigClockSource>
 8000b20:	1e03      	subs	r3, r0, #0
 8000b22:	d001      	beq.n	8000b28 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000b24:	f000 fc72 	bl	800140c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000b28:	4b1b      	ldr	r3, [pc, #108]	@ (8000b98 <MX_TIM2_Init+0xf8>)
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f003 f9aa 	bl	8003e84 <HAL_TIM_PWM_Init>
 8000b30:	1e03      	subs	r3, r0, #0
 8000b32:	d001      	beq.n	8000b38 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000b34:	f000 fc6a 	bl	800140c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b38:	2110      	movs	r1, #16
 8000b3a:	187b      	adds	r3, r7, r1
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b40:	187b      	adds	r3, r7, r1
 8000b42:	2200      	movs	r2, #0
 8000b44:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b46:	187a      	adds	r2, r7, r1
 8000b48:	4b13      	ldr	r3, [pc, #76]	@ (8000b98 <MX_TIM2_Init+0xf8>)
 8000b4a:	0011      	movs	r1, r2
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	f003 fe23 	bl	8004798 <HAL_TIMEx_MasterConfigSynchronization>
 8000b52:	1e03      	subs	r3, r0, #0
 8000b54:	d001      	beq.n	8000b5a <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8000b56:	f000 fc59 	bl	800140c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b5a:	003b      	movs	r3, r7
 8000b5c:	2260      	movs	r2, #96	@ 0x60
 8000b5e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000b60:	003b      	movs	r3, r7
 8000b62:	2200      	movs	r2, #0
 8000b64:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b66:	003b      	movs	r3, r7
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b6c:	003b      	movs	r3, r7
 8000b6e:	2200      	movs	r2, #0
 8000b70:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b72:	0039      	movs	r1, r7
 8000b74:	4b08      	ldr	r3, [pc, #32]	@ (8000b98 <MX_TIM2_Init+0xf8>)
 8000b76:	2204      	movs	r2, #4
 8000b78:	0018      	movs	r0, r3
 8000b7a:	f003 fa57 	bl	800402c <HAL_TIM_PWM_ConfigChannel>
 8000b7e:	1e03      	subs	r3, r0, #0
 8000b80:	d001      	beq.n	8000b86 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8000b82:	f000 fc43 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000b86:	4b04      	ldr	r3, [pc, #16]	@ (8000b98 <MX_TIM2_Init+0xf8>)
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f000 fd1f 	bl	80015cc <HAL_TIM_MspPostInit>

}
 8000b8e:	46c0      	nop			@ (mov r8, r8)
 8000b90:	46bd      	mov	sp, r7
 8000b92:	b00a      	add	sp, #40	@ 0x28
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	46c0      	nop			@ (mov r8, r8)
 8000b98:	20000194 	.word	0x20000194
 8000b9c:	0004e1ff 	.word	0x0004e1ff

08000ba0 <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM22_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b08a      	sub	sp, #40	@ 0x28
 8000ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ba6:	2318      	movs	r3, #24
 8000ba8:	18fb      	adds	r3, r7, r3
 8000baa:	0018      	movs	r0, r3
 8000bac:	2310      	movs	r3, #16
 8000bae:	001a      	movs	r2, r3
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	f005 fd3d 	bl	8006630 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bb6:	2310      	movs	r3, #16
 8000bb8:	18fb      	adds	r3, r7, r3
 8000bba:	0018      	movs	r0, r3
 8000bbc:	2308      	movs	r3, #8
 8000bbe:	001a      	movs	r2, r3
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	f005 fd35 	bl	8006630 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bc6:	003b      	movs	r3, r7
 8000bc8:	0018      	movs	r0, r3
 8000bca:	2310      	movs	r3, #16
 8000bcc:	001a      	movs	r2, r3
 8000bce:	2100      	movs	r1, #0
 8000bd0:	f005 fd2e 	bl	8006630 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8000bd4:	4b34      	ldr	r3, [pc, #208]	@ (8000ca8 <MX_TIM22_Init+0x108>)
 8000bd6:	4a35      	ldr	r2, [pc, #212]	@ (8000cac <MX_TIM22_Init+0x10c>)
 8000bd8:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 0;
 8000bda:	4b33      	ldr	r3, [pc, #204]	@ (8000ca8 <MX_TIM22_Init+0x108>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000be0:	4b31      	ldr	r3, [pc, #196]	@ (8000ca8 <MX_TIM22_Init+0x108>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 319999;
 8000be6:	4b30      	ldr	r3, [pc, #192]	@ (8000ca8 <MX_TIM22_Init+0x108>)
 8000be8:	4a31      	ldr	r2, [pc, #196]	@ (8000cb0 <MX_TIM22_Init+0x110>)
 8000bea:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bec:	4b2e      	ldr	r3, [pc, #184]	@ (8000ca8 <MX_TIM22_Init+0x108>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bf2:	4b2d      	ldr	r3, [pc, #180]	@ (8000ca8 <MX_TIM22_Init+0x108>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8000bf8:	4b2b      	ldr	r3, [pc, #172]	@ (8000ca8 <MX_TIM22_Init+0x108>)
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	f003 f902 	bl	8003e04 <HAL_TIM_Base_Init>
 8000c00:	1e03      	subs	r3, r0, #0
 8000c02:	d001      	beq.n	8000c08 <MX_TIM22_Init+0x68>
  {
    Error_Handler();
 8000c04:	f000 fc02 	bl	800140c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c08:	2118      	movs	r1, #24
 8000c0a:	187b      	adds	r3, r7, r1
 8000c0c:	2280      	movs	r2, #128	@ 0x80
 8000c0e:	0152      	lsls	r2, r2, #5
 8000c10:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 8000c12:	187a      	adds	r2, r7, r1
 8000c14:	4b24      	ldr	r3, [pc, #144]	@ (8000ca8 <MX_TIM22_Init+0x108>)
 8000c16:	0011      	movs	r1, r2
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f003 facd 	bl	80041b8 <HAL_TIM_ConfigClockSource>
 8000c1e:	1e03      	subs	r3, r0, #0
 8000c20:	d001      	beq.n	8000c26 <MX_TIM22_Init+0x86>
  {
    Error_Handler();
 8000c22:	f000 fbf3 	bl	800140c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 8000c26:	4b20      	ldr	r3, [pc, #128]	@ (8000ca8 <MX_TIM22_Init+0x108>)
 8000c28:	0018      	movs	r0, r3
 8000c2a:	f003 f92b 	bl	8003e84 <HAL_TIM_PWM_Init>
 8000c2e:	1e03      	subs	r3, r0, #0
 8000c30:	d001      	beq.n	8000c36 <MX_TIM22_Init+0x96>
  {
    Error_Handler();
 8000c32:	f000 fbeb 	bl	800140c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c36:	2110      	movs	r1, #16
 8000c38:	187b      	adds	r3, r7, r1
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c3e:	187b      	adds	r3, r7, r1
 8000c40:	2200      	movs	r2, #0
 8000c42:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 8000c44:	187a      	adds	r2, r7, r1
 8000c46:	4b18      	ldr	r3, [pc, #96]	@ (8000ca8 <MX_TIM22_Init+0x108>)
 8000c48:	0011      	movs	r1, r2
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	f003 fda4 	bl	8004798 <HAL_TIMEx_MasterConfigSynchronization>
 8000c50:	1e03      	subs	r3, r0, #0
 8000c52:	d001      	beq.n	8000c58 <MX_TIM22_Init+0xb8>
  {
    Error_Handler();
 8000c54:	f000 fbda 	bl	800140c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c58:	003b      	movs	r3, r7
 8000c5a:	2260      	movs	r2, #96	@ 0x60
 8000c5c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000c5e:	003b      	movs	r3, r7
 8000c60:	2200      	movs	r2, #0
 8000c62:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c64:	003b      	movs	r3, r7
 8000c66:	2200      	movs	r2, #0
 8000c68:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c6a:	003b      	movs	r3, r7
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c70:	0039      	movs	r1, r7
 8000c72:	4b0d      	ldr	r3, [pc, #52]	@ (8000ca8 <MX_TIM22_Init+0x108>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	0018      	movs	r0, r3
 8000c78:	f003 f9d8 	bl	800402c <HAL_TIM_PWM_ConfigChannel>
 8000c7c:	1e03      	subs	r3, r0, #0
 8000c7e:	d001      	beq.n	8000c84 <MX_TIM22_Init+0xe4>
  {
    Error_Handler();
 8000c80:	f000 fbc4 	bl	800140c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c84:	0039      	movs	r1, r7
 8000c86:	4b08      	ldr	r3, [pc, #32]	@ (8000ca8 <MX_TIM22_Init+0x108>)
 8000c88:	2204      	movs	r2, #4
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	f003 f9ce 	bl	800402c <HAL_TIM_PWM_ConfigChannel>
 8000c90:	1e03      	subs	r3, r0, #0
 8000c92:	d001      	beq.n	8000c98 <MX_TIM22_Init+0xf8>
  {
    Error_Handler();
 8000c94:	f000 fbba 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */
  HAL_TIM_MspPostInit(&htim22);
 8000c98:	4b03      	ldr	r3, [pc, #12]	@ (8000ca8 <MX_TIM22_Init+0x108>)
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	f000 fc96 	bl	80015cc <HAL_TIM_MspPostInit>

}
 8000ca0:	46c0      	nop			@ (mov r8, r8)
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	b00a      	add	sp, #40	@ 0x28
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	200001d4 	.word	0x200001d4
 8000cac:	40011400 	.word	0x40011400
 8000cb0:	0004e1ff 	.word	0x0004e1ff

08000cb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cba:	4b1a      	ldr	r3, [pc, #104]	@ (8000d24 <MX_GPIO_Init+0x70>)
 8000cbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cbe:	4b19      	ldr	r3, [pc, #100]	@ (8000d24 <MX_GPIO_Init+0x70>)
 8000cc0:	2104      	movs	r1, #4
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000cc6:	4b17      	ldr	r3, [pc, #92]	@ (8000d24 <MX_GPIO_Init+0x70>)
 8000cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cca:	2204      	movs	r2, #4
 8000ccc:	4013      	ands	r3, r2
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cd2:	4b14      	ldr	r3, [pc, #80]	@ (8000d24 <MX_GPIO_Init+0x70>)
 8000cd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cd6:	4b13      	ldr	r3, [pc, #76]	@ (8000d24 <MX_GPIO_Init+0x70>)
 8000cd8:	2180      	movs	r1, #128	@ 0x80
 8000cda:	430a      	orrs	r2, r1
 8000cdc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000cde:	4b11      	ldr	r3, [pc, #68]	@ (8000d24 <MX_GPIO_Init+0x70>)
 8000ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ce2:	2280      	movs	r2, #128	@ 0x80
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	60bb      	str	r3, [r7, #8]
 8000ce8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	4b0e      	ldr	r3, [pc, #56]	@ (8000d24 <MX_GPIO_Init+0x70>)
 8000cec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cee:	4b0d      	ldr	r3, [pc, #52]	@ (8000d24 <MX_GPIO_Init+0x70>)
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d24 <MX_GPIO_Init+0x70>)
 8000cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d02:	4b08      	ldr	r3, [pc, #32]	@ (8000d24 <MX_GPIO_Init+0x70>)
 8000d04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d06:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <MX_GPIO_Init+0x70>)
 8000d08:	2102      	movs	r1, #2
 8000d0a:	430a      	orrs	r2, r1
 8000d0c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d0e:	4b05      	ldr	r3, [pc, #20]	@ (8000d24 <MX_GPIO_Init+0x70>)
 8000d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d12:	2202      	movs	r2, #2
 8000d14:	4013      	ands	r3, r2
 8000d16:	603b      	str	r3, [r7, #0]
 8000d18:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d1a:	46c0      	nop			@ (mov r8, r8)
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	b004      	add	sp, #16
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	40021000 	.word	0x40021000

08000d28 <mapValue>:

/* USER CODE BEGIN 4 */
uint16_t mapValue(uint16_t x, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max)
{
 8000d28:	b5b0      	push	{r4, r5, r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	0005      	movs	r5, r0
 8000d30:	000c      	movs	r4, r1
 8000d32:	0010      	movs	r0, r2
 8000d34:	0019      	movs	r1, r3
 8000d36:	1dbb      	adds	r3, r7, #6
 8000d38:	1c2a      	adds	r2, r5, #0
 8000d3a:	801a      	strh	r2, [r3, #0]
 8000d3c:	1d3b      	adds	r3, r7, #4
 8000d3e:	1c22      	adds	r2, r4, #0
 8000d40:	801a      	strh	r2, [r3, #0]
 8000d42:	1cbb      	adds	r3, r7, #2
 8000d44:	1c02      	adds	r2, r0, #0
 8000d46:	801a      	strh	r2, [r3, #0]
 8000d48:	003b      	movs	r3, r7
 8000d4a:	1c0a      	adds	r2, r1, #0
 8000d4c:	801a      	strh	r2, [r3, #0]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000d4e:	1dbb      	adds	r3, r7, #6
 8000d50:	881a      	ldrh	r2, [r3, #0]
 8000d52:	1d3b      	adds	r3, r7, #4
 8000d54:	881b      	ldrh	r3, [r3, #0]
 8000d56:	1ad2      	subs	r2, r2, r3
 8000d58:	2318      	movs	r3, #24
 8000d5a:	18fb      	adds	r3, r7, r3
 8000d5c:	8819      	ldrh	r1, [r3, #0]
 8000d5e:	003b      	movs	r3, r7
 8000d60:	881b      	ldrh	r3, [r3, #0]
 8000d62:	1acb      	subs	r3, r1, r3
 8000d64:	4353      	muls	r3, r2
 8000d66:	0018      	movs	r0, r3
 8000d68:	1cbb      	adds	r3, r7, #2
 8000d6a:	881a      	ldrh	r2, [r3, #0]
 8000d6c:	1d3b      	adds	r3, r7, #4
 8000d6e:	881b      	ldrh	r3, [r3, #0]
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	0019      	movs	r1, r3
 8000d74:	f7ff fa5c 	bl	8000230 <__divsi3>
 8000d78:	0003      	movs	r3, r0
 8000d7a:	b29a      	uxth	r2, r3
 8000d7c:	003b      	movs	r3, r7
 8000d7e:	881b      	ldrh	r3, [r3, #0]
 8000d80:	18d3      	adds	r3, r2, r3
 8000d82:	b29b      	uxth	r3, r3
}
 8000d84:	0018      	movs	r0, r3
 8000d86:	46bd      	mov	sp, r7
 8000d88:	b002      	add	sp, #8
 8000d8a:	bdb0      	pop	{r4, r5, r7, pc}

08000d8c <constrainValue>:

uint16_t constrainValue(uint16_t x, uint16_t min_val, uint16_t max_val)
{
 8000d8c:	b590      	push	{r4, r7, lr}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	0004      	movs	r4, r0
 8000d94:	0008      	movs	r0, r1
 8000d96:	0011      	movs	r1, r2
 8000d98:	1dbb      	adds	r3, r7, #6
 8000d9a:	1c22      	adds	r2, r4, #0
 8000d9c:	801a      	strh	r2, [r3, #0]
 8000d9e:	1d3b      	adds	r3, r7, #4
 8000da0:	1c02      	adds	r2, r0, #0
 8000da2:	801a      	strh	r2, [r3, #0]
 8000da4:	1cbb      	adds	r3, r7, #2
 8000da6:	1c0a      	adds	r2, r1, #0
 8000da8:	801a      	strh	r2, [r3, #0]
    if (x < min_val) return min_val;
 8000daa:	1dba      	adds	r2, r7, #6
 8000dac:	1d3b      	adds	r3, r7, #4
 8000dae:	8812      	ldrh	r2, [r2, #0]
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d202      	bcs.n	8000dbc <constrainValue+0x30>
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	881b      	ldrh	r3, [r3, #0]
 8000dba:	e00a      	b.n	8000dd2 <constrainValue+0x46>
    if (x > max_val) return max_val;
 8000dbc:	1dba      	adds	r2, r7, #6
 8000dbe:	1cbb      	adds	r3, r7, #2
 8000dc0:	8812      	ldrh	r2, [r2, #0]
 8000dc2:	881b      	ldrh	r3, [r3, #0]
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	d902      	bls.n	8000dce <constrainValue+0x42>
 8000dc8:	1cbb      	adds	r3, r7, #2
 8000dca:	881b      	ldrh	r3, [r3, #0]
 8000dcc:	e001      	b.n	8000dd2 <constrainValue+0x46>
    return x;
 8000dce:	1dbb      	adds	r3, r7, #6
 8000dd0:	881b      	ldrh	r3, [r3, #0]
}
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	b003      	add	sp, #12
 8000dd8:	bd90      	pop	{r4, r7, pc}
	...

08000ddc <ESC_SetPulse_us>:

void ESC_SetPulse_us(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t pulse_us)
{
 8000ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dde:	b095      	sub	sp, #84	@ 0x54
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6378      	str	r0, [r7, #52]	@ 0x34
 8000de4:	6339      	str	r1, [r7, #48]	@ 0x30
 8000de6:	62fa      	str	r2, [r7, #44]	@ 0x2c
      // Get timer parameters from htim struct
      uint32_t psc = htim->Init.Prescaler;
 8000de8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	647b      	str	r3, [r7, #68]	@ 0x44
      uint32_t arr = htim->Init.Period;
 8000dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000df0:	68db      	ldr	r3, [r3, #12]
 8000df2:	643b      	str	r3, [r7, #64]	@ 0x40

      // Try to determine timer clock in Hz.
      // If you know your timer clock constant at compile time, prefer using that value.
      // For example with MSI=2,097,000 and APB dividers=1 => timer_clk = 2097000
      const uint64_t timer_clk_hz = 16000000ULL; // <-- update if you change system clock
 8000df4:	4a45      	ldr	r2, [pc, #276]	@ (8000f0c <ESC_SetPulse_us+0x130>)
 8000df6:	2300      	movs	r3, #0
 8000df8:	63ba      	str	r2, [r7, #56]	@ 0x38
 8000dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c

      // compare = pulse_us * (timer_clk_hz / (psc+1)) / 1e6
      uint64_t ticks = ( (uint64_t)pulse_us * timer_clk_hz ) / ( (uint64_t)(psc + 1) * 1000000ULL );
 8000dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dfe:	001c      	movs	r4, r3
 8000e00:	2300      	movs	r3, #0
 8000e02:	001d      	movs	r5, r3
 8000e04:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000e06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e08:	0020      	movs	r0, r4
 8000e0a:	0029      	movs	r1, r5
 8000e0c:	f7ff fb1c 	bl	8000448 <__aeabi_lmul>
 8000e10:	0002      	movs	r2, r0
 8000e12:	000b      	movs	r3, r1
 8000e14:	0015      	movs	r5, r2
 8000e16:	001e      	movs	r6, r3
 8000e18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	623b      	str	r3, [r7, #32]
 8000e1e:	2300      	movs	r3, #0
 8000e20:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e22:	6a3a      	ldr	r2, [r7, #32]
 8000e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e26:	0ed1      	lsrs	r1, r2, #27
 8000e28:	0158      	lsls	r0, r3, #5
 8000e2a:	61f8      	str	r0, [r7, #28]
 8000e2c:	69f8      	ldr	r0, [r7, #28]
 8000e2e:	4308      	orrs	r0, r1
 8000e30:	61f8      	str	r0, [r7, #28]
 8000e32:	0153      	lsls	r3, r2, #5
 8000e34:	61bb      	str	r3, [r7, #24]
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	69fc      	ldr	r4, [r7, #28]
 8000e3a:	6a39      	ldr	r1, [r7, #32]
 8000e3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e3e:	1a5b      	subs	r3, r3, r1
 8000e40:	4194      	sbcs	r4, r2
 8000e42:	001a      	movs	r2, r3
 8000e44:	0023      	movs	r3, r4
 8000e46:	0dd1      	lsrs	r1, r2, #23
 8000e48:	0258      	lsls	r0, r3, #9
 8000e4a:	6178      	str	r0, [r7, #20]
 8000e4c:	6978      	ldr	r0, [r7, #20]
 8000e4e:	4308      	orrs	r0, r1
 8000e50:	6178      	str	r0, [r7, #20]
 8000e52:	0253      	lsls	r3, r2, #9
 8000e54:	613b      	str	r3, [r7, #16]
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	697c      	ldr	r4, [r7, #20]
 8000e5a:	6a39      	ldr	r1, [r7, #32]
 8000e5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e5e:	185b      	adds	r3, r3, r1
 8000e60:	4154      	adcs	r4, r2
 8000e62:	001a      	movs	r2, r3
 8000e64:	0023      	movs	r3, r4
 8000e66:	0e91      	lsrs	r1, r2, #26
 8000e68:	0198      	lsls	r0, r3, #6
 8000e6a:	60f8      	str	r0, [r7, #12]
 8000e6c:	68f8      	ldr	r0, [r7, #12]
 8000e6e:	4308      	orrs	r0, r1
 8000e70:	60f8      	str	r0, [r7, #12]
 8000e72:	0191      	lsls	r1, r2, #6
 8000e74:	60b9      	str	r1, [r7, #8]
 8000e76:	68b8      	ldr	r0, [r7, #8]
 8000e78:	68f9      	ldr	r1, [r7, #12]
 8000e7a:	1a80      	subs	r0, r0, r2
 8000e7c:	4199      	sbcs	r1, r3
 8000e7e:	0003      	movs	r3, r0
 8000e80:	000c      	movs	r4, r1
 8000e82:	6a39      	ldr	r1, [r7, #32]
 8000e84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e86:	18c9      	adds	r1, r1, r3
 8000e88:	4162      	adcs	r2, r4
 8000e8a:	0013      	movs	r3, r2
 8000e8c:	000a      	movs	r2, r1
 8000e8e:	0028      	movs	r0, r5
 8000e90:	0031      	movs	r1, r6
 8000e92:	f7ff fab9 	bl	8000408 <__aeabi_uldivmod>
 8000e96:	0002      	movs	r2, r0
 8000e98:	000b      	movs	r3, r1
 8000e9a:	64ba      	str	r2, [r7, #72]	@ 0x48
 8000e9c:	64fb      	str	r3, [r7, #76]	@ 0x4c

      // clamp: ensure compare <= ARR
      if (ticks > arr) ticks = arr;
 8000e9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ea0:	603b      	str	r3, [r7, #0]
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	607b      	str	r3, [r7, #4]
 8000ea6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ea8:	6839      	ldr	r1, [r7, #0]
 8000eaa:	687a      	ldr	r2, [r7, #4]
 8000eac:	0010      	movs	r0, r2
 8000eae:	4283      	cmp	r3, r0
 8000eb0:	d807      	bhi.n	8000ec2 <ESC_SetPulse_us+0xe6>
 8000eb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eb4:	0010      	movs	r0, r2
 8000eb6:	4283      	cmp	r3, r0
 8000eb8:	d107      	bne.n	8000eca <ESC_SetPulse_us+0xee>
 8000eba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ebc:	000a      	movs	r2, r1
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d903      	bls.n	8000eca <ESC_SetPulse_us+0xee>
 8000ec2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ec4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	64fb      	str	r3, [r7, #76]	@ 0x4c

      __HAL_TIM_SET_COMPARE(htim, Channel, (uint32_t)ticks);
 8000eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d104      	bne.n	8000eda <ESC_SetPulse_us+0xfe>
 8000ed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000ed6:	635a      	str	r2, [r3, #52]	@ 0x34
  }
 8000ed8:	e013      	b.n	8000f02 <ESC_SetPulse_us+0x126>
      __HAL_TIM_SET_COMPARE(htim, Channel, (uint32_t)ticks);
 8000eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000edc:	2b04      	cmp	r3, #4
 8000ede:	d104      	bne.n	8000eea <ESC_SetPulse_us+0x10e>
 8000ee0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ee6:	6393      	str	r3, [r2, #56]	@ 0x38
  }
 8000ee8:	e00b      	b.n	8000f02 <ESC_SetPulse_us+0x126>
      __HAL_TIM_SET_COMPARE(htim, Channel, (uint32_t)ticks);
 8000eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000eec:	2b08      	cmp	r3, #8
 8000eee:	d104      	bne.n	8000efa <ESC_SetPulse_us+0x11e>
 8000ef0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ef6:	63d3      	str	r3, [r2, #60]	@ 0x3c
  }
 8000ef8:	e003      	b.n	8000f02 <ESC_SetPulse_us+0x126>
      __HAL_TIM_SET_COMPARE(htim, Channel, (uint32_t)ticks);
 8000efa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f00:	6413      	str	r3, [r2, #64]	@ 0x40
  }
 8000f02:	46c0      	nop			@ (mov r8, r8)
 8000f04:	46bd      	mov	sp, r7
 8000f06:	b015      	add	sp, #84	@ 0x54
 8000f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f0a:	46c0      	nop			@ (mov r8, r8)
 8000f0c:	00f42400 	.word	0x00f42400

08000f10 <handleESC>:


void handleESC(uint8_t dir, uint8_t speedA, uint8_t speedB)
{
 8000f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f12:	b087      	sub	sp, #28
 8000f14:	af02      	add	r7, sp, #8
 8000f16:	0004      	movs	r4, r0
 8000f18:	0008      	movs	r0, r1
 8000f1a:	0011      	movs	r1, r2
 8000f1c:	1dfb      	adds	r3, r7, #7
 8000f1e:	1c22      	adds	r2, r4, #0
 8000f20:	701a      	strb	r2, [r3, #0]
 8000f22:	1dbb      	adds	r3, r7, #6
 8000f24:	1c02      	adds	r2, r0, #0
 8000f26:	701a      	strb	r2, [r3, #0]
 8000f28:	1d7b      	adds	r3, r7, #5
 8000f2a:	1c0a      	adds	r2, r1, #0
 8000f2c:	701a      	strb	r2, [r3, #0]

    speedA = constrainValue(speedA, 0, 255);
 8000f2e:	1dbb      	adds	r3, r7, #6
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	22ff      	movs	r2, #255	@ 0xff
 8000f36:	2100      	movs	r1, #0
 8000f38:	0018      	movs	r0, r3
 8000f3a:	f7ff ff27 	bl	8000d8c <constrainValue>
 8000f3e:	0003      	movs	r3, r0
 8000f40:	001a      	movs	r2, r3
 8000f42:	1dbb      	adds	r3, r7, #6
 8000f44:	701a      	strb	r2, [r3, #0]
    speedB = constrainValue(speedB, 0, 255);
 8000f46:	1d7b      	adds	r3, r7, #5
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	22ff      	movs	r2, #255	@ 0xff
 8000f4e:	2100      	movs	r1, #0
 8000f50:	0018      	movs	r0, r3
 8000f52:	f7ff ff1b 	bl	8000d8c <constrainValue>
 8000f56:	0003      	movs	r3, r0
 8000f58:	001a      	movs	r2, r3
 8000f5a:	1d7b      	adds	r3, r7, #5
 8000f5c:	701a      	strb	r2, [r3, #0]

    uint16_t pulseL = NEUTRAL;
 8000f5e:	230e      	movs	r3, #14
 8000f60:	18fb      	adds	r3, r7, r3
 8000f62:	4a6e      	ldr	r2, [pc, #440]	@ (800111c <handleESC+0x20c>)
 8000f64:	801a      	strh	r2, [r3, #0]
    uint16_t pulseR = NEUTRAL;
 8000f66:	230c      	movs	r3, #12
 8000f68:	18fb      	adds	r3, r7, r3
 8000f6a:	4a6c      	ldr	r2, [pc, #432]	@ (800111c <handleESC+0x20c>)
 8000f6c:	801a      	strh	r2, [r3, #0]

    switch (dir) {
 8000f6e:	1dfb      	adds	r3, r7, #7
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	2b04      	cmp	r3, #4
 8000f74:	d900      	bls.n	8000f78 <handleESC+0x68>
 8000f76:	e0a5      	b.n	80010c4 <handleESC+0x1b4>
 8000f78:	009a      	lsls	r2, r3, #2
 8000f7a:	4b69      	ldr	r3, [pc, #420]	@ (8001120 <handleESC+0x210>)
 8000f7c:	18d3      	adds	r3, r2, r3
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	469f      	mov	pc, r3
    	case 0:  // Stop - ADD THIS CASE
			pulseL = NEUTRAL;
 8000f82:	230e      	movs	r3, #14
 8000f84:	18fb      	adds	r3, r7, r3
 8000f86:	4a65      	ldr	r2, [pc, #404]	@ (800111c <handleESC+0x20c>)
 8000f88:	801a      	strh	r2, [r3, #0]
			pulseR = NEUTRAL;
 8000f8a:	230c      	movs	r3, #12
 8000f8c:	18fb      	adds	r3, r7, r3
 8000f8e:	4a63      	ldr	r2, [pc, #396]	@ (800111c <handleESC+0x20c>)
 8000f90:	801a      	strh	r2, [r3, #0]
			break;
 8000f92:	e097      	b.n	80010c4 <handleESC+0x1b4>
        case 1:  // Forward
            pulseL = NEUTRAL + mapValue(speedA, 0, 255, 0, 500);
 8000f94:	1dbb      	adds	r3, r7, #6
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	b298      	uxth	r0, r3
 8000f9a:	23fa      	movs	r3, #250	@ 0xfa
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	9300      	str	r3, [sp, #0]
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	22ff      	movs	r2, #255	@ 0xff
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	f7ff febf 	bl	8000d28 <mapValue>
 8000faa:	0003      	movs	r3, r0
 8000fac:	001a      	movs	r2, r3
 8000fae:	230e      	movs	r3, #14
 8000fb0:	18fb      	adds	r3, r7, r3
 8000fb2:	495a      	ldr	r1, [pc, #360]	@ (800111c <handleESC+0x20c>)
 8000fb4:	468c      	mov	ip, r1
 8000fb6:	4462      	add	r2, ip
 8000fb8:	801a      	strh	r2, [r3, #0]
            pulseR = NEUTRAL + mapValue(speedB, 0, 255, 0, 500);
 8000fba:	1d7b      	adds	r3, r7, #5
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	b298      	uxth	r0, r3
 8000fc0:	23fa      	movs	r3, #250	@ 0xfa
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	22ff      	movs	r2, #255	@ 0xff
 8000fca:	2100      	movs	r1, #0
 8000fcc:	f7ff feac 	bl	8000d28 <mapValue>
 8000fd0:	0003      	movs	r3, r0
 8000fd2:	001a      	movs	r2, r3
 8000fd4:	230c      	movs	r3, #12
 8000fd6:	18fb      	adds	r3, r7, r3
 8000fd8:	4950      	ldr	r1, [pc, #320]	@ (800111c <handleESC+0x20c>)
 8000fda:	468c      	mov	ip, r1
 8000fdc:	4462      	add	r2, ip
 8000fde:	801a      	strh	r2, [r3, #0]
            break;
 8000fe0:	e070      	b.n	80010c4 <handleESC+0x1b4>
        case 2:  // Backward
            pulseL = NEUTRAL - mapValue(speedA, 0, 255, 0, 500);
 8000fe2:	1dbb      	adds	r3, r7, #6
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	b298      	uxth	r0, r3
 8000fe8:	23fa      	movs	r3, #250	@ 0xfa
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	2300      	movs	r3, #0
 8000ff0:	22ff      	movs	r2, #255	@ 0xff
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	f7ff fe98 	bl	8000d28 <mapValue>
 8000ff8:	0003      	movs	r3, r0
 8000ffa:	0019      	movs	r1, r3
 8000ffc:	230e      	movs	r3, #14
 8000ffe:	18fb      	adds	r3, r7, r3
 8001000:	4a46      	ldr	r2, [pc, #280]	@ (800111c <handleESC+0x20c>)
 8001002:	1a52      	subs	r2, r2, r1
 8001004:	801a      	strh	r2, [r3, #0]
            pulseR = NEUTRAL - mapValue(speedB, 0, 255, 0, 500);
 8001006:	1d7b      	adds	r3, r7, #5
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	b298      	uxth	r0, r3
 800100c:	23fa      	movs	r3, #250	@ 0xfa
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	2300      	movs	r3, #0
 8001014:	22ff      	movs	r2, #255	@ 0xff
 8001016:	2100      	movs	r1, #0
 8001018:	f7ff fe86 	bl	8000d28 <mapValue>
 800101c:	0003      	movs	r3, r0
 800101e:	0019      	movs	r1, r3
 8001020:	230c      	movs	r3, #12
 8001022:	18fb      	adds	r3, r7, r3
 8001024:	4a3d      	ldr	r2, [pc, #244]	@ (800111c <handleESC+0x20c>)
 8001026:	1a52      	subs	r2, r2, r1
 8001028:	801a      	strh	r2, [r3, #0]
            break;
 800102a:	e04b      	b.n	80010c4 <handleESC+0x1b4>
        case 3:  // Pivot CW
            pulseL = NEUTRAL + mapValue(speedA, 0, 255, 0, 500);
 800102c:	1dbb      	adds	r3, r7, #6
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	b298      	uxth	r0, r3
 8001032:	23fa      	movs	r3, #250	@ 0xfa
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	9300      	str	r3, [sp, #0]
 8001038:	2300      	movs	r3, #0
 800103a:	22ff      	movs	r2, #255	@ 0xff
 800103c:	2100      	movs	r1, #0
 800103e:	f7ff fe73 	bl	8000d28 <mapValue>
 8001042:	0003      	movs	r3, r0
 8001044:	001a      	movs	r2, r3
 8001046:	230e      	movs	r3, #14
 8001048:	18fb      	adds	r3, r7, r3
 800104a:	4934      	ldr	r1, [pc, #208]	@ (800111c <handleESC+0x20c>)
 800104c:	468c      	mov	ip, r1
 800104e:	4462      	add	r2, ip
 8001050:	801a      	strh	r2, [r3, #0]
            pulseR = NEUTRAL - mapValue(speedB, 0, 255, 0, 500);
 8001052:	1d7b      	adds	r3, r7, #5
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	b298      	uxth	r0, r3
 8001058:	23fa      	movs	r3, #250	@ 0xfa
 800105a:	005b      	lsls	r3, r3, #1
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	2300      	movs	r3, #0
 8001060:	22ff      	movs	r2, #255	@ 0xff
 8001062:	2100      	movs	r1, #0
 8001064:	f7ff fe60 	bl	8000d28 <mapValue>
 8001068:	0003      	movs	r3, r0
 800106a:	0019      	movs	r1, r3
 800106c:	230c      	movs	r3, #12
 800106e:	18fb      	adds	r3, r7, r3
 8001070:	4a2a      	ldr	r2, [pc, #168]	@ (800111c <handleESC+0x20c>)
 8001072:	1a52      	subs	r2, r2, r1
 8001074:	801a      	strh	r2, [r3, #0]
            break;
 8001076:	e025      	b.n	80010c4 <handleESC+0x1b4>
        case 4:  // Pivot CCW
            pulseL = NEUTRAL - mapValue(speedA, 0, 255, 0, 500);
 8001078:	1dbb      	adds	r3, r7, #6
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	b298      	uxth	r0, r3
 800107e:	23fa      	movs	r3, #250	@ 0xfa
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	2300      	movs	r3, #0
 8001086:	22ff      	movs	r2, #255	@ 0xff
 8001088:	2100      	movs	r1, #0
 800108a:	f7ff fe4d 	bl	8000d28 <mapValue>
 800108e:	0003      	movs	r3, r0
 8001090:	0019      	movs	r1, r3
 8001092:	230e      	movs	r3, #14
 8001094:	18fb      	adds	r3, r7, r3
 8001096:	4a21      	ldr	r2, [pc, #132]	@ (800111c <handleESC+0x20c>)
 8001098:	1a52      	subs	r2, r2, r1
 800109a:	801a      	strh	r2, [r3, #0]
            pulseR = NEUTRAL + mapValue(speedB, 0, 255, 0, 500);
 800109c:	1d7b      	adds	r3, r7, #5
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	b298      	uxth	r0, r3
 80010a2:	23fa      	movs	r3, #250	@ 0xfa
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	9300      	str	r3, [sp, #0]
 80010a8:	2300      	movs	r3, #0
 80010aa:	22ff      	movs	r2, #255	@ 0xff
 80010ac:	2100      	movs	r1, #0
 80010ae:	f7ff fe3b 	bl	8000d28 <mapValue>
 80010b2:	0003      	movs	r3, r0
 80010b4:	001a      	movs	r2, r3
 80010b6:	230c      	movs	r3, #12
 80010b8:	18fb      	adds	r3, r7, r3
 80010ba:	4918      	ldr	r1, [pc, #96]	@ (800111c <handleESC+0x20c>)
 80010bc:	468c      	mov	ip, r1
 80010be:	4462      	add	r2, ip
 80010c0:	801a      	strh	r2, [r3, #0]
            break;
 80010c2:	46c0      	nop			@ (mov r8, r8)
    }

    pulseL = constrainValue(pulseL, MIN_PULSE, MAX_PULSE);
 80010c4:	250e      	movs	r5, #14
 80010c6:	197c      	adds	r4, r7, r5
 80010c8:	23fa      	movs	r3, #250	@ 0xfa
 80010ca:	00da      	lsls	r2, r3, #3
 80010cc:	23fa      	movs	r3, #250	@ 0xfa
 80010ce:	0099      	lsls	r1, r3, #2
 80010d0:	197b      	adds	r3, r7, r5
 80010d2:	881b      	ldrh	r3, [r3, #0]
 80010d4:	0018      	movs	r0, r3
 80010d6:	f7ff fe59 	bl	8000d8c <constrainValue>
 80010da:	0003      	movs	r3, r0
 80010dc:	8023      	strh	r3, [r4, #0]
    pulseR = constrainValue(pulseR, MIN_PULSE, MAX_PULSE);
 80010de:	260c      	movs	r6, #12
 80010e0:	19bc      	adds	r4, r7, r6
 80010e2:	23fa      	movs	r3, #250	@ 0xfa
 80010e4:	00da      	lsls	r2, r3, #3
 80010e6:	23fa      	movs	r3, #250	@ 0xfa
 80010e8:	0099      	lsls	r1, r3, #2
 80010ea:	19bb      	adds	r3, r7, r6
 80010ec:	881b      	ldrh	r3, [r3, #0]
 80010ee:	0018      	movs	r0, r3
 80010f0:	f7ff fe4c 	bl	8000d8c <constrainValue>
 80010f4:	0003      	movs	r3, r0
 80010f6:	8023      	strh	r3, [r4, #0]

    // Example: ESCs on TIM22 CH1 (PB4) and CH2 (PB5)
    ESC_SetPulse_us(&htim22, TIM_CHANNEL_1, pulseL);
 80010f8:	197b      	adds	r3, r7, r5
 80010fa:	881a      	ldrh	r2, [r3, #0]
 80010fc:	4b09      	ldr	r3, [pc, #36]	@ (8001124 <handleESC+0x214>)
 80010fe:	2100      	movs	r1, #0
 8001100:	0018      	movs	r0, r3
 8001102:	f7ff fe6b 	bl	8000ddc <ESC_SetPulse_us>
    ESC_SetPulse_us(&htim22, TIM_CHANNEL_2, pulseR);
 8001106:	19bb      	adds	r3, r7, r6
 8001108:	881a      	ldrh	r2, [r3, #0]
 800110a:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <handleESC+0x214>)
 800110c:	2104      	movs	r1, #4
 800110e:	0018      	movs	r0, r3
 8001110:	f7ff fe64 	bl	8000ddc <ESC_SetPulse_us>
//    printf("PulseA %X PulseB %X \n",pulseL,pulseR);
}
 8001114:	46c0      	nop			@ (mov r8, r8)
 8001116:	46bd      	mov	sp, r7
 8001118:	b005      	add	sp, #20
 800111a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800111c:	000005dc 	.word	0x000005dc
 8001120:	08007264 	.word	0x08007264
 8001124:	200001d4 	.word	0x200001d4

08001128 <UART_ProcessByte>:

// New function for byte-by-byte processing (called from IT callback)
void UART_ProcessByte(uint8_t byte) {
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	0002      	movs	r2, r0
 8001130:	1dfb      	adds	r3, r7, #7
 8001132:	701a      	strb	r2, [r3, #0]
  if (idx == 0) {
 8001134:	4b1b      	ldr	r3, [pc, #108]	@ (80011a4 <UART_ProcessByte+0x7c>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d10f      	bne.n	800115c <UART_ProcessByte+0x34>
    // Waiting for header
    if (byte == 0xAA) {
 800113c:	1dfb      	adds	r3, r7, #7
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	2baa      	cmp	r3, #170	@ 0xaa
 8001142:	d12b      	bne.n	800119c <UART_ProcessByte+0x74>
      packet[idx++] = byte;
 8001144:	4b17      	ldr	r3, [pc, #92]	@ (80011a4 <UART_ProcessByte+0x7c>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	1c5a      	adds	r2, r3, #1
 800114a:	b2d1      	uxtb	r1, r2
 800114c:	4a15      	ldr	r2, [pc, #84]	@ (80011a4 <UART_ProcessByte+0x7c>)
 800114e:	7011      	strb	r1, [r2, #0]
 8001150:	0019      	movs	r1, r3
 8001152:	4b15      	ldr	r3, [pc, #84]	@ (80011a8 <UART_ProcessByte+0x80>)
 8001154:	1dfa      	adds	r2, r7, #7
 8001156:	7812      	ldrb	r2, [r2, #0]
 8001158:	545a      	strb	r2, [r3, r1]
//      printf("Full packet: 0x%02X 0x%02X 0x%02X 0x%02X\n", packet[0], packet[1], packet[2], packet[3]);

      idx = 0;  // Reset for next packet
    }
  }
}
 800115a:	e01f      	b.n	800119c <UART_ProcessByte+0x74>
    packet[idx++] = byte;
 800115c:	4b11      	ldr	r3, [pc, #68]	@ (80011a4 <UART_ProcessByte+0x7c>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	1c5a      	adds	r2, r3, #1
 8001162:	b2d1      	uxtb	r1, r2
 8001164:	4a0f      	ldr	r2, [pc, #60]	@ (80011a4 <UART_ProcessByte+0x7c>)
 8001166:	7011      	strb	r1, [r2, #0]
 8001168:	0019      	movs	r1, r3
 800116a:	4b0f      	ldr	r3, [pc, #60]	@ (80011a8 <UART_ProcessByte+0x80>)
 800116c:	1dfa      	adds	r2, r7, #7
 800116e:	7812      	ldrb	r2, [r2, #0]
 8001170:	545a      	strb	r2, [r3, r1]
    if (idx == 4) {
 8001172:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <UART_ProcessByte+0x7c>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b04      	cmp	r3, #4
 8001178:	d110      	bne.n	800119c <UART_ProcessByte+0x74>
      handleESC(packet[1], packet[2], packet[3]);
 800117a:	4b0b      	ldr	r3, [pc, #44]	@ (80011a8 <UART_ProcessByte+0x80>)
 800117c:	7858      	ldrb	r0, [r3, #1]
 800117e:	4b0a      	ldr	r3, [pc, #40]	@ (80011a8 <UART_ProcessByte+0x80>)
 8001180:	7899      	ldrb	r1, [r3, #2]
 8001182:	4b09      	ldr	r3, [pc, #36]	@ (80011a8 <UART_ProcessByte+0x80>)
 8001184:	78db      	ldrb	r3, [r3, #3]
 8001186:	001a      	movs	r2, r3
 8001188:	f7ff fec2 	bl	8000f10 <handleESC>
      lastMotorCommandTime = HAL_GetTick();  // Update timeout timer
 800118c:	f000 fbc0 	bl	8001910 <HAL_GetTick>
 8001190:	0002      	movs	r2, r0
 8001192:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <UART_ProcessByte+0x84>)
 8001194:	601a      	str	r2, [r3, #0]
      idx = 0;  // Reset for next packet
 8001196:	4b03      	ldr	r3, [pc, #12]	@ (80011a4 <UART_ProcessByte+0x7c>)
 8001198:	2200      	movs	r2, #0
 800119a:	701a      	strb	r2, [r3, #0]
}
 800119c:	46c0      	nop			@ (mov r8, r8)
 800119e:	46bd      	mov	sp, r7
 80011a0:	b002      	add	sp, #8
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	20000218 	.word	0x20000218
 80011a8:	20000214 	.word	0x20000214
 80011ac:	2000021c 	.word	0x2000021c

080011b0 <HAL_UART_RxCpltCallback>:
void Data_debug(uint8_t byte) {
	printf("0x%02X\n", byte);
}

// UART RX complete callback (auto-called by HAL on byte reception)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2) {
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a08      	ldr	r2, [pc, #32]	@ (80011e0 <HAL_UART_RxCpltCallback+0x30>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d10a      	bne.n	80011d8 <HAL_UART_RxCpltCallback+0x28>
    UART_ProcessByte(rxByte);
 80011c2:	4b08      	ldr	r3, [pc, #32]	@ (80011e4 <HAL_UART_RxCpltCallback+0x34>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	0018      	movs	r0, r3
 80011c8:	f7ff ffae 	bl	8001128 <UART_ProcessByte>
//	  Data_debug(rxByte);
    // Restart listening for the next byte
    HAL_UART_Receive_IT(&huart2, &rxByte, 1);
 80011cc:	4905      	ldr	r1, [pc, #20]	@ (80011e4 <HAL_UART_RxCpltCallback+0x34>)
 80011ce:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <HAL_UART_RxCpltCallback+0x38>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	0018      	movs	r0, r3
 80011d4:	f003 fc9c 	bl	8004b10 <HAL_UART_Receive_IT>
  }
}
 80011d8:	46c0      	nop			@ (mov r8, r8)
 80011da:	46bd      	mov	sp, r7
 80011dc:	b002      	add	sp, #8
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	40004400 	.word	0x40004400
 80011e4:	20000219 	.word	0x20000219
 80011e8:	2000010c 	.word	0x2000010c

080011ec <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2) {
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a14      	ldr	r2, [pc, #80]	@ (800124c <HAL_UART_ErrorCallback+0x60>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d122      	bne.n	8001244 <HAL_UART_ErrorCallback+0x58>
    uint32_t isr = huart->Instance->ISR;  // Read raw flags
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	69db      	ldr	r3, [r3, #28]
 8001204:	60fb      	str	r3, [r7, #12]
    printf("UART Error: %lu | ISR: 0x%08lX\n", huart->ErrorCode, isr);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2284      	movs	r2, #132	@ 0x84
 800120a:	5899      	ldr	r1, [r3, r2]
 800120c:	68fa      	ldr	r2, [r7, #12]
 800120e:	4b10      	ldr	r3, [pc, #64]	@ (8001250 <HAL_UART_ErrorCallback+0x64>)
 8001210:	0018      	movs	r0, r3
 8001212:	f005 f8b1 	bl	8006378 <iprintf>

    // Clear errors (including ORE by reading RDR)
    if (isr & USART_ISR_ORE) {
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	2208      	movs	r2, #8
 800121a:	4013      	ands	r3, r2
 800121c:	d008      	beq.n	8001230 <HAL_UART_ErrorCallback+0x44>
      volatile uint8_t dummy = huart->Instance->RDR;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001224:	b2da      	uxtb	r2, r3
 8001226:	210b      	movs	r1, #11
 8001228:	187b      	adds	r3, r7, r1
 800122a:	701a      	strb	r2, [r3, #0]
      (void)dummy;
 800122c:	187b      	adds	r3, r7, r1
 800122e:	781b      	ldrb	r3, [r3, #0]
    }
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	220f      	movs	r2, #15
 8001236:	621a      	str	r2, [r3, #32]

    HAL_UART_Receive_IT(&huart2, &rxByte, 1);
 8001238:	4906      	ldr	r1, [pc, #24]	@ (8001254 <HAL_UART_ErrorCallback+0x68>)
 800123a:	4b07      	ldr	r3, [pc, #28]	@ (8001258 <HAL_UART_ErrorCallback+0x6c>)
 800123c:	2201      	movs	r2, #1
 800123e:	0018      	movs	r0, r3
 8001240:	f003 fc66 	bl	8004b10 <HAL_UART_Receive_IT>
  }
}
 8001244:	46c0      	nop			@ (mov r8, r8)
 8001246:	46bd      	mov	sp, r7
 8001248:	b004      	add	sp, #16
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40004400 	.word	0x40004400
 8001250:	08007244 	.word	0x08007244
 8001254:	20000219 	.word	0x20000219
 8001258:	2000010c 	.word	0x2000010c

0800125c <_write>:
int _write(int file, char *ptr, int len)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)ptr, len, 50);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	b29a      	uxth	r2, r3
 800126c:	68b9      	ldr	r1, [r7, #8]
 800126e:	4804      	ldr	r0, [pc, #16]	@ (8001280 <_write+0x24>)
 8001270:	2332      	movs	r3, #50	@ 0x32
 8001272:	f003 fb3d 	bl	80048f0 <HAL_UART_Transmit>
    return len;
 8001276:	687b      	ldr	r3, [r7, #4]
}
 8001278:	0018      	movs	r0, r3
 800127a:	46bd      	mov	sp, r7
 800127c:	b004      	add	sp, #16
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20000084 	.word	0x20000084

08001284 <HAL_I2C_MspInit>:

/* USER CODE BEGIN 4 */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001284:	b590      	push	{r4, r7, lr}
 8001286:	b089      	sub	sp, #36	@ 0x24
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128c:	240c      	movs	r4, #12
 800128e:	193b      	adds	r3, r7, r4
 8001290:	0018      	movs	r0, r3
 8001292:	2314      	movs	r3, #20
 8001294:	001a      	movs	r2, r3
 8001296:	2100      	movs	r1, #0
 8001298:	f005 f9ca 	bl	8006630 <memset>
  if(hi2c->Instance==I2C1)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a17      	ldr	r2, [pc, #92]	@ (8001300 <HAL_I2C_MspInit+0x7c>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d128      	bne.n	80012f8 <HAL_I2C_MspInit+0x74>
  {
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a6:	4b17      	ldr	r3, [pc, #92]	@ (8001304 <HAL_I2C_MspInit+0x80>)
 80012a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80012aa:	4b16      	ldr	r3, [pc, #88]	@ (8001304 <HAL_I2C_MspInit+0x80>)
 80012ac:	2102      	movs	r1, #2
 80012ae:	430a      	orrs	r2, r1
 80012b0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80012b2:	4b14      	ldr	r3, [pc, #80]	@ (8001304 <HAL_I2C_MspInit+0x80>)
 80012b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012b6:	2202      	movs	r2, #2
 80012b8:	4013      	ands	r3, r2
 80012ba:	60bb      	str	r3, [r7, #8]
 80012bc:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012be:	4b11      	ldr	r3, [pc, #68]	@ (8001304 <HAL_I2C_MspInit+0x80>)
 80012c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80012c2:	4b10      	ldr	r3, [pc, #64]	@ (8001304 <HAL_I2C_MspInit+0x80>)
 80012c4:	2180      	movs	r1, #128	@ 0x80
 80012c6:	0389      	lsls	r1, r1, #14
 80012c8:	430a      	orrs	r2, r1
 80012ca:	639a      	str	r2, [r3, #56]	@ 0x38

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012cc:	0021      	movs	r1, r4
 80012ce:	187b      	adds	r3, r7, r1
 80012d0:	22c0      	movs	r2, #192	@ 0xc0
 80012d2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012d4:	187b      	adds	r3, r7, r1
 80012d6:	2212      	movs	r2, #18
 80012d8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012da:	187b      	adds	r3, r7, r1
 80012dc:	2201      	movs	r2, #1
 80012de:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e0:	187b      	adds	r3, r7, r1
 80012e2:	2203      	movs	r2, #3
 80012e4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80012e6:	187b      	adds	r3, r7, r1
 80012e8:	2201      	movs	r2, #1
 80012ea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ec:	187b      	adds	r3, r7, r1
 80012ee:	4a06      	ldr	r2, [pc, #24]	@ (8001308 <HAL_I2C_MspInit+0x84>)
 80012f0:	0019      	movs	r1, r3
 80012f2:	0010      	movs	r0, r2
 80012f4:	f000 fca0 	bl	8001c38 <HAL_GPIO_Init>
  }
}
 80012f8:	46c0      	nop			@ (mov r8, r8)
 80012fa:	46bd      	mov	sp, r7
 80012fc:	b009      	add	sp, #36	@ 0x24
 80012fe:	bd90      	pop	{r4, r7, pc}
 8001300:	40005400 	.word	0x40005400
 8001304:	40021000 	.word	0x40021000
 8001308:	50000400 	.word	0x50000400

0800130c <UART2_SendTelemetry>:
                      buf, 2, 1000);
}


void UART2_SendTelemetry(uint16_t bus_raw, int16_t cur_raw)
{
 800130c:	b590      	push	{r4, r7, lr}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	0002      	movs	r2, r0
 8001314:	1dbb      	adds	r3, r7, #6
 8001316:	801a      	strh	r2, [r3, #0]
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	1c0a      	adds	r2, r1, #0
 800131c:	801a      	strh	r2, [r3, #0]
    // If UART is still sending the previous frame, skip this one
    if (uart2_tx_busy) return;
 800131e:	4b2e      	ldr	r3, [pc, #184]	@ (80013d8 <UART2_SendTelemetry+0xcc>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	b2db      	uxtb	r3, r3
 8001324:	2b00      	cmp	r3, #0
 8001326:	d153      	bne.n	80013d0 <UART2_SendTelemetry+0xc4>

    tx_frame.header  = 0x55;
 8001328:	4b2c      	ldr	r3, [pc, #176]	@ (80013dc <UART2_SendTelemetry+0xd0>)
 800132a:	2255      	movs	r2, #85	@ 0x55
 800132c:	701a      	strb	r2, [r3, #0]

    // Explicitly swap bytes if you want Big-Endian (Standard for telemetry)
    // If your receiver handles Little-Endian, you can just do: tx_frame.bus_raw = bus_raw;
    tx_frame.bus_raw = ((bus_raw << 8) & 0xFF00) | ((bus_raw >> 8) & 0x00FF);
 800132e:	1dbb      	adds	r3, r7, #6
 8001330:	2200      	movs	r2, #0
 8001332:	5e9b      	ldrsh	r3, [r3, r2]
 8001334:	021b      	lsls	r3, r3, #8
 8001336:	b21a      	sxth	r2, r3
 8001338:	1dbb      	adds	r3, r7, #6
 800133a:	881b      	ldrh	r3, [r3, #0]
 800133c:	0a1b      	lsrs	r3, r3, #8
 800133e:	b29b      	uxth	r3, r3
 8001340:	b21b      	sxth	r3, r3
 8001342:	4313      	orrs	r3, r2
 8001344:	b21b      	sxth	r3, r3
 8001346:	b29a      	uxth	r2, r3
 8001348:	4b24      	ldr	r3, [pc, #144]	@ (80013dc <UART2_SendTelemetry+0xd0>)
 800134a:	3301      	adds	r3, #1
 800134c:	21ff      	movs	r1, #255	@ 0xff
 800134e:	4011      	ands	r1, r2
 8001350:	000c      	movs	r4, r1
 8001352:	7819      	ldrb	r1, [r3, #0]
 8001354:	2000      	movs	r0, #0
 8001356:	4001      	ands	r1, r0
 8001358:	1c08      	adds	r0, r1, #0
 800135a:	1c21      	adds	r1, r4, #0
 800135c:	4301      	orrs	r1, r0
 800135e:	7019      	strb	r1, [r3, #0]
 8001360:	0a12      	lsrs	r2, r2, #8
 8001362:	b290      	uxth	r0, r2
 8001364:	785a      	ldrb	r2, [r3, #1]
 8001366:	2100      	movs	r1, #0
 8001368:	400a      	ands	r2, r1
 800136a:	1c11      	adds	r1, r2, #0
 800136c:	1c02      	adds	r2, r0, #0
 800136e:	430a      	orrs	r2, r1
 8001370:	705a      	strb	r2, [r3, #1]
    tx_frame.cur_raw = ((cur_raw << 8) & 0xFF00) | ((cur_raw >> 8) & 0x00FF);
 8001372:	1d3b      	adds	r3, r7, #4
 8001374:	881b      	ldrh	r3, [r3, #0]
 8001376:	021b      	lsls	r3, r3, #8
 8001378:	b21a      	sxth	r2, r3
 800137a:	1d3b      	adds	r3, r7, #4
 800137c:	881b      	ldrh	r3, [r3, #0]
 800137e:	0a1b      	lsrs	r3, r3, #8
 8001380:	b29b      	uxth	r3, r3
 8001382:	b21b      	sxth	r3, r3
 8001384:	4313      	orrs	r3, r2
 8001386:	b218      	sxth	r0, r3
 8001388:	4b14      	ldr	r3, [pc, #80]	@ (80013dc <UART2_SendTelemetry+0xd0>)
 800138a:	3303      	adds	r3, #3
 800138c:	b282      	uxth	r2, r0
 800138e:	21ff      	movs	r1, #255	@ 0xff
 8001390:	400a      	ands	r2, r1
 8001392:	0014      	movs	r4, r2
 8001394:	781a      	ldrb	r2, [r3, #0]
 8001396:	2100      	movs	r1, #0
 8001398:	400a      	ands	r2, r1
 800139a:	1c11      	adds	r1, r2, #0
 800139c:	1c22      	adds	r2, r4, #0
 800139e:	430a      	orrs	r2, r1
 80013a0:	701a      	strb	r2, [r3, #0]
 80013a2:	b282      	uxth	r2, r0
 80013a4:	0a12      	lsrs	r2, r2, #8
 80013a6:	b290      	uxth	r0, r2
 80013a8:	785a      	ldrb	r2, [r3, #1]
 80013aa:	2100      	movs	r1, #0
 80013ac:	400a      	ands	r2, r1
 80013ae:	1c11      	adds	r1, r2, #0
 80013b0:	1c02      	adds	r2, r0, #0
 80013b2:	430a      	orrs	r2, r1
 80013b4:	705a      	strb	r2, [r3, #1]

    tx_frame.end     = 0x0A; // '\n'
 80013b6:	4b09      	ldr	r3, [pc, #36]	@ (80013dc <UART2_SendTelemetry+0xd0>)
 80013b8:	220a      	movs	r2, #10
 80013ba:	715a      	strb	r2, [r3, #5]

    uart2_tx_busy = 1;
 80013bc:	4b06      	ldr	r3, [pc, #24]	@ (80013d8 <UART2_SendTelemetry+0xcc>)
 80013be:	2201      	movs	r2, #1
 80013c0:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_IT(&huart2, (uint8_t *)&tx_frame, sizeof(TelemetryFrame));
 80013c2:	4906      	ldr	r1, [pc, #24]	@ (80013dc <UART2_SendTelemetry+0xd0>)
 80013c4:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <UART2_SendTelemetry+0xd4>)
 80013c6:	2206      	movs	r2, #6
 80013c8:	0018      	movs	r0, r3
 80013ca:	f003 fb31 	bl	8004a30 <HAL_UART_Transmit_IT>
 80013ce:	e000      	b.n	80013d2 <UART2_SendTelemetry+0xc6>
    if (uart2_tx_busy) return;
 80013d0:	46c0      	nop			@ (mov r8, r8)
}
 80013d2:	46bd      	mov	sp, r7
 80013d4:	b003      	add	sp, #12
 80013d6:	bd90      	pop	{r4, r7, pc}
 80013d8:	20000278 	.word	0x20000278
 80013dc:	2000027c 	.word	0x2000027c
 80013e0:	2000010c 	.word	0x2000010c

080013e4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a04      	ldr	r2, [pc, #16]	@ (8001404 <HAL_UART_TxCpltCallback+0x20>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d102      	bne.n	80013fc <HAL_UART_TxCpltCallback+0x18>
        uart2_tx_busy = 0;
 80013f6:	4b04      	ldr	r3, [pc, #16]	@ (8001408 <HAL_UART_TxCpltCallback+0x24>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	701a      	strb	r2, [r3, #0]
    }
}
 80013fc:	46c0      	nop			@ (mov r8, r8)
 80013fe:	46bd      	mov	sp, r7
 8001400:	b002      	add	sp, #8
 8001402:	bd80      	pop	{r7, pc}
 8001404:	40004400 	.word	0x40004400
 8001408:	20000278 	.word	0x20000278

0800140c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001410:	b672      	cpsid	i
}
 8001412:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001414:	46c0      	nop			@ (mov r8, r8)
 8001416:	e7fd      	b.n	8001414 <Error_Handler+0x8>

08001418 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141c:	4b07      	ldr	r3, [pc, #28]	@ (800143c <HAL_MspInit+0x24>)
 800141e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001420:	4b06      	ldr	r3, [pc, #24]	@ (800143c <HAL_MspInit+0x24>)
 8001422:	2101      	movs	r1, #1
 8001424:	430a      	orrs	r2, r1
 8001426:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001428:	4b04      	ldr	r3, [pc, #16]	@ (800143c <HAL_MspInit+0x24>)
 800142a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800142c:	4b03      	ldr	r3, [pc, #12]	@ (800143c <HAL_MspInit+0x24>)
 800142e:	2180      	movs	r1, #128	@ 0x80
 8001430:	0549      	lsls	r1, r1, #21
 8001432:	430a      	orrs	r2, r1
 8001434:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001436:	46c0      	nop			@ (mov r8, r8)
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40021000 	.word	0x40021000

08001440 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001440:	b590      	push	{r4, r7, lr}
 8001442:	b08b      	sub	sp, #44	@ 0x2c
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001448:	2414      	movs	r4, #20
 800144a:	193b      	adds	r3, r7, r4
 800144c:	0018      	movs	r0, r3
 800144e:	2314      	movs	r3, #20
 8001450:	001a      	movs	r2, r3
 8001452:	2100      	movs	r1, #0
 8001454:	f005 f8ec 	bl	8006630 <memset>
  if(huart->Instance==LPUART1)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a45      	ldr	r2, [pc, #276]	@ (8001574 <HAL_UART_MspInit+0x134>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d14b      	bne.n	80014fa <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001462:	4b45      	ldr	r3, [pc, #276]	@ (8001578 <HAL_UART_MspInit+0x138>)
 8001464:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001466:	4b44      	ldr	r3, [pc, #272]	@ (8001578 <HAL_UART_MspInit+0x138>)
 8001468:	2180      	movs	r1, #128	@ 0x80
 800146a:	02c9      	lsls	r1, r1, #11
 800146c:	430a      	orrs	r2, r1
 800146e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001470:	4b41      	ldr	r3, [pc, #260]	@ (8001578 <HAL_UART_MspInit+0x138>)
 8001472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001474:	4b40      	ldr	r3, [pc, #256]	@ (8001578 <HAL_UART_MspInit+0x138>)
 8001476:	2104      	movs	r1, #4
 8001478:	430a      	orrs	r2, r1
 800147a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800147c:	4b3e      	ldr	r3, [pc, #248]	@ (8001578 <HAL_UART_MspInit+0x138>)
 800147e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001480:	2204      	movs	r2, #4
 8001482:	4013      	ands	r3, r2
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001488:	4b3b      	ldr	r3, [pc, #236]	@ (8001578 <HAL_UART_MspInit+0x138>)
 800148a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800148c:	4b3a      	ldr	r3, [pc, #232]	@ (8001578 <HAL_UART_MspInit+0x138>)
 800148e:	2101      	movs	r1, #1
 8001490:	430a      	orrs	r2, r1
 8001492:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001494:	4b38      	ldr	r3, [pc, #224]	@ (8001578 <HAL_UART_MspInit+0x138>)
 8001496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001498:	2201      	movs	r2, #1
 800149a:	4013      	ands	r3, r2
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PA2     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014a0:	193b      	adds	r3, r7, r4
 80014a2:	2201      	movs	r2, #1
 80014a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a6:	193b      	adds	r3, r7, r4
 80014a8:	2202      	movs	r2, #2
 80014aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	193b      	adds	r3, r7, r4
 80014ae:	2200      	movs	r2, #0
 80014b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b2:	193b      	adds	r3, r7, r4
 80014b4:	2203      	movs	r2, #3
 80014b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 80014b8:	193b      	adds	r3, r7, r4
 80014ba:	2206      	movs	r2, #6
 80014bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014be:	193b      	adds	r3, r7, r4
 80014c0:	4a2e      	ldr	r2, [pc, #184]	@ (800157c <HAL_UART_MspInit+0x13c>)
 80014c2:	0019      	movs	r1, r3
 80014c4:	0010      	movs	r0, r2
 80014c6:	f000 fbb7 	bl	8001c38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014ca:	0021      	movs	r1, r4
 80014cc:	187b      	adds	r3, r7, r1
 80014ce:	2204      	movs	r2, #4
 80014d0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d2:	187b      	adds	r3, r7, r1
 80014d4:	2202      	movs	r2, #2
 80014d6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	187b      	adds	r3, r7, r1
 80014da:	2200      	movs	r2, #0
 80014dc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014de:	187b      	adds	r3, r7, r1
 80014e0:	2203      	movs	r2, #3
 80014e2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 80014e4:	187b      	adds	r3, r7, r1
 80014e6:	2206      	movs	r2, #6
 80014e8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ea:	187a      	adds	r2, r7, r1
 80014ec:	23a0      	movs	r3, #160	@ 0xa0
 80014ee:	05db      	lsls	r3, r3, #23
 80014f0:	0011      	movs	r1, r2
 80014f2:	0018      	movs	r0, r3
 80014f4:	f000 fba0 	bl	8001c38 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014f8:	e037      	b.n	800156a <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART2)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a20      	ldr	r2, [pc, #128]	@ (8001580 <HAL_UART_MspInit+0x140>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d132      	bne.n	800156a <HAL_UART_MspInit+0x12a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001504:	4b1c      	ldr	r3, [pc, #112]	@ (8001578 <HAL_UART_MspInit+0x138>)
 8001506:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001508:	4b1b      	ldr	r3, [pc, #108]	@ (8001578 <HAL_UART_MspInit+0x138>)
 800150a:	2180      	movs	r1, #128	@ 0x80
 800150c:	0289      	lsls	r1, r1, #10
 800150e:	430a      	orrs	r2, r1
 8001510:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001512:	4b19      	ldr	r3, [pc, #100]	@ (8001578 <HAL_UART_MspInit+0x138>)
 8001514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001516:	4b18      	ldr	r3, [pc, #96]	@ (8001578 <HAL_UART_MspInit+0x138>)
 8001518:	2101      	movs	r1, #1
 800151a:	430a      	orrs	r2, r1
 800151c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800151e:	4b16      	ldr	r3, [pc, #88]	@ (8001578 <HAL_UART_MspInit+0x138>)
 8001520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001522:	2201      	movs	r2, #1
 8001524:	4013      	ands	r3, r2
 8001526:	60bb      	str	r3, [r7, #8]
 8001528:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800152a:	2114      	movs	r1, #20
 800152c:	187b      	adds	r3, r7, r1
 800152e:	22c0      	movs	r2, #192	@ 0xc0
 8001530:	00d2      	lsls	r2, r2, #3
 8001532:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001534:	187b      	adds	r3, r7, r1
 8001536:	2202      	movs	r2, #2
 8001538:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153a:	187b      	adds	r3, r7, r1
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001540:	187b      	adds	r3, r7, r1
 8001542:	2203      	movs	r2, #3
 8001544:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001546:	187b      	adds	r3, r7, r1
 8001548:	2204      	movs	r2, #4
 800154a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154c:	187a      	adds	r2, r7, r1
 800154e:	23a0      	movs	r3, #160	@ 0xa0
 8001550:	05db      	lsls	r3, r3, #23
 8001552:	0011      	movs	r1, r2
 8001554:	0018      	movs	r0, r3
 8001556:	f000 fb6f 	bl	8001c38 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800155a:	2200      	movs	r2, #0
 800155c:	2100      	movs	r1, #0
 800155e:	201c      	movs	r0, #28
 8001560:	f000 fab0 	bl	8001ac4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001564:	201c      	movs	r0, #28
 8001566:	f000 fac2 	bl	8001aee <HAL_NVIC_EnableIRQ>
}
 800156a:	46c0      	nop			@ (mov r8, r8)
 800156c:	46bd      	mov	sp, r7
 800156e:	b00b      	add	sp, #44	@ 0x2c
 8001570:	bd90      	pop	{r4, r7, pc}
 8001572:	46c0      	nop			@ (mov r8, r8)
 8001574:	40004800 	.word	0x40004800
 8001578:	40021000 	.word	0x40021000
 800157c:	50000800 	.word	0x50000800
 8001580:	40004400 	.word	0x40004400

08001584 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	2380      	movs	r3, #128	@ 0x80
 8001592:	05db      	lsls	r3, r3, #23
 8001594:	429a      	cmp	r2, r3
 8001596:	d106      	bne.n	80015a6 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001598:	4b0a      	ldr	r3, [pc, #40]	@ (80015c4 <HAL_TIM_Base_MspInit+0x40>)
 800159a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800159c:	4b09      	ldr	r3, [pc, #36]	@ (80015c4 <HAL_TIM_Base_MspInit+0x40>)
 800159e:	2101      	movs	r1, #1
 80015a0:	430a      	orrs	r2, r1
 80015a2:	639a      	str	r2, [r3, #56]	@ 0x38
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }

}
 80015a4:	e00a      	b.n	80015bc <HAL_TIM_Base_MspInit+0x38>
  else if(htim_base->Instance==TIM22)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a07      	ldr	r2, [pc, #28]	@ (80015c8 <HAL_TIM_Base_MspInit+0x44>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d105      	bne.n	80015bc <HAL_TIM_Base_MspInit+0x38>
    __HAL_RCC_TIM22_CLK_ENABLE();
 80015b0:	4b04      	ldr	r3, [pc, #16]	@ (80015c4 <HAL_TIM_Base_MspInit+0x40>)
 80015b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015b4:	4b03      	ldr	r3, [pc, #12]	@ (80015c4 <HAL_TIM_Base_MspInit+0x40>)
 80015b6:	2120      	movs	r1, #32
 80015b8:	430a      	orrs	r2, r1
 80015ba:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80015bc:	46c0      	nop			@ (mov r8, r8)
 80015be:	46bd      	mov	sp, r7
 80015c0:	b002      	add	sp, #8
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40021000 	.word	0x40021000
 80015c8:	40011400 	.word	0x40011400

080015cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80015cc:	b590      	push	{r4, r7, lr}
 80015ce:	b08b      	sub	sp, #44	@ 0x2c
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d4:	2414      	movs	r4, #20
 80015d6:	193b      	adds	r3, r7, r4
 80015d8:	0018      	movs	r0, r3
 80015da:	2314      	movs	r3, #20
 80015dc:	001a      	movs	r2, r3
 80015de:	2100      	movs	r1, #0
 80015e0:	f005 f826 	bl	8006630 <memset>
  if(htim->Instance==TIM2)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	2380      	movs	r3, #128	@ 0x80
 80015ea:	05db      	lsls	r3, r3, #23
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d122      	bne.n	8001636 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f0:	4b26      	ldr	r3, [pc, #152]	@ (800168c <HAL_TIM_MspPostInit+0xc0>)
 80015f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80015f4:	4b25      	ldr	r3, [pc, #148]	@ (800168c <HAL_TIM_MspPostInit+0xc0>)
 80015f6:	2102      	movs	r1, #2
 80015f8:	430a      	orrs	r2, r1
 80015fa:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015fc:	4b23      	ldr	r3, [pc, #140]	@ (800168c <HAL_TIM_MspPostInit+0xc0>)
 80015fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001600:	2202      	movs	r2, #2
 8001602:	4013      	ands	r3, r2
 8001604:	613b      	str	r3, [r7, #16]
 8001606:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001608:	0021      	movs	r1, r4
 800160a:	187b      	adds	r3, r7, r1
 800160c:	2208      	movs	r2, #8
 800160e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001610:	187b      	adds	r3, r7, r1
 8001612:	2202      	movs	r2, #2
 8001614:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	187b      	adds	r3, r7, r1
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161c:	187b      	adds	r3, r7, r1
 800161e:	2200      	movs	r2, #0
 8001620:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001622:	187b      	adds	r3, r7, r1
 8001624:	2202      	movs	r2, #2
 8001626:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001628:	187b      	adds	r3, r7, r1
 800162a:	4a19      	ldr	r2, [pc, #100]	@ (8001690 <HAL_TIM_MspPostInit+0xc4>)
 800162c:	0019      	movs	r1, r3
 800162e:	0010      	movs	r0, r2
 8001630:	f000 fb02 	bl	8001c38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM22_MspPostInit 1 */

  /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 8001634:	e026      	b.n	8001684 <HAL_TIM_MspPostInit+0xb8>
  else if(htim->Instance==TIM22)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a16      	ldr	r2, [pc, #88]	@ (8001694 <HAL_TIM_MspPostInit+0xc8>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d121      	bne.n	8001684 <HAL_TIM_MspPostInit+0xb8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001640:	4b12      	ldr	r3, [pc, #72]	@ (800168c <HAL_TIM_MspPostInit+0xc0>)
 8001642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001644:	4b11      	ldr	r3, [pc, #68]	@ (800168c <HAL_TIM_MspPostInit+0xc0>)
 8001646:	2102      	movs	r1, #2
 8001648:	430a      	orrs	r2, r1
 800164a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800164c:	4b0f      	ldr	r3, [pc, #60]	@ (800168c <HAL_TIM_MspPostInit+0xc0>)
 800164e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001650:	2202      	movs	r2, #2
 8001652:	4013      	ands	r3, r2
 8001654:	60fb      	str	r3, [r7, #12]
 8001656:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001658:	2114      	movs	r1, #20
 800165a:	187b      	adds	r3, r7, r1
 800165c:	2230      	movs	r2, #48	@ 0x30
 800165e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001660:	187b      	adds	r3, r7, r1
 8001662:	2202      	movs	r2, #2
 8001664:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	187b      	adds	r3, r7, r1
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166c:	187b      	adds	r3, r7, r1
 800166e:	2200      	movs	r2, #0
 8001670:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM22;
 8001672:	187b      	adds	r3, r7, r1
 8001674:	2204      	movs	r2, #4
 8001676:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001678:	187b      	adds	r3, r7, r1
 800167a:	4a05      	ldr	r2, [pc, #20]	@ (8001690 <HAL_TIM_MspPostInit+0xc4>)
 800167c:	0019      	movs	r1, r3
 800167e:	0010      	movs	r0, r2
 8001680:	f000 fada 	bl	8001c38 <HAL_GPIO_Init>
}
 8001684:	46c0      	nop			@ (mov r8, r8)
 8001686:	46bd      	mov	sp, r7
 8001688:	b00b      	add	sp, #44	@ 0x2c
 800168a:	bd90      	pop	{r4, r7, pc}
 800168c:	40021000 	.word	0x40021000
 8001690:	50000400 	.word	0x50000400
 8001694:	40011400 	.word	0x40011400

08001698 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800169c:	46c0      	nop			@ (mov r8, r8)
 800169e:	e7fd      	b.n	800169c <NMI_Handler+0x4>

080016a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016a4:	46c0      	nop			@ (mov r8, r8)
 80016a6:	e7fd      	b.n	80016a4 <HardFault_Handler+0x4>

080016a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80016ac:	46c0      	nop			@ (mov r8, r8)
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016b6:	46c0      	nop			@ (mov r8, r8)
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}

080016bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016c0:	f000 f914 	bl	80018ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016c4:	46c0      	nop			@ (mov r8, r8)
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
	...

080016cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016d0:	4b03      	ldr	r3, [pc, #12]	@ (80016e0 <USART2_IRQHandler+0x14>)
 80016d2:	0018      	movs	r0, r3
 80016d4:	f003 fa7a 	bl	8004bcc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016d8:	46c0      	nop			@ (mov r8, r8)
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	46c0      	nop			@ (mov r8, r8)
 80016e0:	2000010c 	.word	0x2000010c

080016e4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f0:	2300      	movs	r3, #0
 80016f2:	617b      	str	r3, [r7, #20]
 80016f4:	e00a      	b.n	800170c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016f6:	e000      	b.n	80016fa <_read+0x16>
 80016f8:	bf00      	nop
 80016fa:	0001      	movs	r1, r0
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	1c5a      	adds	r2, r3, #1
 8001700:	60ba      	str	r2, [r7, #8]
 8001702:	b2ca      	uxtb	r2, r1
 8001704:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	3301      	adds	r3, #1
 800170a:	617b      	str	r3, [r7, #20]
 800170c:	697a      	ldr	r2, [r7, #20]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	429a      	cmp	r2, r3
 8001712:	dbf0      	blt.n	80016f6 <_read+0x12>
  }

  return len;
 8001714:	687b      	ldr	r3, [r7, #4]
}
 8001716:	0018      	movs	r0, r3
 8001718:	46bd      	mov	sp, r7
 800171a:	b006      	add	sp, #24
 800171c:	bd80      	pop	{r7, pc}

0800171e <_close>:
  }
  return len;
}

int _close(int file)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	b082      	sub	sp, #8
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001726:	2301      	movs	r3, #1
 8001728:	425b      	negs	r3, r3
}
 800172a:	0018      	movs	r0, r3
 800172c:	46bd      	mov	sp, r7
 800172e:	b002      	add	sp, #8
 8001730:	bd80      	pop	{r7, pc}

08001732 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001732:	b580      	push	{r7, lr}
 8001734:	b082      	sub	sp, #8
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
 800173a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	2280      	movs	r2, #128	@ 0x80
 8001740:	0192      	lsls	r2, r2, #6
 8001742:	605a      	str	r2, [r3, #4]
  return 0;
 8001744:	2300      	movs	r3, #0
}
 8001746:	0018      	movs	r0, r3
 8001748:	46bd      	mov	sp, r7
 800174a:	b002      	add	sp, #8
 800174c:	bd80      	pop	{r7, pc}

0800174e <_isatty>:

int _isatty(int file)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b082      	sub	sp, #8
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001756:	2301      	movs	r3, #1
}
 8001758:	0018      	movs	r0, r3
 800175a:	46bd      	mov	sp, r7
 800175c:	b002      	add	sp, #8
 800175e:	bd80      	pop	{r7, pc}

08001760 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800176c:	2300      	movs	r3, #0
}
 800176e:	0018      	movs	r0, r3
 8001770:	46bd      	mov	sp, r7
 8001772:	b004      	add	sp, #16
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001780:	4a14      	ldr	r2, [pc, #80]	@ (80017d4 <_sbrk+0x5c>)
 8001782:	4b15      	ldr	r3, [pc, #84]	@ (80017d8 <_sbrk+0x60>)
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800178c:	4b13      	ldr	r3, [pc, #76]	@ (80017dc <_sbrk+0x64>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d102      	bne.n	800179a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001794:	4b11      	ldr	r3, [pc, #68]	@ (80017dc <_sbrk+0x64>)
 8001796:	4a12      	ldr	r2, [pc, #72]	@ (80017e0 <_sbrk+0x68>)
 8001798:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800179a:	4b10      	ldr	r3, [pc, #64]	@ (80017dc <_sbrk+0x64>)
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	18d3      	adds	r3, r2, r3
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d207      	bcs.n	80017b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017a8:	f004 ff98 	bl	80066dc <__errno>
 80017ac:	0003      	movs	r3, r0
 80017ae:	220c      	movs	r2, #12
 80017b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017b2:	2301      	movs	r3, #1
 80017b4:	425b      	negs	r3, r3
 80017b6:	e009      	b.n	80017cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017b8:	4b08      	ldr	r3, [pc, #32]	@ (80017dc <_sbrk+0x64>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017be:	4b07      	ldr	r3, [pc, #28]	@ (80017dc <_sbrk+0x64>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	18d2      	adds	r2, r2, r3
 80017c6:	4b05      	ldr	r3, [pc, #20]	@ (80017dc <_sbrk+0x64>)
 80017c8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80017ca:	68fb      	ldr	r3, [r7, #12]
}
 80017cc:	0018      	movs	r0, r3
 80017ce:	46bd      	mov	sp, r7
 80017d0:	b006      	add	sp, #24
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	20002000 	.word	0x20002000
 80017d8:	00000400 	.word	0x00000400
 80017dc:	20000284 	.word	0x20000284
 80017e0:	200003d8 	.word	0x200003d8

080017e4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017e8:	46c0      	nop			@ (mov r8, r8)
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
	...

080017f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80017f0:	480d      	ldr	r0, [pc, #52]	@ (8001828 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80017f2:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80017f4:	f7ff fff6 	bl	80017e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017f8:	480c      	ldr	r0, [pc, #48]	@ (800182c <LoopForever+0x6>)
  ldr r1, =_edata
 80017fa:	490d      	ldr	r1, [pc, #52]	@ (8001830 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001834 <LoopForever+0xe>)
  movs r3, #0
 80017fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001800:	e002      	b.n	8001808 <LoopCopyDataInit>

08001802 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001802:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001804:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001806:	3304      	adds	r3, #4

08001808 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001808:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800180a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800180c:	d3f9      	bcc.n	8001802 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800180e:	4a0a      	ldr	r2, [pc, #40]	@ (8001838 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001810:	4c0a      	ldr	r4, [pc, #40]	@ (800183c <LoopForever+0x16>)
  movs r3, #0
 8001812:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001814:	e001      	b.n	800181a <LoopFillZerobss>

08001816 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001816:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001818:	3204      	adds	r2, #4

0800181a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800181a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800181c:	d3fb      	bcc.n	8001816 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800181e:	f004 ff63 	bl	80066e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001822:	f7fe ff35 	bl	8000690 <main>

08001826 <LoopForever>:

LoopForever:
    b LoopForever
 8001826:	e7fe      	b.n	8001826 <LoopForever>
   ldr   r0, =_estack
 8001828:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800182c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001830:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001834:	08007328 	.word	0x08007328
  ldr r2, =_sbss
 8001838:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800183c:	200003d8 	.word	0x200003d8

08001840 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001840:	e7fe      	b.n	8001840 <ADC1_COMP_IRQHandler>
	...

08001844 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800184a:	1dfb      	adds	r3, r7, #7
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001850:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <HAL_Init+0x3c>)
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	4b0a      	ldr	r3, [pc, #40]	@ (8001880 <HAL_Init+0x3c>)
 8001856:	2140      	movs	r1, #64	@ 0x40
 8001858:	430a      	orrs	r2, r1
 800185a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800185c:	2003      	movs	r0, #3
 800185e:	f000 f811 	bl	8001884 <HAL_InitTick>
 8001862:	1e03      	subs	r3, r0, #0
 8001864:	d003      	beq.n	800186e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001866:	1dfb      	adds	r3, r7, #7
 8001868:	2201      	movs	r2, #1
 800186a:	701a      	strb	r2, [r3, #0]
 800186c:	e001      	b.n	8001872 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800186e:	f7ff fdd3 	bl	8001418 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001872:	1dfb      	adds	r3, r7, #7
 8001874:	781b      	ldrb	r3, [r3, #0]
}
 8001876:	0018      	movs	r0, r3
 8001878:	46bd      	mov	sp, r7
 800187a:	b002      	add	sp, #8
 800187c:	bd80      	pop	{r7, pc}
 800187e:	46c0      	nop			@ (mov r8, r8)
 8001880:	40022000 	.word	0x40022000

08001884 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001884:	b590      	push	{r4, r7, lr}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800188c:	4b14      	ldr	r3, [pc, #80]	@ (80018e0 <HAL_InitTick+0x5c>)
 800188e:	681c      	ldr	r4, [r3, #0]
 8001890:	4b14      	ldr	r3, [pc, #80]	@ (80018e4 <HAL_InitTick+0x60>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	0019      	movs	r1, r3
 8001896:	23fa      	movs	r3, #250	@ 0xfa
 8001898:	0098      	lsls	r0, r3, #2
 800189a:	f7fe fc3f 	bl	800011c <__udivsi3>
 800189e:	0003      	movs	r3, r0
 80018a0:	0019      	movs	r1, r3
 80018a2:	0020      	movs	r0, r4
 80018a4:	f7fe fc3a 	bl	800011c <__udivsi3>
 80018a8:	0003      	movs	r3, r0
 80018aa:	0018      	movs	r0, r3
 80018ac:	f000 f92f 	bl	8001b0e <HAL_SYSTICK_Config>
 80018b0:	1e03      	subs	r3, r0, #0
 80018b2:	d001      	beq.n	80018b8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e00f      	b.n	80018d8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2b03      	cmp	r3, #3
 80018bc:	d80b      	bhi.n	80018d6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018be:	6879      	ldr	r1, [r7, #4]
 80018c0:	2301      	movs	r3, #1
 80018c2:	425b      	negs	r3, r3
 80018c4:	2200      	movs	r2, #0
 80018c6:	0018      	movs	r0, r3
 80018c8:	f000 f8fc 	bl	8001ac4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018cc:	4b06      	ldr	r3, [pc, #24]	@ (80018e8 <HAL_InitTick+0x64>)
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018d2:	2300      	movs	r3, #0
 80018d4:	e000      	b.n	80018d8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
}
 80018d8:	0018      	movs	r0, r3
 80018da:	46bd      	mov	sp, r7
 80018dc:	b003      	add	sp, #12
 80018de:	bd90      	pop	{r4, r7, pc}
 80018e0:	20000000 	.word	0x20000000
 80018e4:	20000008 	.word	0x20000008
 80018e8:	20000004 	.word	0x20000004

080018ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018f0:	4b05      	ldr	r3, [pc, #20]	@ (8001908 <HAL_IncTick+0x1c>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	001a      	movs	r2, r3
 80018f6:	4b05      	ldr	r3, [pc, #20]	@ (800190c <HAL_IncTick+0x20>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	18d2      	adds	r2, r2, r3
 80018fc:	4b03      	ldr	r3, [pc, #12]	@ (800190c <HAL_IncTick+0x20>)
 80018fe:	601a      	str	r2, [r3, #0]
}
 8001900:	46c0      	nop			@ (mov r8, r8)
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	46c0      	nop			@ (mov r8, r8)
 8001908:	20000008 	.word	0x20000008
 800190c:	20000288 	.word	0x20000288

08001910 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  return uwTick;
 8001914:	4b02      	ldr	r3, [pc, #8]	@ (8001920 <HAL_GetTick+0x10>)
 8001916:	681b      	ldr	r3, [r3, #0]
}
 8001918:	0018      	movs	r0, r3
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	46c0      	nop			@ (mov r8, r8)
 8001920:	20000288 	.word	0x20000288

08001924 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800192c:	f7ff fff0 	bl	8001910 <HAL_GetTick>
 8001930:	0003      	movs	r3, r0
 8001932:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	3301      	adds	r3, #1
 800193c:	d005      	beq.n	800194a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800193e:	4b0a      	ldr	r3, [pc, #40]	@ (8001968 <HAL_Delay+0x44>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	001a      	movs	r2, r3
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	189b      	adds	r3, r3, r2
 8001948:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800194a:	46c0      	nop			@ (mov r8, r8)
 800194c:	f7ff ffe0 	bl	8001910 <HAL_GetTick>
 8001950:	0002      	movs	r2, r0
 8001952:	68bb      	ldr	r3, [r7, #8]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	68fa      	ldr	r2, [r7, #12]
 8001958:	429a      	cmp	r2, r3
 800195a:	d8f7      	bhi.n	800194c <HAL_Delay+0x28>
  {
  }
}
 800195c:	46c0      	nop			@ (mov r8, r8)
 800195e:	46c0      	nop			@ (mov r8, r8)
 8001960:	46bd      	mov	sp, r7
 8001962:	b004      	add	sp, #16
 8001964:	bd80      	pop	{r7, pc}
 8001966:	46c0      	nop			@ (mov r8, r8)
 8001968:	20000008 	.word	0x20000008

0800196c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	0002      	movs	r2, r0
 8001974:	1dfb      	adds	r3, r7, #7
 8001976:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001978:	1dfb      	adds	r3, r7, #7
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b7f      	cmp	r3, #127	@ 0x7f
 800197e:	d809      	bhi.n	8001994 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001980:	1dfb      	adds	r3, r7, #7
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	001a      	movs	r2, r3
 8001986:	231f      	movs	r3, #31
 8001988:	401a      	ands	r2, r3
 800198a:	4b04      	ldr	r3, [pc, #16]	@ (800199c <__NVIC_EnableIRQ+0x30>)
 800198c:	2101      	movs	r1, #1
 800198e:	4091      	lsls	r1, r2
 8001990:	000a      	movs	r2, r1
 8001992:	601a      	str	r2, [r3, #0]
  }
}
 8001994:	46c0      	nop			@ (mov r8, r8)
 8001996:	46bd      	mov	sp, r7
 8001998:	b002      	add	sp, #8
 800199a:	bd80      	pop	{r7, pc}
 800199c:	e000e100 	.word	0xe000e100

080019a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019a0:	b590      	push	{r4, r7, lr}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	0002      	movs	r2, r0
 80019a8:	6039      	str	r1, [r7, #0]
 80019aa:	1dfb      	adds	r3, r7, #7
 80019ac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80019ae:	1dfb      	adds	r3, r7, #7
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80019b4:	d828      	bhi.n	8001a08 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019b6:	4a2f      	ldr	r2, [pc, #188]	@ (8001a74 <__NVIC_SetPriority+0xd4>)
 80019b8:	1dfb      	adds	r3, r7, #7
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	b25b      	sxtb	r3, r3
 80019be:	089b      	lsrs	r3, r3, #2
 80019c0:	33c0      	adds	r3, #192	@ 0xc0
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	589b      	ldr	r3, [r3, r2]
 80019c6:	1dfa      	adds	r2, r7, #7
 80019c8:	7812      	ldrb	r2, [r2, #0]
 80019ca:	0011      	movs	r1, r2
 80019cc:	2203      	movs	r2, #3
 80019ce:	400a      	ands	r2, r1
 80019d0:	00d2      	lsls	r2, r2, #3
 80019d2:	21ff      	movs	r1, #255	@ 0xff
 80019d4:	4091      	lsls	r1, r2
 80019d6:	000a      	movs	r2, r1
 80019d8:	43d2      	mvns	r2, r2
 80019da:	401a      	ands	r2, r3
 80019dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	019b      	lsls	r3, r3, #6
 80019e2:	22ff      	movs	r2, #255	@ 0xff
 80019e4:	401a      	ands	r2, r3
 80019e6:	1dfb      	adds	r3, r7, #7
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	0018      	movs	r0, r3
 80019ec:	2303      	movs	r3, #3
 80019ee:	4003      	ands	r3, r0
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019f4:	481f      	ldr	r0, [pc, #124]	@ (8001a74 <__NVIC_SetPriority+0xd4>)
 80019f6:	1dfb      	adds	r3, r7, #7
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	b25b      	sxtb	r3, r3
 80019fc:	089b      	lsrs	r3, r3, #2
 80019fe:	430a      	orrs	r2, r1
 8001a00:	33c0      	adds	r3, #192	@ 0xc0
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001a06:	e031      	b.n	8001a6c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a08:	4a1b      	ldr	r2, [pc, #108]	@ (8001a78 <__NVIC_SetPriority+0xd8>)
 8001a0a:	1dfb      	adds	r3, r7, #7
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	0019      	movs	r1, r3
 8001a10:	230f      	movs	r3, #15
 8001a12:	400b      	ands	r3, r1
 8001a14:	3b08      	subs	r3, #8
 8001a16:	089b      	lsrs	r3, r3, #2
 8001a18:	3306      	adds	r3, #6
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	18d3      	adds	r3, r2, r3
 8001a1e:	3304      	adds	r3, #4
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	1dfa      	adds	r2, r7, #7
 8001a24:	7812      	ldrb	r2, [r2, #0]
 8001a26:	0011      	movs	r1, r2
 8001a28:	2203      	movs	r2, #3
 8001a2a:	400a      	ands	r2, r1
 8001a2c:	00d2      	lsls	r2, r2, #3
 8001a2e:	21ff      	movs	r1, #255	@ 0xff
 8001a30:	4091      	lsls	r1, r2
 8001a32:	000a      	movs	r2, r1
 8001a34:	43d2      	mvns	r2, r2
 8001a36:	401a      	ands	r2, r3
 8001a38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	019b      	lsls	r3, r3, #6
 8001a3e:	22ff      	movs	r2, #255	@ 0xff
 8001a40:	401a      	ands	r2, r3
 8001a42:	1dfb      	adds	r3, r7, #7
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	0018      	movs	r0, r3
 8001a48:	2303      	movs	r3, #3
 8001a4a:	4003      	ands	r3, r0
 8001a4c:	00db      	lsls	r3, r3, #3
 8001a4e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a50:	4809      	ldr	r0, [pc, #36]	@ (8001a78 <__NVIC_SetPriority+0xd8>)
 8001a52:	1dfb      	adds	r3, r7, #7
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	001c      	movs	r4, r3
 8001a58:	230f      	movs	r3, #15
 8001a5a:	4023      	ands	r3, r4
 8001a5c:	3b08      	subs	r3, #8
 8001a5e:	089b      	lsrs	r3, r3, #2
 8001a60:	430a      	orrs	r2, r1
 8001a62:	3306      	adds	r3, #6
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	18c3      	adds	r3, r0, r3
 8001a68:	3304      	adds	r3, #4
 8001a6a:	601a      	str	r2, [r3, #0]
}
 8001a6c:	46c0      	nop			@ (mov r8, r8)
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	b003      	add	sp, #12
 8001a72:	bd90      	pop	{r4, r7, pc}
 8001a74:	e000e100 	.word	0xe000e100
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	1e5a      	subs	r2, r3, #1
 8001a88:	2380      	movs	r3, #128	@ 0x80
 8001a8a:	045b      	lsls	r3, r3, #17
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d301      	bcc.n	8001a94 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a90:	2301      	movs	r3, #1
 8001a92:	e010      	b.n	8001ab6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a94:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac0 <SysTick_Config+0x44>)
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	3a01      	subs	r2, #1
 8001a9a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	425b      	negs	r3, r3
 8001aa0:	2103      	movs	r1, #3
 8001aa2:	0018      	movs	r0, r3
 8001aa4:	f7ff ff7c 	bl	80019a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aa8:	4b05      	ldr	r3, [pc, #20]	@ (8001ac0 <SysTick_Config+0x44>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aae:	4b04      	ldr	r3, [pc, #16]	@ (8001ac0 <SysTick_Config+0x44>)
 8001ab0:	2207      	movs	r2, #7
 8001ab2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	b002      	add	sp, #8
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	46c0      	nop			@ (mov r8, r8)
 8001ac0:	e000e010 	.word	0xe000e010

08001ac4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	60b9      	str	r1, [r7, #8]
 8001acc:	607a      	str	r2, [r7, #4]
 8001ace:	210f      	movs	r1, #15
 8001ad0:	187b      	adds	r3, r7, r1
 8001ad2:	1c02      	adds	r2, r0, #0
 8001ad4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001ad6:	68ba      	ldr	r2, [r7, #8]
 8001ad8:	187b      	adds	r3, r7, r1
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	b25b      	sxtb	r3, r3
 8001ade:	0011      	movs	r1, r2
 8001ae0:	0018      	movs	r0, r3
 8001ae2:	f7ff ff5d 	bl	80019a0 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8001ae6:	46c0      	nop			@ (mov r8, r8)
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	b004      	add	sp, #16
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b082      	sub	sp, #8
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	0002      	movs	r2, r0
 8001af6:	1dfb      	adds	r3, r7, #7
 8001af8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001afa:	1dfb      	adds	r3, r7, #7
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	b25b      	sxtb	r3, r3
 8001b00:	0018      	movs	r0, r3
 8001b02:	f7ff ff33 	bl	800196c <__NVIC_EnableIRQ>
}
 8001b06:	46c0      	nop			@ (mov r8, r8)
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	b002      	add	sp, #8
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b082      	sub	sp, #8
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	0018      	movs	r0, r3
 8001b1a:	f7ff ffaf 	bl	8001a7c <SysTick_Config>
 8001b1e:	0003      	movs	r3, r0
}
 8001b20:	0018      	movs	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	b002      	add	sp, #8
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b30:	230f      	movs	r3, #15
 8001b32:	18fb      	adds	r3, r7, r3
 8001b34:	2200      	movs	r2, #0
 8001b36:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2225      	movs	r2, #37	@ 0x25
 8001b3c:	5c9b      	ldrb	r3, [r3, r2]
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d008      	beq.n	8001b56 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2204      	movs	r2, #4
 8001b48:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2224      	movs	r2, #36	@ 0x24
 8001b4e:	2100      	movs	r1, #0
 8001b50:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e024      	b.n	8001ba0 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	210e      	movs	r1, #14
 8001b62:	438a      	bics	r2, r1
 8001b64:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2101      	movs	r1, #1
 8001b72:	438a      	bics	r2, r1
 8001b74:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b7a:	221c      	movs	r2, #28
 8001b7c:	401a      	ands	r2, r3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b82:	2101      	movs	r1, #1
 8001b84:	4091      	lsls	r1, r2
 8001b86:	000a      	movs	r2, r1
 8001b88:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2225      	movs	r2, #37	@ 0x25
 8001b8e:	2101      	movs	r1, #1
 8001b90:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2224      	movs	r2, #36	@ 0x24
 8001b96:	2100      	movs	r1, #0
 8001b98:	5499      	strb	r1, [r3, r2]

    return status;
 8001b9a:	230f      	movs	r3, #15
 8001b9c:	18fb      	adds	r3, r7, r3
 8001b9e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001ba0:	0018      	movs	r0, r3
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	b004      	add	sp, #16
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bb0:	210f      	movs	r1, #15
 8001bb2:	187b      	adds	r3, r7, r1
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2225      	movs	r2, #37	@ 0x25
 8001bbc:	5c9b      	ldrb	r3, [r3, r2]
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d006      	beq.n	8001bd2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2204      	movs	r2, #4
 8001bc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001bca:	187b      	adds	r3, r7, r1
 8001bcc:	2201      	movs	r2, #1
 8001bce:	701a      	strb	r2, [r3, #0]
 8001bd0:	e02a      	b.n	8001c28 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	210e      	movs	r1, #14
 8001bde:	438a      	bics	r2, r1
 8001be0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2101      	movs	r1, #1
 8001bee:	438a      	bics	r2, r1
 8001bf0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf6:	221c      	movs	r2, #28
 8001bf8:	401a      	ands	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfe:	2101      	movs	r1, #1
 8001c00:	4091      	lsls	r1, r2
 8001c02:	000a      	movs	r2, r1
 8001c04:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2225      	movs	r2, #37	@ 0x25
 8001c0a:	2101      	movs	r1, #1
 8001c0c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2224      	movs	r2, #36	@ 0x24
 8001c12:	2100      	movs	r1, #0
 8001c14:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d004      	beq.n	8001c28 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	0010      	movs	r0, r2
 8001c26:	4798      	blx	r3
    }
  }
  return status;
 8001c28:	230f      	movs	r3, #15
 8001c2a:	18fb      	adds	r3, r7, r3
 8001c2c:	781b      	ldrb	r3, [r3, #0]
}
 8001c2e:	0018      	movs	r0, r3
 8001c30:	46bd      	mov	sp, r7
 8001c32:	b004      	add	sp, #16
 8001c34:	bd80      	pop	{r7, pc}
	...

08001c38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001c42:	2300      	movs	r3, #0
 8001c44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c46:	2300      	movs	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001c4e:	e149      	b.n	8001ee4 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2101      	movs	r1, #1
 8001c56:	697a      	ldr	r2, [r7, #20]
 8001c58:	4091      	lsls	r1, r2
 8001c5a:	000a      	movs	r2, r1
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d100      	bne.n	8001c68 <HAL_GPIO_Init+0x30>
 8001c66:	e13a      	b.n	8001ede <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	2203      	movs	r2, #3
 8001c6e:	4013      	ands	r3, r2
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d005      	beq.n	8001c80 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	2203      	movs	r2, #3
 8001c7a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d130      	bne.n	8001ce2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	2203      	movs	r2, #3
 8001c8c:	409a      	lsls	r2, r3
 8001c8e:	0013      	movs	r3, r2
 8001c90:	43da      	mvns	r2, r3
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	4013      	ands	r3, r2
 8001c96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	68da      	ldr	r2, [r3, #12]
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	409a      	lsls	r2, r3
 8001ca2:	0013      	movs	r3, r2
 8001ca4:	693a      	ldr	r2, [r7, #16]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	693a      	ldr	r2, [r7, #16]
 8001cae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	409a      	lsls	r2, r3
 8001cbc:	0013      	movs	r3, r2
 8001cbe:	43da      	mvns	r2, r3
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	091b      	lsrs	r3, r3, #4
 8001ccc:	2201      	movs	r2, #1
 8001cce:	401a      	ands	r2, r3
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	409a      	lsls	r2, r3
 8001cd4:	0013      	movs	r3, r2
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	2203      	movs	r2, #3
 8001ce8:	4013      	ands	r3, r2
 8001cea:	2b03      	cmp	r3, #3
 8001cec:	d017      	beq.n	8001d1e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	2203      	movs	r2, #3
 8001cfa:	409a      	lsls	r2, r3
 8001cfc:	0013      	movs	r3, r2
 8001cfe:	43da      	mvns	r2, r3
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	4013      	ands	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	689a      	ldr	r2, [r3, #8]
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	005b      	lsls	r3, r3, #1
 8001d0e:	409a      	lsls	r2, r3
 8001d10:	0013      	movs	r3, r2
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	2203      	movs	r2, #3
 8001d24:	4013      	ands	r3, r2
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d123      	bne.n	8001d72 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	08da      	lsrs	r2, r3, #3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	3208      	adds	r2, #8
 8001d32:	0092      	lsls	r2, r2, #2
 8001d34:	58d3      	ldr	r3, [r2, r3]
 8001d36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	2207      	movs	r2, #7
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	220f      	movs	r2, #15
 8001d42:	409a      	lsls	r2, r3
 8001d44:	0013      	movs	r3, r2
 8001d46:	43da      	mvns	r2, r3
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	691a      	ldr	r2, [r3, #16]
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	2107      	movs	r1, #7
 8001d56:	400b      	ands	r3, r1
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	409a      	lsls	r2, r3
 8001d5c:	0013      	movs	r3, r2
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	4313      	orrs	r3, r2
 8001d62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	08da      	lsrs	r2, r3, #3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	3208      	adds	r2, #8
 8001d6c:	0092      	lsls	r2, r2, #2
 8001d6e:	6939      	ldr	r1, [r7, #16]
 8001d70:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	2203      	movs	r2, #3
 8001d7e:	409a      	lsls	r2, r3
 8001d80:	0013      	movs	r3, r2
 8001d82:	43da      	mvns	r2, r3
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	4013      	ands	r3, r2
 8001d88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	2203      	movs	r2, #3
 8001d90:	401a      	ands	r2, r3
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	409a      	lsls	r2, r3
 8001d98:	0013      	movs	r3, r2
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685a      	ldr	r2, [r3, #4]
 8001daa:	23c0      	movs	r3, #192	@ 0xc0
 8001dac:	029b      	lsls	r3, r3, #10
 8001dae:	4013      	ands	r3, r2
 8001db0:	d100      	bne.n	8001db4 <HAL_GPIO_Init+0x17c>
 8001db2:	e094      	b.n	8001ede <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001db4:	4b51      	ldr	r3, [pc, #324]	@ (8001efc <HAL_GPIO_Init+0x2c4>)
 8001db6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001db8:	4b50      	ldr	r3, [pc, #320]	@ (8001efc <HAL_GPIO_Init+0x2c4>)
 8001dba:	2101      	movs	r1, #1
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001dc0:	4a4f      	ldr	r2, [pc, #316]	@ (8001f00 <HAL_GPIO_Init+0x2c8>)
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	089b      	lsrs	r3, r3, #2
 8001dc6:	3302      	adds	r3, #2
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	589b      	ldr	r3, [r3, r2]
 8001dcc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	2203      	movs	r2, #3
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	220f      	movs	r2, #15
 8001dd8:	409a      	lsls	r2, r3
 8001dda:	0013      	movs	r3, r2
 8001ddc:	43da      	mvns	r2, r3
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	4013      	ands	r3, r2
 8001de2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	23a0      	movs	r3, #160	@ 0xa0
 8001de8:	05db      	lsls	r3, r3, #23
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d013      	beq.n	8001e16 <HAL_GPIO_Init+0x1de>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a44      	ldr	r2, [pc, #272]	@ (8001f04 <HAL_GPIO_Init+0x2cc>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d00d      	beq.n	8001e12 <HAL_GPIO_Init+0x1da>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a43      	ldr	r2, [pc, #268]	@ (8001f08 <HAL_GPIO_Init+0x2d0>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d007      	beq.n	8001e0e <HAL_GPIO_Init+0x1d6>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a42      	ldr	r2, [pc, #264]	@ (8001f0c <HAL_GPIO_Init+0x2d4>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d101      	bne.n	8001e0a <HAL_GPIO_Init+0x1d2>
 8001e06:	2305      	movs	r3, #5
 8001e08:	e006      	b.n	8001e18 <HAL_GPIO_Init+0x1e0>
 8001e0a:	2306      	movs	r3, #6
 8001e0c:	e004      	b.n	8001e18 <HAL_GPIO_Init+0x1e0>
 8001e0e:	2302      	movs	r3, #2
 8001e10:	e002      	b.n	8001e18 <HAL_GPIO_Init+0x1e0>
 8001e12:	2301      	movs	r3, #1
 8001e14:	e000      	b.n	8001e18 <HAL_GPIO_Init+0x1e0>
 8001e16:	2300      	movs	r3, #0
 8001e18:	697a      	ldr	r2, [r7, #20]
 8001e1a:	2103      	movs	r1, #3
 8001e1c:	400a      	ands	r2, r1
 8001e1e:	0092      	lsls	r2, r2, #2
 8001e20:	4093      	lsls	r3, r2
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e28:	4935      	ldr	r1, [pc, #212]	@ (8001f00 <HAL_GPIO_Init+0x2c8>)
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	089b      	lsrs	r3, r3, #2
 8001e2e:	3302      	adds	r3, #2
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e36:	4b36      	ldr	r3, [pc, #216]	@ (8001f10 <HAL_GPIO_Init+0x2d8>)
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	43da      	mvns	r2, r3
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	4013      	ands	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685a      	ldr	r2, [r3, #4]
 8001e4a:	2380      	movs	r3, #128	@ 0x80
 8001e4c:	035b      	lsls	r3, r3, #13
 8001e4e:	4013      	ands	r3, r2
 8001e50:	d003      	beq.n	8001e5a <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001e5a:	4b2d      	ldr	r3, [pc, #180]	@ (8001f10 <HAL_GPIO_Init+0x2d8>)
 8001e5c:	693a      	ldr	r2, [r7, #16]
 8001e5e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001e60:	4b2b      	ldr	r3, [pc, #172]	@ (8001f10 <HAL_GPIO_Init+0x2d8>)
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	43da      	mvns	r2, r3
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	685a      	ldr	r2, [r3, #4]
 8001e74:	2380      	movs	r3, #128	@ 0x80
 8001e76:	039b      	lsls	r3, r3, #14
 8001e78:	4013      	ands	r3, r2
 8001e7a:	d003      	beq.n	8001e84 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001e84:	4b22      	ldr	r3, [pc, #136]	@ (8001f10 <HAL_GPIO_Init+0x2d8>)
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001e8a:	4b21      	ldr	r3, [pc, #132]	@ (8001f10 <HAL_GPIO_Init+0x2d8>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	43da      	mvns	r2, r3
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	4013      	ands	r3, r2
 8001e98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685a      	ldr	r2, [r3, #4]
 8001e9e:	2380      	movs	r3, #128	@ 0x80
 8001ea0:	029b      	lsls	r3, r3, #10
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	d003      	beq.n	8001eae <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001eae:	4b18      	ldr	r3, [pc, #96]	@ (8001f10 <HAL_GPIO_Init+0x2d8>)
 8001eb0:	693a      	ldr	r2, [r7, #16]
 8001eb2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001eb4:	4b16      	ldr	r3, [pc, #88]	@ (8001f10 <HAL_GPIO_Init+0x2d8>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	43da      	mvns	r2, r3
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685a      	ldr	r2, [r3, #4]
 8001ec8:	2380      	movs	r3, #128	@ 0x80
 8001eca:	025b      	lsls	r3, r3, #9
 8001ecc:	4013      	ands	r3, r2
 8001ece:	d003      	beq.n	8001ed8 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001ed0:	693a      	ldr	r2, [r7, #16]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001ed8:	4b0d      	ldr	r3, [pc, #52]	@ (8001f10 <HAL_GPIO_Init+0x2d8>)
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	40da      	lsrs	r2, r3
 8001eec:	1e13      	subs	r3, r2, #0
 8001eee:	d000      	beq.n	8001ef2 <HAL_GPIO_Init+0x2ba>
 8001ef0:	e6ae      	b.n	8001c50 <HAL_GPIO_Init+0x18>
  }
}
 8001ef2:	46c0      	nop			@ (mov r8, r8)
 8001ef4:	46c0      	nop			@ (mov r8, r8)
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	b006      	add	sp, #24
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40021000 	.word	0x40021000
 8001f00:	40010000 	.word	0x40010000
 8001f04:	50000400 	.word	0x50000400
 8001f08:	50000800 	.word	0x50000800
 8001f0c:	50001c00 	.word	0x50001c00
 8001f10:	40010400 	.word	0x40010400

08001f14 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e08f      	b.n	8002046 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2241      	movs	r2, #65	@ 0x41
 8001f2a:	5c9b      	ldrb	r3, [r3, r2]
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d107      	bne.n	8001f42 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2240      	movs	r2, #64	@ 0x40
 8001f36:	2100      	movs	r1, #0
 8001f38:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	0018      	movs	r0, r3
 8001f3e:	f7ff f9a1 	bl	8001284 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2241      	movs	r2, #65	@ 0x41
 8001f46:	2124      	movs	r1, #36	@ 0x24
 8001f48:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2101      	movs	r1, #1
 8001f56:	438a      	bics	r2, r1
 8001f58:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	493b      	ldr	r1, [pc, #236]	@ (8002050 <HAL_I2C_Init+0x13c>)
 8001f64:	400a      	ands	r2, r1
 8001f66:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	689a      	ldr	r2, [r3, #8]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4938      	ldr	r1, [pc, #224]	@ (8002054 <HAL_I2C_Init+0x140>)
 8001f74:	400a      	ands	r2, r1
 8001f76:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d108      	bne.n	8001f92 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2180      	movs	r1, #128	@ 0x80
 8001f8a:	0209      	lsls	r1, r1, #8
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	609a      	str	r2, [r3, #8]
 8001f90:	e007      	b.n	8001fa2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	689a      	ldr	r2, [r3, #8]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2184      	movs	r1, #132	@ 0x84
 8001f9c:	0209      	lsls	r1, r1, #8
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d109      	bne.n	8001fbe <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	685a      	ldr	r2, [r3, #4]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2180      	movs	r1, #128	@ 0x80
 8001fb6:	0109      	lsls	r1, r1, #4
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	605a      	str	r2, [r3, #4]
 8001fbc:	e007      	b.n	8001fce <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	685a      	ldr	r2, [r3, #4]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4923      	ldr	r1, [pc, #140]	@ (8002058 <HAL_I2C_Init+0x144>)
 8001fca:	400a      	ands	r2, r1
 8001fcc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	685a      	ldr	r2, [r3, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4920      	ldr	r1, [pc, #128]	@ (800205c <HAL_I2C_Init+0x148>)
 8001fda:	430a      	orrs	r2, r1
 8001fdc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	68da      	ldr	r2, [r3, #12]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	491a      	ldr	r1, [pc, #104]	@ (8002054 <HAL_I2C_Init+0x140>)
 8001fea:	400a      	ands	r2, r1
 8001fec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	691a      	ldr	r2, [r3, #16]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	695b      	ldr	r3, [r3, #20]
 8001ff6:	431a      	orrs	r2, r3
 8001ff8:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	699b      	ldr	r3, [r3, #24]
 8001ffe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	430a      	orrs	r2, r1
 8002006:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	69d9      	ldr	r1, [r3, #28]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a1a      	ldr	r2, [r3, #32]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	430a      	orrs	r2, r1
 8002016:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	2101      	movs	r1, #1
 8002024:	430a      	orrs	r2, r1
 8002026:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2241      	movs	r2, #65	@ 0x41
 8002032:	2120      	movs	r1, #32
 8002034:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2242      	movs	r2, #66	@ 0x42
 8002040:	2100      	movs	r1, #0
 8002042:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	0018      	movs	r0, r3
 8002048:	46bd      	mov	sp, r7
 800204a:	b002      	add	sp, #8
 800204c:	bd80      	pop	{r7, pc}
 800204e:	46c0      	nop			@ (mov r8, r8)
 8002050:	f0ffffff 	.word	0xf0ffffff
 8002054:	ffff7fff 	.word	0xffff7fff
 8002058:	fffff7ff 	.word	0xfffff7ff
 800205c:	02008000 	.word	0x02008000

08002060 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002060:	b590      	push	{r4, r7, lr}
 8002062:	b089      	sub	sp, #36	@ 0x24
 8002064:	af02      	add	r7, sp, #8
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	0008      	movs	r0, r1
 800206a:	607a      	str	r2, [r7, #4]
 800206c:	0019      	movs	r1, r3
 800206e:	230a      	movs	r3, #10
 8002070:	18fb      	adds	r3, r7, r3
 8002072:	1c02      	adds	r2, r0, #0
 8002074:	801a      	strh	r2, [r3, #0]
 8002076:	2308      	movs	r3, #8
 8002078:	18fb      	adds	r3, r7, r3
 800207a:	1c0a      	adds	r2, r1, #0
 800207c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2241      	movs	r2, #65	@ 0x41
 8002082:	5c9b      	ldrb	r3, [r3, r2]
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b20      	cmp	r3, #32
 8002088:	d000      	beq.n	800208c <HAL_I2C_Master_Transmit+0x2c>
 800208a:	e10a      	b.n	80022a2 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2240      	movs	r2, #64	@ 0x40
 8002090:	5c9b      	ldrb	r3, [r3, r2]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d101      	bne.n	800209a <HAL_I2C_Master_Transmit+0x3a>
 8002096:	2302      	movs	r3, #2
 8002098:	e104      	b.n	80022a4 <HAL_I2C_Master_Transmit+0x244>
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2240      	movs	r2, #64	@ 0x40
 800209e:	2101      	movs	r1, #1
 80020a0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80020a2:	f7ff fc35 	bl	8001910 <HAL_GetTick>
 80020a6:	0003      	movs	r3, r0
 80020a8:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80020aa:	2380      	movs	r3, #128	@ 0x80
 80020ac:	0219      	lsls	r1, r3, #8
 80020ae:	68f8      	ldr	r0, [r7, #12]
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	9300      	str	r3, [sp, #0]
 80020b4:	2319      	movs	r3, #25
 80020b6:	2201      	movs	r2, #1
 80020b8:	f000 fd4c 	bl	8002b54 <I2C_WaitOnFlagUntilTimeout>
 80020bc:	1e03      	subs	r3, r0, #0
 80020be:	d001      	beq.n	80020c4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e0ef      	b.n	80022a4 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2241      	movs	r2, #65	@ 0x41
 80020c8:	2121      	movs	r1, #33	@ 0x21
 80020ca:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	2242      	movs	r2, #66	@ 0x42
 80020d0:	2110      	movs	r1, #16
 80020d2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2200      	movs	r2, #0
 80020d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2208      	movs	r2, #8
 80020e4:	18ba      	adds	r2, r7, r2
 80020e6:	8812      	ldrh	r2, [r2, #0]
 80020e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2200      	movs	r2, #0
 80020ee:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	2bff      	cmp	r3, #255	@ 0xff
 80020f8:	d906      	bls.n	8002108 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	22ff      	movs	r2, #255	@ 0xff
 80020fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002100:	2380      	movs	r3, #128	@ 0x80
 8002102:	045b      	lsls	r3, r3, #17
 8002104:	617b      	str	r3, [r7, #20]
 8002106:	e007      	b.n	8002118 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800210c:	b29a      	uxth	r2, r3
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002112:	2380      	movs	r3, #128	@ 0x80
 8002114:	049b      	lsls	r3, r3, #18
 8002116:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800211c:	2b00      	cmp	r3, #0
 800211e:	d027      	beq.n	8002170 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002124:	781a      	ldrb	r2, [r3, #0]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002130:	1c5a      	adds	r2, r3, #1
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800213a:	b29b      	uxth	r3, r3
 800213c:	3b01      	subs	r3, #1
 800213e:	b29a      	uxth	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002148:	3b01      	subs	r3, #1
 800214a:	b29a      	uxth	r2, r3
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002154:	b2db      	uxtb	r3, r3
 8002156:	3301      	adds	r3, #1
 8002158:	b2da      	uxtb	r2, r3
 800215a:	697c      	ldr	r4, [r7, #20]
 800215c:	230a      	movs	r3, #10
 800215e:	18fb      	adds	r3, r7, r3
 8002160:	8819      	ldrh	r1, [r3, #0]
 8002162:	68f8      	ldr	r0, [r7, #12]
 8002164:	4b51      	ldr	r3, [pc, #324]	@ (80022ac <HAL_I2C_Master_Transmit+0x24c>)
 8002166:	9300      	str	r3, [sp, #0]
 8002168:	0023      	movs	r3, r4
 800216a:	f000 fecd 	bl	8002f08 <I2C_TransferConfig>
 800216e:	e06f      	b.n	8002250 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002174:	b2da      	uxtb	r2, r3
 8002176:	697c      	ldr	r4, [r7, #20]
 8002178:	230a      	movs	r3, #10
 800217a:	18fb      	adds	r3, r7, r3
 800217c:	8819      	ldrh	r1, [r3, #0]
 800217e:	68f8      	ldr	r0, [r7, #12]
 8002180:	4b4a      	ldr	r3, [pc, #296]	@ (80022ac <HAL_I2C_Master_Transmit+0x24c>)
 8002182:	9300      	str	r3, [sp, #0]
 8002184:	0023      	movs	r3, r4
 8002186:	f000 febf 	bl	8002f08 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800218a:	e061      	b.n	8002250 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	0018      	movs	r0, r3
 8002194:	f000 fd36 	bl	8002c04 <I2C_WaitOnTXISFlagUntilTimeout>
 8002198:	1e03      	subs	r3, r0, #0
 800219a:	d001      	beq.n	80021a0 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e081      	b.n	80022a4 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a4:	781a      	ldrb	r2, [r3, #0]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b0:	1c5a      	adds	r2, r3, #1
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ba:	b29b      	uxth	r3, r3
 80021bc:	3b01      	subs	r3, #1
 80021be:	b29a      	uxth	r2, r3
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021c8:	3b01      	subs	r3, #1
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d03a      	beq.n	8002250 <HAL_I2C_Master_Transmit+0x1f0>
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d136      	bne.n	8002250 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80021e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80021e4:	68f8      	ldr	r0, [r7, #12]
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	9300      	str	r3, [sp, #0]
 80021ea:	0013      	movs	r3, r2
 80021ec:	2200      	movs	r2, #0
 80021ee:	2180      	movs	r1, #128	@ 0x80
 80021f0:	f000 fcb0 	bl	8002b54 <I2C_WaitOnFlagUntilTimeout>
 80021f4:	1e03      	subs	r3, r0, #0
 80021f6:	d001      	beq.n	80021fc <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e053      	b.n	80022a4 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002200:	b29b      	uxth	r3, r3
 8002202:	2bff      	cmp	r3, #255	@ 0xff
 8002204:	d911      	bls.n	800222a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	22ff      	movs	r2, #255	@ 0xff
 800220a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002210:	b2da      	uxtb	r2, r3
 8002212:	2380      	movs	r3, #128	@ 0x80
 8002214:	045c      	lsls	r4, r3, #17
 8002216:	230a      	movs	r3, #10
 8002218:	18fb      	adds	r3, r7, r3
 800221a:	8819      	ldrh	r1, [r3, #0]
 800221c:	68f8      	ldr	r0, [r7, #12]
 800221e:	2300      	movs	r3, #0
 8002220:	9300      	str	r3, [sp, #0]
 8002222:	0023      	movs	r3, r4
 8002224:	f000 fe70 	bl	8002f08 <I2C_TransferConfig>
 8002228:	e012      	b.n	8002250 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800222e:	b29a      	uxth	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002238:	b2da      	uxtb	r2, r3
 800223a:	2380      	movs	r3, #128	@ 0x80
 800223c:	049c      	lsls	r4, r3, #18
 800223e:	230a      	movs	r3, #10
 8002240:	18fb      	adds	r3, r7, r3
 8002242:	8819      	ldrh	r1, [r3, #0]
 8002244:	68f8      	ldr	r0, [r7, #12]
 8002246:	2300      	movs	r3, #0
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	0023      	movs	r3, r4
 800224c:	f000 fe5c 	bl	8002f08 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002254:	b29b      	uxth	r3, r3
 8002256:	2b00      	cmp	r3, #0
 8002258:	d198      	bne.n	800218c <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	0018      	movs	r0, r3
 8002262:	f000 fd15 	bl	8002c90 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002266:	1e03      	subs	r3, r0, #0
 8002268:	d001      	beq.n	800226e <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e01a      	b.n	80022a4 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2220      	movs	r2, #32
 8002274:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	685a      	ldr	r2, [r3, #4]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	490b      	ldr	r1, [pc, #44]	@ (80022b0 <HAL_I2C_Master_Transmit+0x250>)
 8002282:	400a      	ands	r2, r1
 8002284:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2241      	movs	r2, #65	@ 0x41
 800228a:	2120      	movs	r1, #32
 800228c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2242      	movs	r2, #66	@ 0x42
 8002292:	2100      	movs	r1, #0
 8002294:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2240      	movs	r2, #64	@ 0x40
 800229a:	2100      	movs	r1, #0
 800229c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800229e:	2300      	movs	r3, #0
 80022a0:	e000      	b.n	80022a4 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80022a2:	2302      	movs	r3, #2
  }
}
 80022a4:	0018      	movs	r0, r3
 80022a6:	46bd      	mov	sp, r7
 80022a8:	b007      	add	sp, #28
 80022aa:	bd90      	pop	{r4, r7, pc}
 80022ac:	80002000 	.word	0x80002000
 80022b0:	fe00e800 	.word	0xfe00e800

080022b4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022b4:	b590      	push	{r4, r7, lr}
 80022b6:	b089      	sub	sp, #36	@ 0x24
 80022b8:	af02      	add	r7, sp, #8
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	000c      	movs	r4, r1
 80022be:	0010      	movs	r0, r2
 80022c0:	0019      	movs	r1, r3
 80022c2:	230a      	movs	r3, #10
 80022c4:	18fb      	adds	r3, r7, r3
 80022c6:	1c22      	adds	r2, r4, #0
 80022c8:	801a      	strh	r2, [r3, #0]
 80022ca:	2308      	movs	r3, #8
 80022cc:	18fb      	adds	r3, r7, r3
 80022ce:	1c02      	adds	r2, r0, #0
 80022d0:	801a      	strh	r2, [r3, #0]
 80022d2:	1dbb      	adds	r3, r7, #6
 80022d4:	1c0a      	adds	r2, r1, #0
 80022d6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2241      	movs	r2, #65	@ 0x41
 80022dc:	5c9b      	ldrb	r3, [r3, r2]
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	2b20      	cmp	r3, #32
 80022e2:	d000      	beq.n	80022e6 <HAL_I2C_Mem_Write+0x32>
 80022e4:	e10c      	b.n	8002500 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80022e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d004      	beq.n	80022f6 <HAL_I2C_Mem_Write+0x42>
 80022ec:	232c      	movs	r3, #44	@ 0x2c
 80022ee:	18fb      	adds	r3, r7, r3
 80022f0:	881b      	ldrh	r3, [r3, #0]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d105      	bne.n	8002302 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2280      	movs	r2, #128	@ 0x80
 80022fa:	0092      	lsls	r2, r2, #2
 80022fc:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e0ff      	b.n	8002502 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2240      	movs	r2, #64	@ 0x40
 8002306:	5c9b      	ldrb	r3, [r3, r2]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d101      	bne.n	8002310 <HAL_I2C_Mem_Write+0x5c>
 800230c:	2302      	movs	r3, #2
 800230e:	e0f8      	b.n	8002502 <HAL_I2C_Mem_Write+0x24e>
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2240      	movs	r2, #64	@ 0x40
 8002314:	2101      	movs	r1, #1
 8002316:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002318:	f7ff fafa 	bl	8001910 <HAL_GetTick>
 800231c:	0003      	movs	r3, r0
 800231e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002320:	2380      	movs	r3, #128	@ 0x80
 8002322:	0219      	lsls	r1, r3, #8
 8002324:	68f8      	ldr	r0, [r7, #12]
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	9300      	str	r3, [sp, #0]
 800232a:	2319      	movs	r3, #25
 800232c:	2201      	movs	r2, #1
 800232e:	f000 fc11 	bl	8002b54 <I2C_WaitOnFlagUntilTimeout>
 8002332:	1e03      	subs	r3, r0, #0
 8002334:	d001      	beq.n	800233a <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e0e3      	b.n	8002502 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2241      	movs	r2, #65	@ 0x41
 800233e:	2121      	movs	r1, #33	@ 0x21
 8002340:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2242      	movs	r2, #66	@ 0x42
 8002346:	2140      	movs	r1, #64	@ 0x40
 8002348:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2200      	movs	r2, #0
 800234e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002354:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	222c      	movs	r2, #44	@ 0x2c
 800235a:	18ba      	adds	r2, r7, r2
 800235c:	8812      	ldrh	r2, [r2, #0]
 800235e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2200      	movs	r2, #0
 8002364:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002366:	1dbb      	adds	r3, r7, #6
 8002368:	881c      	ldrh	r4, [r3, #0]
 800236a:	2308      	movs	r3, #8
 800236c:	18fb      	adds	r3, r7, r3
 800236e:	881a      	ldrh	r2, [r3, #0]
 8002370:	230a      	movs	r3, #10
 8002372:	18fb      	adds	r3, r7, r3
 8002374:	8819      	ldrh	r1, [r3, #0]
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	9301      	str	r3, [sp, #4]
 800237c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800237e:	9300      	str	r3, [sp, #0]
 8002380:	0023      	movs	r3, r4
 8002382:	f000 faff 	bl	8002984 <I2C_RequestMemoryWrite>
 8002386:	1e03      	subs	r3, r0, #0
 8002388:	d005      	beq.n	8002396 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2240      	movs	r2, #64	@ 0x40
 800238e:	2100      	movs	r1, #0
 8002390:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e0b5      	b.n	8002502 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800239a:	b29b      	uxth	r3, r3
 800239c:	2bff      	cmp	r3, #255	@ 0xff
 800239e:	d911      	bls.n	80023c4 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	22ff      	movs	r2, #255	@ 0xff
 80023a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023aa:	b2da      	uxtb	r2, r3
 80023ac:	2380      	movs	r3, #128	@ 0x80
 80023ae:	045c      	lsls	r4, r3, #17
 80023b0:	230a      	movs	r3, #10
 80023b2:	18fb      	adds	r3, r7, r3
 80023b4:	8819      	ldrh	r1, [r3, #0]
 80023b6:	68f8      	ldr	r0, [r7, #12]
 80023b8:	2300      	movs	r3, #0
 80023ba:	9300      	str	r3, [sp, #0]
 80023bc:	0023      	movs	r3, r4
 80023be:	f000 fda3 	bl	8002f08 <I2C_TransferConfig>
 80023c2:	e012      	b.n	80023ea <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023c8:	b29a      	uxth	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023d2:	b2da      	uxtb	r2, r3
 80023d4:	2380      	movs	r3, #128	@ 0x80
 80023d6:	049c      	lsls	r4, r3, #18
 80023d8:	230a      	movs	r3, #10
 80023da:	18fb      	adds	r3, r7, r3
 80023dc:	8819      	ldrh	r1, [r3, #0]
 80023de:	68f8      	ldr	r0, [r7, #12]
 80023e0:	2300      	movs	r3, #0
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	0023      	movs	r3, r4
 80023e6:	f000 fd8f 	bl	8002f08 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023ea:	697a      	ldr	r2, [r7, #20]
 80023ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	0018      	movs	r0, r3
 80023f2:	f000 fc07 	bl	8002c04 <I2C_WaitOnTXISFlagUntilTimeout>
 80023f6:	1e03      	subs	r3, r0, #0
 80023f8:	d001      	beq.n	80023fe <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e081      	b.n	8002502 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002402:	781a      	ldrb	r2, [r3, #0]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240e:	1c5a      	adds	r2, r3, #1
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002418:	b29b      	uxth	r3, r3
 800241a:	3b01      	subs	r3, #1
 800241c:	b29a      	uxth	r2, r3
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002426:	3b01      	subs	r3, #1
 8002428:	b29a      	uxth	r2, r3
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002432:	b29b      	uxth	r3, r3
 8002434:	2b00      	cmp	r3, #0
 8002436:	d03a      	beq.n	80024ae <HAL_I2C_Mem_Write+0x1fa>
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800243c:	2b00      	cmp	r3, #0
 800243e:	d136      	bne.n	80024ae <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002440:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	9300      	str	r3, [sp, #0]
 8002448:	0013      	movs	r3, r2
 800244a:	2200      	movs	r2, #0
 800244c:	2180      	movs	r1, #128	@ 0x80
 800244e:	f000 fb81 	bl	8002b54 <I2C_WaitOnFlagUntilTimeout>
 8002452:	1e03      	subs	r3, r0, #0
 8002454:	d001      	beq.n	800245a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e053      	b.n	8002502 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800245e:	b29b      	uxth	r3, r3
 8002460:	2bff      	cmp	r3, #255	@ 0xff
 8002462:	d911      	bls.n	8002488 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	22ff      	movs	r2, #255	@ 0xff
 8002468:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800246e:	b2da      	uxtb	r2, r3
 8002470:	2380      	movs	r3, #128	@ 0x80
 8002472:	045c      	lsls	r4, r3, #17
 8002474:	230a      	movs	r3, #10
 8002476:	18fb      	adds	r3, r7, r3
 8002478:	8819      	ldrh	r1, [r3, #0]
 800247a:	68f8      	ldr	r0, [r7, #12]
 800247c:	2300      	movs	r3, #0
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	0023      	movs	r3, r4
 8002482:	f000 fd41 	bl	8002f08 <I2C_TransferConfig>
 8002486:	e012      	b.n	80024ae <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800248c:	b29a      	uxth	r2, r3
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002496:	b2da      	uxtb	r2, r3
 8002498:	2380      	movs	r3, #128	@ 0x80
 800249a:	049c      	lsls	r4, r3, #18
 800249c:	230a      	movs	r3, #10
 800249e:	18fb      	adds	r3, r7, r3
 80024a0:	8819      	ldrh	r1, [r3, #0]
 80024a2:	68f8      	ldr	r0, [r7, #12]
 80024a4:	2300      	movs	r3, #0
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	0023      	movs	r3, r4
 80024aa:	f000 fd2d 	bl	8002f08 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d198      	bne.n	80023ea <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024b8:	697a      	ldr	r2, [r7, #20]
 80024ba:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	0018      	movs	r0, r3
 80024c0:	f000 fbe6 	bl	8002c90 <I2C_WaitOnSTOPFlagUntilTimeout>
 80024c4:	1e03      	subs	r3, r0, #0
 80024c6:	d001      	beq.n	80024cc <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e01a      	b.n	8002502 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2220      	movs	r2, #32
 80024d2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	685a      	ldr	r2, [r3, #4]
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	490b      	ldr	r1, [pc, #44]	@ (800250c <HAL_I2C_Mem_Write+0x258>)
 80024e0:	400a      	ands	r2, r1
 80024e2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2241      	movs	r2, #65	@ 0x41
 80024e8:	2120      	movs	r1, #32
 80024ea:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2242      	movs	r2, #66	@ 0x42
 80024f0:	2100      	movs	r1, #0
 80024f2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2240      	movs	r2, #64	@ 0x40
 80024f8:	2100      	movs	r1, #0
 80024fa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80024fc:	2300      	movs	r3, #0
 80024fe:	e000      	b.n	8002502 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8002500:	2302      	movs	r3, #2
  }
}
 8002502:	0018      	movs	r0, r3
 8002504:	46bd      	mov	sp, r7
 8002506:	b007      	add	sp, #28
 8002508:	bd90      	pop	{r4, r7, pc}
 800250a:	46c0      	nop			@ (mov r8, r8)
 800250c:	fe00e800 	.word	0xfe00e800

08002510 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002510:	b590      	push	{r4, r7, lr}
 8002512:	b089      	sub	sp, #36	@ 0x24
 8002514:	af02      	add	r7, sp, #8
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	000c      	movs	r4, r1
 800251a:	0010      	movs	r0, r2
 800251c:	0019      	movs	r1, r3
 800251e:	230a      	movs	r3, #10
 8002520:	18fb      	adds	r3, r7, r3
 8002522:	1c22      	adds	r2, r4, #0
 8002524:	801a      	strh	r2, [r3, #0]
 8002526:	2308      	movs	r3, #8
 8002528:	18fb      	adds	r3, r7, r3
 800252a:	1c02      	adds	r2, r0, #0
 800252c:	801a      	strh	r2, [r3, #0]
 800252e:	1dbb      	adds	r3, r7, #6
 8002530:	1c0a      	adds	r2, r1, #0
 8002532:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2241      	movs	r2, #65	@ 0x41
 8002538:	5c9b      	ldrb	r3, [r3, r2]
 800253a:	b2db      	uxtb	r3, r3
 800253c:	2b20      	cmp	r3, #32
 800253e:	d000      	beq.n	8002542 <HAL_I2C_Mem_Read+0x32>
 8002540:	e110      	b.n	8002764 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8002542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002544:	2b00      	cmp	r3, #0
 8002546:	d004      	beq.n	8002552 <HAL_I2C_Mem_Read+0x42>
 8002548:	232c      	movs	r3, #44	@ 0x2c
 800254a:	18fb      	adds	r3, r7, r3
 800254c:	881b      	ldrh	r3, [r3, #0]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d105      	bne.n	800255e <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2280      	movs	r2, #128	@ 0x80
 8002556:	0092      	lsls	r2, r2, #2
 8002558:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e103      	b.n	8002766 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2240      	movs	r2, #64	@ 0x40
 8002562:	5c9b      	ldrb	r3, [r3, r2]
 8002564:	2b01      	cmp	r3, #1
 8002566:	d101      	bne.n	800256c <HAL_I2C_Mem_Read+0x5c>
 8002568:	2302      	movs	r3, #2
 800256a:	e0fc      	b.n	8002766 <HAL_I2C_Mem_Read+0x256>
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2240      	movs	r2, #64	@ 0x40
 8002570:	2101      	movs	r1, #1
 8002572:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002574:	f7ff f9cc 	bl	8001910 <HAL_GetTick>
 8002578:	0003      	movs	r3, r0
 800257a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800257c:	2380      	movs	r3, #128	@ 0x80
 800257e:	0219      	lsls	r1, r3, #8
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	2319      	movs	r3, #25
 8002588:	2201      	movs	r2, #1
 800258a:	f000 fae3 	bl	8002b54 <I2C_WaitOnFlagUntilTimeout>
 800258e:	1e03      	subs	r3, r0, #0
 8002590:	d001      	beq.n	8002596 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e0e7      	b.n	8002766 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2241      	movs	r2, #65	@ 0x41
 800259a:	2122      	movs	r1, #34	@ 0x22
 800259c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2242      	movs	r2, #66	@ 0x42
 80025a2:	2140      	movs	r1, #64	@ 0x40
 80025a4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2200      	movs	r2, #0
 80025aa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80025b0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	222c      	movs	r2, #44	@ 0x2c
 80025b6:	18ba      	adds	r2, r7, r2
 80025b8:	8812      	ldrh	r2, [r2, #0]
 80025ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2200      	movs	r2, #0
 80025c0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80025c2:	1dbb      	adds	r3, r7, #6
 80025c4:	881c      	ldrh	r4, [r3, #0]
 80025c6:	2308      	movs	r3, #8
 80025c8:	18fb      	adds	r3, r7, r3
 80025ca:	881a      	ldrh	r2, [r3, #0]
 80025cc:	230a      	movs	r3, #10
 80025ce:	18fb      	adds	r3, r7, r3
 80025d0:	8819      	ldrh	r1, [r3, #0]
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	9301      	str	r3, [sp, #4]
 80025d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	0023      	movs	r3, r4
 80025de:	f000 fa35 	bl	8002a4c <I2C_RequestMemoryRead>
 80025e2:	1e03      	subs	r3, r0, #0
 80025e4:	d005      	beq.n	80025f2 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2240      	movs	r2, #64	@ 0x40
 80025ea:	2100      	movs	r1, #0
 80025ec:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e0b9      	b.n	8002766 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	2bff      	cmp	r3, #255	@ 0xff
 80025fa:	d911      	bls.n	8002620 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2201      	movs	r2, #1
 8002600:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002606:	b2da      	uxtb	r2, r3
 8002608:	2380      	movs	r3, #128	@ 0x80
 800260a:	045c      	lsls	r4, r3, #17
 800260c:	230a      	movs	r3, #10
 800260e:	18fb      	adds	r3, r7, r3
 8002610:	8819      	ldrh	r1, [r3, #0]
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	4b56      	ldr	r3, [pc, #344]	@ (8002770 <HAL_I2C_Mem_Read+0x260>)
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	0023      	movs	r3, r4
 800261a:	f000 fc75 	bl	8002f08 <I2C_TransferConfig>
 800261e:	e012      	b.n	8002646 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002624:	b29a      	uxth	r2, r3
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800262e:	b2da      	uxtb	r2, r3
 8002630:	2380      	movs	r3, #128	@ 0x80
 8002632:	049c      	lsls	r4, r3, #18
 8002634:	230a      	movs	r3, #10
 8002636:	18fb      	adds	r3, r7, r3
 8002638:	8819      	ldrh	r1, [r3, #0]
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	4b4c      	ldr	r3, [pc, #304]	@ (8002770 <HAL_I2C_Mem_Read+0x260>)
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	0023      	movs	r3, r4
 8002642:	f000 fc61 	bl	8002f08 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002646:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002648:	68f8      	ldr	r0, [r7, #12]
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	0013      	movs	r3, r2
 8002650:	2200      	movs	r2, #0
 8002652:	2104      	movs	r1, #4
 8002654:	f000 fa7e 	bl	8002b54 <I2C_WaitOnFlagUntilTimeout>
 8002658:	1e03      	subs	r3, r0, #0
 800265a:	d001      	beq.n	8002660 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e082      	b.n	8002766 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002672:	1c5a      	adds	r2, r3, #1
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800267c:	3b01      	subs	r3, #1
 800267e:	b29a      	uxth	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002688:	b29b      	uxth	r3, r3
 800268a:	3b01      	subs	r3, #1
 800268c:	b29a      	uxth	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002696:	b29b      	uxth	r3, r3
 8002698:	2b00      	cmp	r3, #0
 800269a:	d03a      	beq.n	8002712 <HAL_I2C_Mem_Read+0x202>
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d136      	bne.n	8002712 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80026a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	9300      	str	r3, [sp, #0]
 80026ac:	0013      	movs	r3, r2
 80026ae:	2200      	movs	r2, #0
 80026b0:	2180      	movs	r1, #128	@ 0x80
 80026b2:	f000 fa4f 	bl	8002b54 <I2C_WaitOnFlagUntilTimeout>
 80026b6:	1e03      	subs	r3, r0, #0
 80026b8:	d001      	beq.n	80026be <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e053      	b.n	8002766 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	2bff      	cmp	r3, #255	@ 0xff
 80026c6:	d911      	bls.n	80026ec <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2201      	movs	r2, #1
 80026cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026d2:	b2da      	uxtb	r2, r3
 80026d4:	2380      	movs	r3, #128	@ 0x80
 80026d6:	045c      	lsls	r4, r3, #17
 80026d8:	230a      	movs	r3, #10
 80026da:	18fb      	adds	r3, r7, r3
 80026dc:	8819      	ldrh	r1, [r3, #0]
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	2300      	movs	r3, #0
 80026e2:	9300      	str	r3, [sp, #0]
 80026e4:	0023      	movs	r3, r4
 80026e6:	f000 fc0f 	bl	8002f08 <I2C_TransferConfig>
 80026ea:	e012      	b.n	8002712 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026fa:	b2da      	uxtb	r2, r3
 80026fc:	2380      	movs	r3, #128	@ 0x80
 80026fe:	049c      	lsls	r4, r3, #18
 8002700:	230a      	movs	r3, #10
 8002702:	18fb      	adds	r3, r7, r3
 8002704:	8819      	ldrh	r1, [r3, #0]
 8002706:	68f8      	ldr	r0, [r7, #12]
 8002708:	2300      	movs	r3, #0
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	0023      	movs	r3, r4
 800270e:	f000 fbfb 	bl	8002f08 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002716:	b29b      	uxth	r3, r3
 8002718:	2b00      	cmp	r3, #0
 800271a:	d194      	bne.n	8002646 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800271c:	697a      	ldr	r2, [r7, #20]
 800271e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	0018      	movs	r0, r3
 8002724:	f000 fab4 	bl	8002c90 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002728:	1e03      	subs	r3, r0, #0
 800272a:	d001      	beq.n	8002730 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e01a      	b.n	8002766 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2220      	movs	r2, #32
 8002736:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	685a      	ldr	r2, [r3, #4]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	490c      	ldr	r1, [pc, #48]	@ (8002774 <HAL_I2C_Mem_Read+0x264>)
 8002744:	400a      	ands	r2, r1
 8002746:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2241      	movs	r2, #65	@ 0x41
 800274c:	2120      	movs	r1, #32
 800274e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2242      	movs	r2, #66	@ 0x42
 8002754:	2100      	movs	r1, #0
 8002756:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2240      	movs	r2, #64	@ 0x40
 800275c:	2100      	movs	r1, #0
 800275e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002760:	2300      	movs	r3, #0
 8002762:	e000      	b.n	8002766 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8002764:	2302      	movs	r3, #2
  }
}
 8002766:	0018      	movs	r0, r3
 8002768:	46bd      	mov	sp, r7
 800276a:	b007      	add	sp, #28
 800276c:	bd90      	pop	{r4, r7, pc}
 800276e:	46c0      	nop			@ (mov r8, r8)
 8002770:	80002400 	.word	0x80002400
 8002774:	fe00e800 	.word	0xfe00e800

08002778 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b08a      	sub	sp, #40	@ 0x28
 800277c:	af02      	add	r7, sp, #8
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	607a      	str	r2, [r7, #4]
 8002782:	603b      	str	r3, [r7, #0]
 8002784:	230a      	movs	r3, #10
 8002786:	18fb      	adds	r3, r7, r3
 8002788:	1c0a      	adds	r2, r1, #0
 800278a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800278c:	2300      	movs	r3, #0
 800278e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2241      	movs	r2, #65	@ 0x41
 8002794:	5c9b      	ldrb	r3, [r3, r2]
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b20      	cmp	r3, #32
 800279a:	d000      	beq.n	800279e <HAL_I2C_IsDeviceReady+0x26>
 800279c:	e0df      	b.n	800295e <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	699a      	ldr	r2, [r3, #24]
 80027a4:	2380      	movs	r3, #128	@ 0x80
 80027a6:	021b      	lsls	r3, r3, #8
 80027a8:	401a      	ands	r2, r3
 80027aa:	2380      	movs	r3, #128	@ 0x80
 80027ac:	021b      	lsls	r3, r3, #8
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d101      	bne.n	80027b6 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 80027b2:	2302      	movs	r3, #2
 80027b4:	e0d4      	b.n	8002960 <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2240      	movs	r2, #64	@ 0x40
 80027ba:	5c9b      	ldrb	r3, [r3, r2]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d101      	bne.n	80027c4 <HAL_I2C_IsDeviceReady+0x4c>
 80027c0:	2302      	movs	r3, #2
 80027c2:	e0cd      	b.n	8002960 <HAL_I2C_IsDeviceReady+0x1e8>
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2240      	movs	r2, #64	@ 0x40
 80027c8:	2101      	movs	r1, #1
 80027ca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2241      	movs	r2, #65	@ 0x41
 80027d0:	2124      	movs	r1, #36	@ 0x24
 80027d2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d107      	bne.n	80027f2 <HAL_I2C_IsDeviceReady+0x7a>
 80027e2:	230a      	movs	r3, #10
 80027e4:	18fb      	adds	r3, r7, r3
 80027e6:	881b      	ldrh	r3, [r3, #0]
 80027e8:	059b      	lsls	r3, r3, #22
 80027ea:	0d9b      	lsrs	r3, r3, #22
 80027ec:	4a5e      	ldr	r2, [pc, #376]	@ (8002968 <HAL_I2C_IsDeviceReady+0x1f0>)
 80027ee:	431a      	orrs	r2, r3
 80027f0:	e006      	b.n	8002800 <HAL_I2C_IsDeviceReady+0x88>
 80027f2:	230a      	movs	r3, #10
 80027f4:	18fb      	adds	r3, r7, r3
 80027f6:	881b      	ldrh	r3, [r3, #0]
 80027f8:	059b      	lsls	r3, r3, #22
 80027fa:	0d9b      	lsrs	r3, r3, #22
 80027fc:	4a5b      	ldr	r2, [pc, #364]	@ (800296c <HAL_I2C_IsDeviceReady+0x1f4>)
 80027fe:	431a      	orrs	r2, r3
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002806:	f7ff f883 	bl	8001910 <HAL_GetTick>
 800280a:	0003      	movs	r3, r0
 800280c:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	2220      	movs	r2, #32
 8002816:	4013      	ands	r3, r2
 8002818:	3b20      	subs	r3, #32
 800281a:	425a      	negs	r2, r3
 800281c:	4153      	adcs	r3, r2
 800281e:	b2da      	uxtb	r2, r3
 8002820:	231f      	movs	r3, #31
 8002822:	18fb      	adds	r3, r7, r3
 8002824:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	699b      	ldr	r3, [r3, #24]
 800282c:	2210      	movs	r2, #16
 800282e:	4013      	ands	r3, r2
 8002830:	3b10      	subs	r3, #16
 8002832:	425a      	negs	r2, r3
 8002834:	4153      	adcs	r3, r2
 8002836:	b2da      	uxtb	r2, r3
 8002838:	231e      	movs	r3, #30
 800283a:	18fb      	adds	r3, r7, r3
 800283c:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800283e:	e035      	b.n	80028ac <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	3301      	adds	r3, #1
 8002844:	d01a      	beq.n	800287c <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002846:	f7ff f863 	bl	8001910 <HAL_GetTick>
 800284a:	0002      	movs	r2, r0
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	683a      	ldr	r2, [r7, #0]
 8002852:	429a      	cmp	r2, r3
 8002854:	d302      	bcc.n	800285c <HAL_I2C_IsDeviceReady+0xe4>
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d10f      	bne.n	800287c <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2241      	movs	r2, #65	@ 0x41
 8002860:	2120      	movs	r1, #32
 8002862:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002868:	2220      	movs	r2, #32
 800286a:	431a      	orrs	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2240      	movs	r2, #64	@ 0x40
 8002874:	2100      	movs	r1, #0
 8002876:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e071      	b.n	8002960 <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	2220      	movs	r2, #32
 8002884:	4013      	ands	r3, r2
 8002886:	3b20      	subs	r3, #32
 8002888:	425a      	negs	r2, r3
 800288a:	4153      	adcs	r3, r2
 800288c:	b2da      	uxtb	r2, r3
 800288e:	231f      	movs	r3, #31
 8002890:	18fb      	adds	r3, r7, r3
 8002892:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	2210      	movs	r2, #16
 800289c:	4013      	ands	r3, r2
 800289e:	3b10      	subs	r3, #16
 80028a0:	425a      	negs	r2, r3
 80028a2:	4153      	adcs	r3, r2
 80028a4:	b2da      	uxtb	r2, r3
 80028a6:	231e      	movs	r3, #30
 80028a8:	18fb      	adds	r3, r7, r3
 80028aa:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80028ac:	231f      	movs	r3, #31
 80028ae:	18fb      	adds	r3, r7, r3
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d104      	bne.n	80028c0 <HAL_I2C_IsDeviceReady+0x148>
 80028b6:	231e      	movs	r3, #30
 80028b8:	18fb      	adds	r3, r7, r3
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d0bf      	beq.n	8002840 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	699b      	ldr	r3, [r3, #24]
 80028c6:	2210      	movs	r2, #16
 80028c8:	4013      	ands	r3, r2
 80028ca:	2b10      	cmp	r3, #16
 80028cc:	d01a      	beq.n	8002904 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80028ce:	683a      	ldr	r2, [r7, #0]
 80028d0:	68f8      	ldr	r0, [r7, #12]
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	9300      	str	r3, [sp, #0]
 80028d6:	0013      	movs	r3, r2
 80028d8:	2200      	movs	r2, #0
 80028da:	2120      	movs	r1, #32
 80028dc:	f000 f93a 	bl	8002b54 <I2C_WaitOnFlagUntilTimeout>
 80028e0:	1e03      	subs	r3, r0, #0
 80028e2:	d001      	beq.n	80028e8 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e03b      	b.n	8002960 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2220      	movs	r2, #32
 80028ee:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2241      	movs	r2, #65	@ 0x41
 80028f4:	2120      	movs	r1, #32
 80028f6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2240      	movs	r2, #64	@ 0x40
 80028fc:	2100      	movs	r1, #0
 80028fe:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8002900:	2300      	movs	r3, #0
 8002902:	e02d      	b.n	8002960 <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002904:	683a      	ldr	r2, [r7, #0]
 8002906:	68f8      	ldr	r0, [r7, #12]
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	9300      	str	r3, [sp, #0]
 800290c:	0013      	movs	r3, r2
 800290e:	2200      	movs	r2, #0
 8002910:	2120      	movs	r1, #32
 8002912:	f000 f91f 	bl	8002b54 <I2C_WaitOnFlagUntilTimeout>
 8002916:	1e03      	subs	r3, r0, #0
 8002918:	d001      	beq.n	800291e <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e020      	b.n	8002960 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2210      	movs	r2, #16
 8002924:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2220      	movs	r2, #32
 800292c:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	3301      	adds	r3, #1
 8002932:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	429a      	cmp	r2, r3
 800293a:	d900      	bls.n	800293e <HAL_I2C_IsDeviceReady+0x1c6>
 800293c:	e74d      	b.n	80027da <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2241      	movs	r2, #65	@ 0x41
 8002942:	2120      	movs	r1, #32
 8002944:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294a:	2220      	movs	r2, #32
 800294c:	431a      	orrs	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2240      	movs	r2, #64	@ 0x40
 8002956:	2100      	movs	r1, #0
 8002958:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e000      	b.n	8002960 <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 800295e:	2302      	movs	r3, #2
  }
}
 8002960:	0018      	movs	r0, r3
 8002962:	46bd      	mov	sp, r7
 8002964:	b008      	add	sp, #32
 8002966:	bd80      	pop	{r7, pc}
 8002968:	02002000 	.word	0x02002000
 800296c:	02002800 	.word	0x02002800

08002970 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 800297c:	0018      	movs	r0, r3
 800297e:	46bd      	mov	sp, r7
 8002980:	b002      	add	sp, #8
 8002982:	bd80      	pop	{r7, pc}

08002984 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002984:	b5b0      	push	{r4, r5, r7, lr}
 8002986:	b086      	sub	sp, #24
 8002988:	af02      	add	r7, sp, #8
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	000c      	movs	r4, r1
 800298e:	0010      	movs	r0, r2
 8002990:	0019      	movs	r1, r3
 8002992:	250a      	movs	r5, #10
 8002994:	197b      	adds	r3, r7, r5
 8002996:	1c22      	adds	r2, r4, #0
 8002998:	801a      	strh	r2, [r3, #0]
 800299a:	2308      	movs	r3, #8
 800299c:	18fb      	adds	r3, r7, r3
 800299e:	1c02      	adds	r2, r0, #0
 80029a0:	801a      	strh	r2, [r3, #0]
 80029a2:	1dbb      	adds	r3, r7, #6
 80029a4:	1c0a      	adds	r2, r1, #0
 80029a6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80029a8:	1dbb      	adds	r3, r7, #6
 80029aa:	881b      	ldrh	r3, [r3, #0]
 80029ac:	b2da      	uxtb	r2, r3
 80029ae:	2380      	movs	r3, #128	@ 0x80
 80029b0:	045c      	lsls	r4, r3, #17
 80029b2:	197b      	adds	r3, r7, r5
 80029b4:	8819      	ldrh	r1, [r3, #0]
 80029b6:	68f8      	ldr	r0, [r7, #12]
 80029b8:	4b23      	ldr	r3, [pc, #140]	@ (8002a48 <I2C_RequestMemoryWrite+0xc4>)
 80029ba:	9300      	str	r3, [sp, #0]
 80029bc:	0023      	movs	r3, r4
 80029be:	f000 faa3 	bl	8002f08 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029c4:	6a39      	ldr	r1, [r7, #32]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	0018      	movs	r0, r3
 80029ca:	f000 f91b 	bl	8002c04 <I2C_WaitOnTXISFlagUntilTimeout>
 80029ce:	1e03      	subs	r3, r0, #0
 80029d0:	d001      	beq.n	80029d6 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e033      	b.n	8002a3e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80029d6:	1dbb      	adds	r3, r7, #6
 80029d8:	881b      	ldrh	r3, [r3, #0]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d107      	bne.n	80029ee <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80029de:	2308      	movs	r3, #8
 80029e0:	18fb      	adds	r3, r7, r3
 80029e2:	881b      	ldrh	r3, [r3, #0]
 80029e4:	b2da      	uxtb	r2, r3
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80029ec:	e019      	b.n	8002a22 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80029ee:	2308      	movs	r3, #8
 80029f0:	18fb      	adds	r3, r7, r3
 80029f2:	881b      	ldrh	r3, [r3, #0]
 80029f4:	0a1b      	lsrs	r3, r3, #8
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	b2da      	uxtb	r2, r3
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a02:	6a39      	ldr	r1, [r7, #32]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	0018      	movs	r0, r3
 8002a08:	f000 f8fc 	bl	8002c04 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a0c:	1e03      	subs	r3, r0, #0
 8002a0e:	d001      	beq.n	8002a14 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e014      	b.n	8002a3e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a14:	2308      	movs	r3, #8
 8002a16:	18fb      	adds	r3, r7, r3
 8002a18:	881b      	ldrh	r3, [r3, #0]
 8002a1a:	b2da      	uxtb	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002a22:	6a3a      	ldr	r2, [r7, #32]
 8002a24:	68f8      	ldr	r0, [r7, #12]
 8002a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	0013      	movs	r3, r2
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	2180      	movs	r1, #128	@ 0x80
 8002a30:	f000 f890 	bl	8002b54 <I2C_WaitOnFlagUntilTimeout>
 8002a34:	1e03      	subs	r3, r0, #0
 8002a36:	d001      	beq.n	8002a3c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e000      	b.n	8002a3e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	0018      	movs	r0, r3
 8002a40:	46bd      	mov	sp, r7
 8002a42:	b004      	add	sp, #16
 8002a44:	bdb0      	pop	{r4, r5, r7, pc}
 8002a46:	46c0      	nop			@ (mov r8, r8)
 8002a48:	80002000 	.word	0x80002000

08002a4c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002a4c:	b5b0      	push	{r4, r5, r7, lr}
 8002a4e:	b086      	sub	sp, #24
 8002a50:	af02      	add	r7, sp, #8
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	000c      	movs	r4, r1
 8002a56:	0010      	movs	r0, r2
 8002a58:	0019      	movs	r1, r3
 8002a5a:	250a      	movs	r5, #10
 8002a5c:	197b      	adds	r3, r7, r5
 8002a5e:	1c22      	adds	r2, r4, #0
 8002a60:	801a      	strh	r2, [r3, #0]
 8002a62:	2308      	movs	r3, #8
 8002a64:	18fb      	adds	r3, r7, r3
 8002a66:	1c02      	adds	r2, r0, #0
 8002a68:	801a      	strh	r2, [r3, #0]
 8002a6a:	1dbb      	adds	r3, r7, #6
 8002a6c:	1c0a      	adds	r2, r1, #0
 8002a6e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002a70:	1dbb      	adds	r3, r7, #6
 8002a72:	881b      	ldrh	r3, [r3, #0]
 8002a74:	b2da      	uxtb	r2, r3
 8002a76:	197b      	adds	r3, r7, r5
 8002a78:	8819      	ldrh	r1, [r3, #0]
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	4b23      	ldr	r3, [pc, #140]	@ (8002b0c <I2C_RequestMemoryRead+0xc0>)
 8002a7e:	9300      	str	r3, [sp, #0]
 8002a80:	2300      	movs	r3, #0
 8002a82:	f000 fa41 	bl	8002f08 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a88:	6a39      	ldr	r1, [r7, #32]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	f000 f8b9 	bl	8002c04 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a92:	1e03      	subs	r3, r0, #0
 8002a94:	d001      	beq.n	8002a9a <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e033      	b.n	8002b02 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a9a:	1dbb      	adds	r3, r7, #6
 8002a9c:	881b      	ldrh	r3, [r3, #0]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d107      	bne.n	8002ab2 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002aa2:	2308      	movs	r3, #8
 8002aa4:	18fb      	adds	r3, r7, r3
 8002aa6:	881b      	ldrh	r3, [r3, #0]
 8002aa8:	b2da      	uxtb	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ab0:	e019      	b.n	8002ae6 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ab2:	2308      	movs	r3, #8
 8002ab4:	18fb      	adds	r3, r7, r3
 8002ab6:	881b      	ldrh	r3, [r3, #0]
 8002ab8:	0a1b      	lsrs	r3, r3, #8
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	b2da      	uxtb	r2, r3
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ac4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ac6:	6a39      	ldr	r1, [r7, #32]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	0018      	movs	r0, r3
 8002acc:	f000 f89a 	bl	8002c04 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ad0:	1e03      	subs	r3, r0, #0
 8002ad2:	d001      	beq.n	8002ad8 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e014      	b.n	8002b02 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ad8:	2308      	movs	r3, #8
 8002ada:	18fb      	adds	r3, r7, r3
 8002adc:	881b      	ldrh	r3, [r3, #0]
 8002ade:	b2da      	uxtb	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002ae6:	6a3a      	ldr	r2, [r7, #32]
 8002ae8:	68f8      	ldr	r0, [r7, #12]
 8002aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aec:	9300      	str	r3, [sp, #0]
 8002aee:	0013      	movs	r3, r2
 8002af0:	2200      	movs	r2, #0
 8002af2:	2140      	movs	r1, #64	@ 0x40
 8002af4:	f000 f82e 	bl	8002b54 <I2C_WaitOnFlagUntilTimeout>
 8002af8:	1e03      	subs	r3, r0, #0
 8002afa:	d001      	beq.n	8002b00 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e000      	b.n	8002b02 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	0018      	movs	r0, r3
 8002b04:	46bd      	mov	sp, r7
 8002b06:	b004      	add	sp, #16
 8002b08:	bdb0      	pop	{r4, r5, r7, pc}
 8002b0a:	46c0      	nop			@ (mov r8, r8)
 8002b0c:	80002000 	.word	0x80002000

08002b10 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	2202      	movs	r2, #2
 8002b20:	4013      	ands	r3, r2
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d103      	bne.n	8002b2e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	699b      	ldr	r3, [r3, #24]
 8002b34:	2201      	movs	r2, #1
 8002b36:	4013      	ands	r3, r2
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d007      	beq.n	8002b4c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	699a      	ldr	r2, [r3, #24]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2101      	movs	r1, #1
 8002b48:	430a      	orrs	r2, r1
 8002b4a:	619a      	str	r2, [r3, #24]
  }
}
 8002b4c:	46c0      	nop			@ (mov r8, r8)
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	b002      	add	sp, #8
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	603b      	str	r3, [r7, #0]
 8002b60:	1dfb      	adds	r3, r7, #7
 8002b62:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b64:	e03a      	b.n	8002bdc <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	6839      	ldr	r1, [r7, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	f000 f8d3 	bl	8002d18 <I2C_IsErrorOccurred>
 8002b72:	1e03      	subs	r3, r0, #0
 8002b74:	d001      	beq.n	8002b7a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e040      	b.n	8002bfc <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	d02d      	beq.n	8002bdc <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b80:	f7fe fec6 	bl	8001910 <HAL_GetTick>
 8002b84:	0002      	movs	r2, r0
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	683a      	ldr	r2, [r7, #0]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d302      	bcc.n	8002b96 <I2C_WaitOnFlagUntilTimeout+0x42>
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d122      	bne.n	8002bdc <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	68ba      	ldr	r2, [r7, #8]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	68ba      	ldr	r2, [r7, #8]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	425a      	negs	r2, r3
 8002ba6:	4153      	adcs	r3, r2
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	001a      	movs	r2, r3
 8002bac:	1dfb      	adds	r3, r7, #7
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d113      	bne.n	8002bdc <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb8:	2220      	movs	r2, #32
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2241      	movs	r2, #65	@ 0x41
 8002bc4:	2120      	movs	r1, #32
 8002bc6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2242      	movs	r2, #66	@ 0x42
 8002bcc:	2100      	movs	r1, #0
 8002bce:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2240      	movs	r2, #64	@ 0x40
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e00f      	b.n	8002bfc <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	68ba      	ldr	r2, [r7, #8]
 8002be4:	4013      	ands	r3, r2
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	425a      	negs	r2, r3
 8002bec:	4153      	adcs	r3, r2
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	001a      	movs	r2, r3
 8002bf2:	1dfb      	adds	r3, r7, #7
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d0b5      	beq.n	8002b66 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bfa:	2300      	movs	r3, #0
}
 8002bfc:	0018      	movs	r0, r3
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	b004      	add	sp, #16
 8002c02:	bd80      	pop	{r7, pc}

08002c04 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c10:	e032      	b.n	8002c78 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	68b9      	ldr	r1, [r7, #8]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	0018      	movs	r0, r3
 8002c1a:	f000 f87d 	bl	8002d18 <I2C_IsErrorOccurred>
 8002c1e:	1e03      	subs	r3, r0, #0
 8002c20:	d001      	beq.n	8002c26 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e030      	b.n	8002c88 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	3301      	adds	r3, #1
 8002c2a:	d025      	beq.n	8002c78 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c2c:	f7fe fe70 	bl	8001910 <HAL_GetTick>
 8002c30:	0002      	movs	r2, r0
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d302      	bcc.n	8002c42 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d11a      	bne.n	8002c78 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	2202      	movs	r2, #2
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d013      	beq.n	8002c78 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c54:	2220      	movs	r2, #32
 8002c56:	431a      	orrs	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2241      	movs	r2, #65	@ 0x41
 8002c60:	2120      	movs	r1, #32
 8002c62:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2242      	movs	r2, #66	@ 0x42
 8002c68:	2100      	movs	r1, #0
 8002c6a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2240      	movs	r2, #64	@ 0x40
 8002c70:	2100      	movs	r1, #0
 8002c72:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e007      	b.n	8002c88 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	699b      	ldr	r3, [r3, #24]
 8002c7e:	2202      	movs	r2, #2
 8002c80:	4013      	ands	r3, r2
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d1c5      	bne.n	8002c12 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	0018      	movs	r0, r3
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	b004      	add	sp, #16
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c9c:	e02f      	b.n	8002cfe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	68b9      	ldr	r1, [r7, #8]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f000 f837 	bl	8002d18 <I2C_IsErrorOccurred>
 8002caa:	1e03      	subs	r3, r0, #0
 8002cac:	d001      	beq.n	8002cb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e02d      	b.n	8002d0e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cb2:	f7fe fe2d 	bl	8001910 <HAL_GetTick>
 8002cb6:	0002      	movs	r2, r0
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	68ba      	ldr	r2, [r7, #8]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d302      	bcc.n	8002cc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d11a      	bne.n	8002cfe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	2220      	movs	r2, #32
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	2b20      	cmp	r3, #32
 8002cd4:	d013      	beq.n	8002cfe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cda:	2220      	movs	r2, #32
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2241      	movs	r2, #65	@ 0x41
 8002ce6:	2120      	movs	r1, #32
 8002ce8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2242      	movs	r2, #66	@ 0x42
 8002cee:	2100      	movs	r1, #0
 8002cf0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2240      	movs	r2, #64	@ 0x40
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e007      	b.n	8002d0e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	2220      	movs	r2, #32
 8002d06:	4013      	ands	r3, r2
 8002d08:	2b20      	cmp	r3, #32
 8002d0a:	d1c8      	bne.n	8002c9e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	0018      	movs	r0, r3
 8002d10:	46bd      	mov	sp, r7
 8002d12:	b004      	add	sp, #16
 8002d14:	bd80      	pop	{r7, pc}
	...

08002d18 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b08a      	sub	sp, #40	@ 0x28
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	60f8      	str	r0, [r7, #12]
 8002d20:	60b9      	str	r1, [r7, #8]
 8002d22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d24:	2327      	movs	r3, #39	@ 0x27
 8002d26:	18fb      	adds	r3, r7, r3
 8002d28:	2200      	movs	r2, #0
 8002d2a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002d34:	2300      	movs	r3, #0
 8002d36:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	2210      	movs	r2, #16
 8002d40:	4013      	ands	r3, r2
 8002d42:	d100      	bne.n	8002d46 <I2C_IsErrorOccurred+0x2e>
 8002d44:	e079      	b.n	8002e3a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2210      	movs	r2, #16
 8002d4c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d4e:	e057      	b.n	8002e00 <I2C_IsErrorOccurred+0xe8>
 8002d50:	2227      	movs	r2, #39	@ 0x27
 8002d52:	18bb      	adds	r3, r7, r2
 8002d54:	18ba      	adds	r2, r7, r2
 8002d56:	7812      	ldrb	r2, [r2, #0]
 8002d58:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	d04f      	beq.n	8002e00 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d60:	f7fe fdd6 	bl	8001910 <HAL_GetTick>
 8002d64:	0002      	movs	r2, r0
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	68ba      	ldr	r2, [r7, #8]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d302      	bcc.n	8002d76 <I2C_IsErrorOccurred+0x5e>
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d144      	bne.n	8002e00 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	685a      	ldr	r2, [r3, #4]
 8002d7c:	2380      	movs	r3, #128	@ 0x80
 8002d7e:	01db      	lsls	r3, r3, #7
 8002d80:	4013      	ands	r3, r2
 8002d82:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002d84:	2013      	movs	r0, #19
 8002d86:	183b      	adds	r3, r7, r0
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	2142      	movs	r1, #66	@ 0x42
 8002d8c:	5c52      	ldrb	r2, [r2, r1]
 8002d8e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	699a      	ldr	r2, [r3, #24]
 8002d96:	2380      	movs	r3, #128	@ 0x80
 8002d98:	021b      	lsls	r3, r3, #8
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	2380      	movs	r3, #128	@ 0x80
 8002d9e:	021b      	lsls	r3, r3, #8
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d126      	bne.n	8002df2 <I2C_IsErrorOccurred+0xda>
 8002da4:	697a      	ldr	r2, [r7, #20]
 8002da6:	2380      	movs	r3, #128	@ 0x80
 8002da8:	01db      	lsls	r3, r3, #7
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d021      	beq.n	8002df2 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002dae:	183b      	adds	r3, r7, r0
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	2b20      	cmp	r3, #32
 8002db4:	d01d      	beq.n	8002df2 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	685a      	ldr	r2, [r3, #4]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2180      	movs	r1, #128	@ 0x80
 8002dc2:	01c9      	lsls	r1, r1, #7
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002dc8:	f7fe fda2 	bl	8001910 <HAL_GetTick>
 8002dcc:	0003      	movs	r3, r0
 8002dce:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dd0:	e00f      	b.n	8002df2 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002dd2:	f7fe fd9d 	bl	8001910 <HAL_GetTick>
 8002dd6:	0002      	movs	r2, r0
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b19      	cmp	r3, #25
 8002dde:	d908      	bls.n	8002df2 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002de0:	6a3b      	ldr	r3, [r7, #32]
 8002de2:	2220      	movs	r2, #32
 8002de4:	4313      	orrs	r3, r2
 8002de6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002de8:	2327      	movs	r3, #39	@ 0x27
 8002dea:	18fb      	adds	r3, r7, r3
 8002dec:	2201      	movs	r2, #1
 8002dee:	701a      	strb	r2, [r3, #0]

              break;
 8002df0:	e006      	b.n	8002e00 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	2220      	movs	r2, #32
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	2b20      	cmp	r3, #32
 8002dfe:	d1e8      	bne.n	8002dd2 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	699b      	ldr	r3, [r3, #24]
 8002e06:	2220      	movs	r2, #32
 8002e08:	4013      	ands	r3, r2
 8002e0a:	2b20      	cmp	r3, #32
 8002e0c:	d004      	beq.n	8002e18 <I2C_IsErrorOccurred+0x100>
 8002e0e:	2327      	movs	r3, #39	@ 0x27
 8002e10:	18fb      	adds	r3, r7, r3
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d09b      	beq.n	8002d50 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002e18:	2327      	movs	r3, #39	@ 0x27
 8002e1a:	18fb      	adds	r3, r7, r3
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d103      	bne.n	8002e2a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2220      	movs	r2, #32
 8002e28:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002e2a:	6a3b      	ldr	r3, [r7, #32]
 8002e2c:	2204      	movs	r2, #4
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002e32:	2327      	movs	r3, #39	@ 0x27
 8002e34:	18fb      	adds	r3, r7, r3
 8002e36:	2201      	movs	r2, #1
 8002e38:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	699b      	ldr	r3, [r3, #24]
 8002e40:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	2380      	movs	r3, #128	@ 0x80
 8002e46:	005b      	lsls	r3, r3, #1
 8002e48:	4013      	ands	r3, r2
 8002e4a:	d00c      	beq.n	8002e66 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002e4c:	6a3b      	ldr	r3, [r7, #32]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	4313      	orrs	r3, r2
 8002e52:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2280      	movs	r2, #128	@ 0x80
 8002e5a:	0052      	lsls	r2, r2, #1
 8002e5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e5e:	2327      	movs	r3, #39	@ 0x27
 8002e60:	18fb      	adds	r3, r7, r3
 8002e62:	2201      	movs	r2, #1
 8002e64:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	2380      	movs	r3, #128	@ 0x80
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	d00c      	beq.n	8002e8a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002e70:	6a3b      	ldr	r3, [r7, #32]
 8002e72:	2208      	movs	r2, #8
 8002e74:	4313      	orrs	r3, r2
 8002e76:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2280      	movs	r2, #128	@ 0x80
 8002e7e:	00d2      	lsls	r2, r2, #3
 8002e80:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e82:	2327      	movs	r3, #39	@ 0x27
 8002e84:	18fb      	adds	r3, r7, r3
 8002e86:	2201      	movs	r2, #1
 8002e88:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002e8a:	69ba      	ldr	r2, [r7, #24]
 8002e8c:	2380      	movs	r3, #128	@ 0x80
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4013      	ands	r3, r2
 8002e92:	d00c      	beq.n	8002eae <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e94:	6a3b      	ldr	r3, [r7, #32]
 8002e96:	2202      	movs	r2, #2
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2280      	movs	r2, #128	@ 0x80
 8002ea2:	0092      	lsls	r2, r2, #2
 8002ea4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ea6:	2327      	movs	r3, #39	@ 0x27
 8002ea8:	18fb      	adds	r3, r7, r3
 8002eaa:	2201      	movs	r2, #1
 8002eac:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002eae:	2327      	movs	r3, #39	@ 0x27
 8002eb0:	18fb      	adds	r3, r7, r3
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d01d      	beq.n	8002ef4 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	0018      	movs	r0, r3
 8002ebc:	f7ff fe28 	bl	8002b10 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	685a      	ldr	r2, [r3, #4]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	490e      	ldr	r1, [pc, #56]	@ (8002f04 <I2C_IsErrorOccurred+0x1ec>)
 8002ecc:	400a      	ands	r2, r1
 8002ece:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ed4:	6a3b      	ldr	r3, [r7, #32]
 8002ed6:	431a      	orrs	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2241      	movs	r2, #65	@ 0x41
 8002ee0:	2120      	movs	r1, #32
 8002ee2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2242      	movs	r2, #66	@ 0x42
 8002ee8:	2100      	movs	r1, #0
 8002eea:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2240      	movs	r2, #64	@ 0x40
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002ef4:	2327      	movs	r3, #39	@ 0x27
 8002ef6:	18fb      	adds	r3, r7, r3
 8002ef8:	781b      	ldrb	r3, [r3, #0]
}
 8002efa:	0018      	movs	r0, r3
 8002efc:	46bd      	mov	sp, r7
 8002efe:	b00a      	add	sp, #40	@ 0x28
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	46c0      	nop			@ (mov r8, r8)
 8002f04:	fe00e800 	.word	0xfe00e800

08002f08 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002f08:	b590      	push	{r4, r7, lr}
 8002f0a:	b087      	sub	sp, #28
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	0008      	movs	r0, r1
 8002f12:	0011      	movs	r1, r2
 8002f14:	607b      	str	r3, [r7, #4]
 8002f16:	240a      	movs	r4, #10
 8002f18:	193b      	adds	r3, r7, r4
 8002f1a:	1c02      	adds	r2, r0, #0
 8002f1c:	801a      	strh	r2, [r3, #0]
 8002f1e:	2009      	movs	r0, #9
 8002f20:	183b      	adds	r3, r7, r0
 8002f22:	1c0a      	adds	r2, r1, #0
 8002f24:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f26:	193b      	adds	r3, r7, r4
 8002f28:	881b      	ldrh	r3, [r3, #0]
 8002f2a:	059b      	lsls	r3, r3, #22
 8002f2c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f2e:	183b      	adds	r3, r7, r0
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	0419      	lsls	r1, r3, #16
 8002f34:	23ff      	movs	r3, #255	@ 0xff
 8002f36:	041b      	lsls	r3, r3, #16
 8002f38:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f3a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f42:	4313      	orrs	r3, r2
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	085b      	lsrs	r3, r3, #1
 8002f48:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f52:	0d51      	lsrs	r1, r2, #21
 8002f54:	2280      	movs	r2, #128	@ 0x80
 8002f56:	00d2      	lsls	r2, r2, #3
 8002f58:	400a      	ands	r2, r1
 8002f5a:	4907      	ldr	r1, [pc, #28]	@ (8002f78 <I2C_TransferConfig+0x70>)
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	43d2      	mvns	r2, r2
 8002f60:	401a      	ands	r2, r3
 8002f62:	0011      	movs	r1, r2
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	697a      	ldr	r2, [r7, #20]
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002f6e:	46c0      	nop			@ (mov r8, r8)
 8002f70:	46bd      	mov	sp, r7
 8002f72:	b007      	add	sp, #28
 8002f74:	bd90      	pop	{r4, r7, pc}
 8002f76:	46c0      	nop			@ (mov r8, r8)
 8002f78:	03ff63ff 	.word	0x03ff63ff

08002f7c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2241      	movs	r2, #65	@ 0x41
 8002f8a:	5c9b      	ldrb	r3, [r3, r2]
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b20      	cmp	r3, #32
 8002f90:	d138      	bne.n	8003004 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2240      	movs	r2, #64	@ 0x40
 8002f96:	5c9b      	ldrb	r3, [r3, r2]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d101      	bne.n	8002fa0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	e032      	b.n	8003006 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2240      	movs	r2, #64	@ 0x40
 8002fa4:	2101      	movs	r1, #1
 8002fa6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2241      	movs	r2, #65	@ 0x41
 8002fac:	2124      	movs	r1, #36	@ 0x24
 8002fae:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2101      	movs	r1, #1
 8002fbc:	438a      	bics	r2, r1
 8002fbe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4911      	ldr	r1, [pc, #68]	@ (8003010 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002fcc:	400a      	ands	r2, r1
 8002fce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	6819      	ldr	r1, [r3, #0]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	683a      	ldr	r2, [r7, #0]
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2101      	movs	r1, #1
 8002fec:	430a      	orrs	r2, r1
 8002fee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2241      	movs	r2, #65	@ 0x41
 8002ff4:	2120      	movs	r1, #32
 8002ff6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2240      	movs	r2, #64	@ 0x40
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003000:	2300      	movs	r3, #0
 8003002:	e000      	b.n	8003006 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003004:	2302      	movs	r3, #2
  }
}
 8003006:	0018      	movs	r0, r3
 8003008:	46bd      	mov	sp, r7
 800300a:	b002      	add	sp, #8
 800300c:	bd80      	pop	{r7, pc}
 800300e:	46c0      	nop			@ (mov r8, r8)
 8003010:	ffffefff 	.word	0xffffefff

08003014 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2241      	movs	r2, #65	@ 0x41
 8003022:	5c9b      	ldrb	r3, [r3, r2]
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b20      	cmp	r3, #32
 8003028:	d139      	bne.n	800309e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2240      	movs	r2, #64	@ 0x40
 800302e:	5c9b      	ldrb	r3, [r3, r2]
 8003030:	2b01      	cmp	r3, #1
 8003032:	d101      	bne.n	8003038 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003034:	2302      	movs	r3, #2
 8003036:	e033      	b.n	80030a0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2240      	movs	r2, #64	@ 0x40
 800303c:	2101      	movs	r1, #1
 800303e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2241      	movs	r2, #65	@ 0x41
 8003044:	2124      	movs	r1, #36	@ 0x24
 8003046:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2101      	movs	r1, #1
 8003054:	438a      	bics	r2, r1
 8003056:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	4a11      	ldr	r2, [pc, #68]	@ (80030a8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003064:	4013      	ands	r3, r2
 8003066:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	021b      	lsls	r3, r3, #8
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	4313      	orrs	r3, r2
 8003070:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68fa      	ldr	r2, [r7, #12]
 8003078:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2101      	movs	r1, #1
 8003086:	430a      	orrs	r2, r1
 8003088:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2241      	movs	r2, #65	@ 0x41
 800308e:	2120      	movs	r1, #32
 8003090:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2240      	movs	r2, #64	@ 0x40
 8003096:	2100      	movs	r1, #0
 8003098:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800309a:	2300      	movs	r3, #0
 800309c:	e000      	b.n	80030a0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800309e:	2302      	movs	r3, #2
  }
}
 80030a0:	0018      	movs	r0, r3
 80030a2:	46bd      	mov	sp, r7
 80030a4:	b004      	add	sp, #16
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	fffff0ff 	.word	0xfffff0ff

080030ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030ac:	b5b0      	push	{r4, r5, r7, lr}
 80030ae:	b08a      	sub	sp, #40	@ 0x28
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d102      	bne.n	80030c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	f000 fb6c 	bl	8003798 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030c0:	4bc8      	ldr	r3, [pc, #800]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	220c      	movs	r2, #12
 80030c6:	4013      	ands	r3, r2
 80030c8:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030ca:	4bc6      	ldr	r3, [pc, #792]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80030cc:	68da      	ldr	r2, [r3, #12]
 80030ce:	2380      	movs	r3, #128	@ 0x80
 80030d0:	025b      	lsls	r3, r3, #9
 80030d2:	4013      	ands	r3, r2
 80030d4:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2201      	movs	r2, #1
 80030dc:	4013      	ands	r3, r2
 80030de:	d100      	bne.n	80030e2 <HAL_RCC_OscConfig+0x36>
 80030e0:	e07d      	b.n	80031de <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	2b08      	cmp	r3, #8
 80030e6:	d007      	beq.n	80030f8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	2b0c      	cmp	r3, #12
 80030ec:	d112      	bne.n	8003114 <HAL_RCC_OscConfig+0x68>
 80030ee:	69ba      	ldr	r2, [r7, #24]
 80030f0:	2380      	movs	r3, #128	@ 0x80
 80030f2:	025b      	lsls	r3, r3, #9
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d10d      	bne.n	8003114 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030f8:	4bba      	ldr	r3, [pc, #744]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	2380      	movs	r3, #128	@ 0x80
 80030fe:	029b      	lsls	r3, r3, #10
 8003100:	4013      	ands	r3, r2
 8003102:	d100      	bne.n	8003106 <HAL_RCC_OscConfig+0x5a>
 8003104:	e06a      	b.n	80031dc <HAL_RCC_OscConfig+0x130>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d166      	bne.n	80031dc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	f000 fb42 	bl	8003798 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685a      	ldr	r2, [r3, #4]
 8003118:	2380      	movs	r3, #128	@ 0x80
 800311a:	025b      	lsls	r3, r3, #9
 800311c:	429a      	cmp	r2, r3
 800311e:	d107      	bne.n	8003130 <HAL_RCC_OscConfig+0x84>
 8003120:	4bb0      	ldr	r3, [pc, #704]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	4baf      	ldr	r3, [pc, #700]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003126:	2180      	movs	r1, #128	@ 0x80
 8003128:	0249      	lsls	r1, r1, #9
 800312a:	430a      	orrs	r2, r1
 800312c:	601a      	str	r2, [r3, #0]
 800312e:	e027      	b.n	8003180 <HAL_RCC_OscConfig+0xd4>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685a      	ldr	r2, [r3, #4]
 8003134:	23a0      	movs	r3, #160	@ 0xa0
 8003136:	02db      	lsls	r3, r3, #11
 8003138:	429a      	cmp	r2, r3
 800313a:	d10e      	bne.n	800315a <HAL_RCC_OscConfig+0xae>
 800313c:	4ba9      	ldr	r3, [pc, #676]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	4ba8      	ldr	r3, [pc, #672]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003142:	2180      	movs	r1, #128	@ 0x80
 8003144:	02c9      	lsls	r1, r1, #11
 8003146:	430a      	orrs	r2, r1
 8003148:	601a      	str	r2, [r3, #0]
 800314a:	4ba6      	ldr	r3, [pc, #664]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	4ba5      	ldr	r3, [pc, #660]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003150:	2180      	movs	r1, #128	@ 0x80
 8003152:	0249      	lsls	r1, r1, #9
 8003154:	430a      	orrs	r2, r1
 8003156:	601a      	str	r2, [r3, #0]
 8003158:	e012      	b.n	8003180 <HAL_RCC_OscConfig+0xd4>
 800315a:	4ba2      	ldr	r3, [pc, #648]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	4ba1      	ldr	r3, [pc, #644]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003160:	49a1      	ldr	r1, [pc, #644]	@ (80033e8 <HAL_RCC_OscConfig+0x33c>)
 8003162:	400a      	ands	r2, r1
 8003164:	601a      	str	r2, [r3, #0]
 8003166:	4b9f      	ldr	r3, [pc, #636]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	2380      	movs	r3, #128	@ 0x80
 800316c:	025b      	lsls	r3, r3, #9
 800316e:	4013      	ands	r3, r2
 8003170:	60fb      	str	r3, [r7, #12]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	4b9b      	ldr	r3, [pc, #620]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	4b9a      	ldr	r3, [pc, #616]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 800317a:	499c      	ldr	r1, [pc, #624]	@ (80033ec <HAL_RCC_OscConfig+0x340>)
 800317c:	400a      	ands	r2, r1
 800317e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d014      	beq.n	80031b2 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003188:	f7fe fbc2 	bl	8001910 <HAL_GetTick>
 800318c:	0003      	movs	r3, r0
 800318e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003190:	e008      	b.n	80031a4 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003192:	f7fe fbbd 	bl	8001910 <HAL_GetTick>
 8003196:	0002      	movs	r2, r0
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	2b64      	cmp	r3, #100	@ 0x64
 800319e:	d901      	bls.n	80031a4 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e2f9      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80031a4:	4b8f      	ldr	r3, [pc, #572]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	2380      	movs	r3, #128	@ 0x80
 80031aa:	029b      	lsls	r3, r3, #10
 80031ac:	4013      	ands	r3, r2
 80031ae:	d0f0      	beq.n	8003192 <HAL_RCC_OscConfig+0xe6>
 80031b0:	e015      	b.n	80031de <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b2:	f7fe fbad 	bl	8001910 <HAL_GetTick>
 80031b6:	0003      	movs	r3, r0
 80031b8:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80031ba:	e008      	b.n	80031ce <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031bc:	f7fe fba8 	bl	8001910 <HAL_GetTick>
 80031c0:	0002      	movs	r2, r0
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b64      	cmp	r3, #100	@ 0x64
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e2e4      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80031ce:	4b85      	ldr	r3, [pc, #532]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	2380      	movs	r3, #128	@ 0x80
 80031d4:	029b      	lsls	r3, r3, #10
 80031d6:	4013      	ands	r3, r2
 80031d8:	d1f0      	bne.n	80031bc <HAL_RCC_OscConfig+0x110>
 80031da:	e000      	b.n	80031de <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031dc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	2202      	movs	r2, #2
 80031e4:	4013      	ands	r3, r2
 80031e6:	d100      	bne.n	80031ea <HAL_RCC_OscConfig+0x13e>
 80031e8:	e099      	b.n	800331e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80031f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f2:	2220      	movs	r2, #32
 80031f4:	4013      	ands	r3, r2
 80031f6:	d009      	beq.n	800320c <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80031f8:	4b7a      	ldr	r3, [pc, #488]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	4b79      	ldr	r3, [pc, #484]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80031fe:	2120      	movs	r1, #32
 8003200:	430a      	orrs	r2, r1
 8003202:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003206:	2220      	movs	r2, #32
 8003208:	4393      	bics	r3, r2
 800320a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	2b04      	cmp	r3, #4
 8003210:	d005      	beq.n	800321e <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	2b0c      	cmp	r3, #12
 8003216:	d13e      	bne.n	8003296 <HAL_RCC_OscConfig+0x1ea>
 8003218:	69bb      	ldr	r3, [r7, #24]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d13b      	bne.n	8003296 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800321e:	4b71      	ldr	r3, [pc, #452]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2204      	movs	r2, #4
 8003224:	4013      	ands	r3, r2
 8003226:	d004      	beq.n	8003232 <HAL_RCC_OscConfig+0x186>
 8003228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800322a:	2b00      	cmp	r3, #0
 800322c:	d101      	bne.n	8003232 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e2b2      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003232:	4b6c      	ldr	r3, [pc, #432]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	4a6e      	ldr	r2, [pc, #440]	@ (80033f0 <HAL_RCC_OscConfig+0x344>)
 8003238:	4013      	ands	r3, r2
 800323a:	0019      	movs	r1, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	021a      	lsls	r2, r3, #8
 8003242:	4b68      	ldr	r3, [pc, #416]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003244:	430a      	orrs	r2, r1
 8003246:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003248:	4b66      	ldr	r3, [pc, #408]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	2209      	movs	r2, #9
 800324e:	4393      	bics	r3, r2
 8003250:	0019      	movs	r1, r3
 8003252:	4b64      	ldr	r3, [pc, #400]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003254:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003256:	430a      	orrs	r2, r1
 8003258:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800325a:	f000 fbeb 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 800325e:	0001      	movs	r1, r0
 8003260:	4b60      	ldr	r3, [pc, #384]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	091b      	lsrs	r3, r3, #4
 8003266:	220f      	movs	r2, #15
 8003268:	4013      	ands	r3, r2
 800326a:	4a62      	ldr	r2, [pc, #392]	@ (80033f4 <HAL_RCC_OscConfig+0x348>)
 800326c:	5cd3      	ldrb	r3, [r2, r3]
 800326e:	000a      	movs	r2, r1
 8003270:	40da      	lsrs	r2, r3
 8003272:	4b61      	ldr	r3, [pc, #388]	@ (80033f8 <HAL_RCC_OscConfig+0x34c>)
 8003274:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003276:	4b61      	ldr	r3, [pc, #388]	@ (80033fc <HAL_RCC_OscConfig+0x350>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2513      	movs	r5, #19
 800327c:	197c      	adds	r4, r7, r5
 800327e:	0018      	movs	r0, r3
 8003280:	f7fe fb00 	bl	8001884 <HAL_InitTick>
 8003284:	0003      	movs	r3, r0
 8003286:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003288:	197b      	adds	r3, r7, r5
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d046      	beq.n	800331e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8003290:	197b      	adds	r3, r7, r5
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	e280      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003298:	2b00      	cmp	r3, #0
 800329a:	d027      	beq.n	80032ec <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800329c:	4b51      	ldr	r3, [pc, #324]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2209      	movs	r2, #9
 80032a2:	4393      	bics	r3, r2
 80032a4:	0019      	movs	r1, r3
 80032a6:	4b4f      	ldr	r3, [pc, #316]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80032a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032aa:	430a      	orrs	r2, r1
 80032ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ae:	f7fe fb2f 	bl	8001910 <HAL_GetTick>
 80032b2:	0003      	movs	r3, r0
 80032b4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032b6:	e008      	b.n	80032ca <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032b8:	f7fe fb2a 	bl	8001910 <HAL_GetTick>
 80032bc:	0002      	movs	r2, r0
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e266      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032ca:	4b46      	ldr	r3, [pc, #280]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2204      	movs	r2, #4
 80032d0:	4013      	ands	r3, r2
 80032d2:	d0f1      	beq.n	80032b8 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032d4:	4b43      	ldr	r3, [pc, #268]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	4a45      	ldr	r2, [pc, #276]	@ (80033f0 <HAL_RCC_OscConfig+0x344>)
 80032da:	4013      	ands	r3, r2
 80032dc:	0019      	movs	r1, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	021a      	lsls	r2, r3, #8
 80032e4:	4b3f      	ldr	r3, [pc, #252]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80032e6:	430a      	orrs	r2, r1
 80032e8:	605a      	str	r2, [r3, #4]
 80032ea:	e018      	b.n	800331e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032ec:	4b3d      	ldr	r3, [pc, #244]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	4b3c      	ldr	r3, [pc, #240]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80032f2:	2101      	movs	r1, #1
 80032f4:	438a      	bics	r2, r1
 80032f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032f8:	f7fe fb0a 	bl	8001910 <HAL_GetTick>
 80032fc:	0003      	movs	r3, r0
 80032fe:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003300:	e008      	b.n	8003314 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003302:	f7fe fb05 	bl	8001910 <HAL_GetTick>
 8003306:	0002      	movs	r2, r0
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b02      	cmp	r3, #2
 800330e:	d901      	bls.n	8003314 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e241      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003314:	4b33      	ldr	r3, [pc, #204]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2204      	movs	r2, #4
 800331a:	4013      	ands	r3, r2
 800331c:	d1f1      	bne.n	8003302 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2210      	movs	r2, #16
 8003324:	4013      	ands	r3, r2
 8003326:	d100      	bne.n	800332a <HAL_RCC_OscConfig+0x27e>
 8003328:	e0a1      	b.n	800346e <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d140      	bne.n	80033b2 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003330:	4b2c      	ldr	r3, [pc, #176]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	2380      	movs	r3, #128	@ 0x80
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	4013      	ands	r3, r2
 800333a:	d005      	beq.n	8003348 <HAL_RCC_OscConfig+0x29c>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e227      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003348:	4b26      	ldr	r3, [pc, #152]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	4a2c      	ldr	r2, [pc, #176]	@ (8003400 <HAL_RCC_OscConfig+0x354>)
 800334e:	4013      	ands	r3, r2
 8003350:	0019      	movs	r1, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a1a      	ldr	r2, [r3, #32]
 8003356:	4b23      	ldr	r3, [pc, #140]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003358:	430a      	orrs	r2, r1
 800335a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800335c:	4b21      	ldr	r3, [pc, #132]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	021b      	lsls	r3, r3, #8
 8003362:	0a19      	lsrs	r1, r3, #8
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	69db      	ldr	r3, [r3, #28]
 8003368:	061a      	lsls	r2, r3, #24
 800336a:	4b1e      	ldr	r3, [pc, #120]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 800336c:	430a      	orrs	r2, r1
 800336e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a1b      	ldr	r3, [r3, #32]
 8003374:	0b5b      	lsrs	r3, r3, #13
 8003376:	3301      	adds	r3, #1
 8003378:	2280      	movs	r2, #128	@ 0x80
 800337a:	0212      	lsls	r2, r2, #8
 800337c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800337e:	4b19      	ldr	r3, [pc, #100]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	091b      	lsrs	r3, r3, #4
 8003384:	210f      	movs	r1, #15
 8003386:	400b      	ands	r3, r1
 8003388:	491a      	ldr	r1, [pc, #104]	@ (80033f4 <HAL_RCC_OscConfig+0x348>)
 800338a:	5ccb      	ldrb	r3, [r1, r3]
 800338c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800338e:	4b1a      	ldr	r3, [pc, #104]	@ (80033f8 <HAL_RCC_OscConfig+0x34c>)
 8003390:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003392:	4b1a      	ldr	r3, [pc, #104]	@ (80033fc <HAL_RCC_OscConfig+0x350>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2513      	movs	r5, #19
 8003398:	197c      	adds	r4, r7, r5
 800339a:	0018      	movs	r0, r3
 800339c:	f7fe fa72 	bl	8001884 <HAL_InitTick>
 80033a0:	0003      	movs	r3, r0
 80033a2:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80033a4:	197b      	adds	r3, r7, r5
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d060      	beq.n	800346e <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80033ac:	197b      	adds	r3, r7, r5
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	e1f2      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d03f      	beq.n	800343a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80033ba:	4b0a      	ldr	r3, [pc, #40]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	4b09      	ldr	r3, [pc, #36]	@ (80033e4 <HAL_RCC_OscConfig+0x338>)
 80033c0:	2180      	movs	r1, #128	@ 0x80
 80033c2:	0049      	lsls	r1, r1, #1
 80033c4:	430a      	orrs	r2, r1
 80033c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033c8:	f7fe faa2 	bl	8001910 <HAL_GetTick>
 80033cc:	0003      	movs	r3, r0
 80033ce:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80033d0:	e018      	b.n	8003404 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033d2:	f7fe fa9d 	bl	8001910 <HAL_GetTick>
 80033d6:	0002      	movs	r2, r0
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d911      	bls.n	8003404 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e1d9      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
 80033e4:	40021000 	.word	0x40021000
 80033e8:	fffeffff 	.word	0xfffeffff
 80033ec:	fffbffff 	.word	0xfffbffff
 80033f0:	ffffe0ff 	.word	0xffffe0ff
 80033f4:	08007278 	.word	0x08007278
 80033f8:	20000000 	.word	0x20000000
 80033fc:	20000004 	.word	0x20000004
 8003400:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003404:	4bc9      	ldr	r3, [pc, #804]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	2380      	movs	r3, #128	@ 0x80
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	4013      	ands	r3, r2
 800340e:	d0e0      	beq.n	80033d2 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003410:	4bc6      	ldr	r3, [pc, #792]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	4ac6      	ldr	r2, [pc, #792]	@ (8003730 <HAL_RCC_OscConfig+0x684>)
 8003416:	4013      	ands	r3, r2
 8003418:	0019      	movs	r1, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a1a      	ldr	r2, [r3, #32]
 800341e:	4bc3      	ldr	r3, [pc, #780]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003420:	430a      	orrs	r2, r1
 8003422:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003424:	4bc1      	ldr	r3, [pc, #772]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	021b      	lsls	r3, r3, #8
 800342a:	0a19      	lsrs	r1, r3, #8
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	69db      	ldr	r3, [r3, #28]
 8003430:	061a      	lsls	r2, r3, #24
 8003432:	4bbe      	ldr	r3, [pc, #760]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003434:	430a      	orrs	r2, r1
 8003436:	605a      	str	r2, [r3, #4]
 8003438:	e019      	b.n	800346e <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800343a:	4bbc      	ldr	r3, [pc, #752]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	4bbb      	ldr	r3, [pc, #748]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003440:	49bc      	ldr	r1, [pc, #752]	@ (8003734 <HAL_RCC_OscConfig+0x688>)
 8003442:	400a      	ands	r2, r1
 8003444:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003446:	f7fe fa63 	bl	8001910 <HAL_GetTick>
 800344a:	0003      	movs	r3, r0
 800344c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800344e:	e008      	b.n	8003462 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003450:	f7fe fa5e 	bl	8001910 <HAL_GetTick>
 8003454:	0002      	movs	r2, r0
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	2b02      	cmp	r3, #2
 800345c:	d901      	bls.n	8003462 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e19a      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003462:	4bb2      	ldr	r3, [pc, #712]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	2380      	movs	r3, #128	@ 0x80
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	4013      	ands	r3, r2
 800346c:	d1f0      	bne.n	8003450 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2208      	movs	r2, #8
 8003474:	4013      	ands	r3, r2
 8003476:	d036      	beq.n	80034e6 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d019      	beq.n	80034b4 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003480:	4baa      	ldr	r3, [pc, #680]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003482:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003484:	4ba9      	ldr	r3, [pc, #676]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003486:	2101      	movs	r1, #1
 8003488:	430a      	orrs	r2, r1
 800348a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800348c:	f7fe fa40 	bl	8001910 <HAL_GetTick>
 8003490:	0003      	movs	r3, r0
 8003492:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003494:	e008      	b.n	80034a8 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003496:	f7fe fa3b 	bl	8001910 <HAL_GetTick>
 800349a:	0002      	movs	r2, r0
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e177      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80034a8:	4ba0      	ldr	r3, [pc, #640]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80034aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034ac:	2202      	movs	r2, #2
 80034ae:	4013      	ands	r3, r2
 80034b0:	d0f1      	beq.n	8003496 <HAL_RCC_OscConfig+0x3ea>
 80034b2:	e018      	b.n	80034e6 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034b4:	4b9d      	ldr	r3, [pc, #628]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80034b6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80034b8:	4b9c      	ldr	r3, [pc, #624]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80034ba:	2101      	movs	r1, #1
 80034bc:	438a      	bics	r2, r1
 80034be:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034c0:	f7fe fa26 	bl	8001910 <HAL_GetTick>
 80034c4:	0003      	movs	r3, r0
 80034c6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80034c8:	e008      	b.n	80034dc <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034ca:	f7fe fa21 	bl	8001910 <HAL_GetTick>
 80034ce:	0002      	movs	r2, r0
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d901      	bls.n	80034dc <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e15d      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80034dc:	4b93      	ldr	r3, [pc, #588]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80034de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034e0:	2202      	movs	r2, #2
 80034e2:	4013      	ands	r3, r2
 80034e4:	d1f1      	bne.n	80034ca <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2204      	movs	r2, #4
 80034ec:	4013      	ands	r3, r2
 80034ee:	d100      	bne.n	80034f2 <HAL_RCC_OscConfig+0x446>
 80034f0:	e0ae      	b.n	8003650 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034f2:	2023      	movs	r0, #35	@ 0x23
 80034f4:	183b      	adds	r3, r7, r0
 80034f6:	2200      	movs	r2, #0
 80034f8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034fa:	4b8c      	ldr	r3, [pc, #560]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80034fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034fe:	2380      	movs	r3, #128	@ 0x80
 8003500:	055b      	lsls	r3, r3, #21
 8003502:	4013      	ands	r3, r2
 8003504:	d109      	bne.n	800351a <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003506:	4b89      	ldr	r3, [pc, #548]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003508:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800350a:	4b88      	ldr	r3, [pc, #544]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 800350c:	2180      	movs	r1, #128	@ 0x80
 800350e:	0549      	lsls	r1, r1, #21
 8003510:	430a      	orrs	r2, r1
 8003512:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003514:	183b      	adds	r3, r7, r0
 8003516:	2201      	movs	r2, #1
 8003518:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800351a:	4b87      	ldr	r3, [pc, #540]	@ (8003738 <HAL_RCC_OscConfig+0x68c>)
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	2380      	movs	r3, #128	@ 0x80
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	4013      	ands	r3, r2
 8003524:	d11a      	bne.n	800355c <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003526:	4b84      	ldr	r3, [pc, #528]	@ (8003738 <HAL_RCC_OscConfig+0x68c>)
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	4b83      	ldr	r3, [pc, #524]	@ (8003738 <HAL_RCC_OscConfig+0x68c>)
 800352c:	2180      	movs	r1, #128	@ 0x80
 800352e:	0049      	lsls	r1, r1, #1
 8003530:	430a      	orrs	r2, r1
 8003532:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003534:	f7fe f9ec 	bl	8001910 <HAL_GetTick>
 8003538:	0003      	movs	r3, r0
 800353a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800353c:	e008      	b.n	8003550 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800353e:	f7fe f9e7 	bl	8001910 <HAL_GetTick>
 8003542:	0002      	movs	r2, r0
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	2b64      	cmp	r3, #100	@ 0x64
 800354a:	d901      	bls.n	8003550 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	e123      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003550:	4b79      	ldr	r3, [pc, #484]	@ (8003738 <HAL_RCC_OscConfig+0x68c>)
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	2380      	movs	r3, #128	@ 0x80
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	4013      	ands	r3, r2
 800355a:	d0f0      	beq.n	800353e <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689a      	ldr	r2, [r3, #8]
 8003560:	2380      	movs	r3, #128	@ 0x80
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	429a      	cmp	r2, r3
 8003566:	d107      	bne.n	8003578 <HAL_RCC_OscConfig+0x4cc>
 8003568:	4b70      	ldr	r3, [pc, #448]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 800356a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800356c:	4b6f      	ldr	r3, [pc, #444]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 800356e:	2180      	movs	r1, #128	@ 0x80
 8003570:	0049      	lsls	r1, r1, #1
 8003572:	430a      	orrs	r2, r1
 8003574:	651a      	str	r2, [r3, #80]	@ 0x50
 8003576:	e031      	b.n	80035dc <HAL_RCC_OscConfig+0x530>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d10c      	bne.n	800359a <HAL_RCC_OscConfig+0x4ee>
 8003580:	4b6a      	ldr	r3, [pc, #424]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003582:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003584:	4b69      	ldr	r3, [pc, #420]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003586:	496b      	ldr	r1, [pc, #428]	@ (8003734 <HAL_RCC_OscConfig+0x688>)
 8003588:	400a      	ands	r2, r1
 800358a:	651a      	str	r2, [r3, #80]	@ 0x50
 800358c:	4b67      	ldr	r3, [pc, #412]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 800358e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003590:	4b66      	ldr	r3, [pc, #408]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003592:	496a      	ldr	r1, [pc, #424]	@ (800373c <HAL_RCC_OscConfig+0x690>)
 8003594:	400a      	ands	r2, r1
 8003596:	651a      	str	r2, [r3, #80]	@ 0x50
 8003598:	e020      	b.n	80035dc <HAL_RCC_OscConfig+0x530>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	689a      	ldr	r2, [r3, #8]
 800359e:	23a0      	movs	r3, #160	@ 0xa0
 80035a0:	00db      	lsls	r3, r3, #3
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d10e      	bne.n	80035c4 <HAL_RCC_OscConfig+0x518>
 80035a6:	4b61      	ldr	r3, [pc, #388]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80035a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80035aa:	4b60      	ldr	r3, [pc, #384]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80035ac:	2180      	movs	r1, #128	@ 0x80
 80035ae:	00c9      	lsls	r1, r1, #3
 80035b0:	430a      	orrs	r2, r1
 80035b2:	651a      	str	r2, [r3, #80]	@ 0x50
 80035b4:	4b5d      	ldr	r3, [pc, #372]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80035b6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80035b8:	4b5c      	ldr	r3, [pc, #368]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80035ba:	2180      	movs	r1, #128	@ 0x80
 80035bc:	0049      	lsls	r1, r1, #1
 80035be:	430a      	orrs	r2, r1
 80035c0:	651a      	str	r2, [r3, #80]	@ 0x50
 80035c2:	e00b      	b.n	80035dc <HAL_RCC_OscConfig+0x530>
 80035c4:	4b59      	ldr	r3, [pc, #356]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80035c6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80035c8:	4b58      	ldr	r3, [pc, #352]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80035ca:	495a      	ldr	r1, [pc, #360]	@ (8003734 <HAL_RCC_OscConfig+0x688>)
 80035cc:	400a      	ands	r2, r1
 80035ce:	651a      	str	r2, [r3, #80]	@ 0x50
 80035d0:	4b56      	ldr	r3, [pc, #344]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80035d2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80035d4:	4b55      	ldr	r3, [pc, #340]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80035d6:	4959      	ldr	r1, [pc, #356]	@ (800373c <HAL_RCC_OscConfig+0x690>)
 80035d8:	400a      	ands	r2, r1
 80035da:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d015      	beq.n	8003610 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035e4:	f7fe f994 	bl	8001910 <HAL_GetTick>
 80035e8:	0003      	movs	r3, r0
 80035ea:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80035ec:	e009      	b.n	8003602 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035ee:	f7fe f98f 	bl	8001910 <HAL_GetTick>
 80035f2:	0002      	movs	r2, r0
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	4a51      	ldr	r2, [pc, #324]	@ (8003740 <HAL_RCC_OscConfig+0x694>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d901      	bls.n	8003602 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e0ca      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003602:	4b4a      	ldr	r3, [pc, #296]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003604:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003606:	2380      	movs	r3, #128	@ 0x80
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	4013      	ands	r3, r2
 800360c:	d0ef      	beq.n	80035ee <HAL_RCC_OscConfig+0x542>
 800360e:	e014      	b.n	800363a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003610:	f7fe f97e 	bl	8001910 <HAL_GetTick>
 8003614:	0003      	movs	r3, r0
 8003616:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003618:	e009      	b.n	800362e <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800361a:	f7fe f979 	bl	8001910 <HAL_GetTick>
 800361e:	0002      	movs	r2, r0
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	4a46      	ldr	r2, [pc, #280]	@ (8003740 <HAL_RCC_OscConfig+0x694>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d901      	bls.n	800362e <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e0b4      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800362e:	4b3f      	ldr	r3, [pc, #252]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003630:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003632:	2380      	movs	r3, #128	@ 0x80
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	4013      	ands	r3, r2
 8003638:	d1ef      	bne.n	800361a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800363a:	2323      	movs	r3, #35	@ 0x23
 800363c:	18fb      	adds	r3, r7, r3
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	2b01      	cmp	r3, #1
 8003642:	d105      	bne.n	8003650 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003644:	4b39      	ldr	r3, [pc, #228]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003646:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003648:	4b38      	ldr	r3, [pc, #224]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 800364a:	493e      	ldr	r1, [pc, #248]	@ (8003744 <HAL_RCC_OscConfig+0x698>)
 800364c:	400a      	ands	r2, r1
 800364e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003654:	2b00      	cmp	r3, #0
 8003656:	d100      	bne.n	800365a <HAL_RCC_OscConfig+0x5ae>
 8003658:	e09d      	b.n	8003796 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	2b0c      	cmp	r3, #12
 800365e:	d100      	bne.n	8003662 <HAL_RCC_OscConfig+0x5b6>
 8003660:	e076      	b.n	8003750 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003666:	2b02      	cmp	r3, #2
 8003668:	d145      	bne.n	80036f6 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800366a:	4b30      	ldr	r3, [pc, #192]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	4b2f      	ldr	r3, [pc, #188]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003670:	4935      	ldr	r1, [pc, #212]	@ (8003748 <HAL_RCC_OscConfig+0x69c>)
 8003672:	400a      	ands	r2, r1
 8003674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003676:	f7fe f94b 	bl	8001910 <HAL_GetTick>
 800367a:	0003      	movs	r3, r0
 800367c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800367e:	e008      	b.n	8003692 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003680:	f7fe f946 	bl	8001910 <HAL_GetTick>
 8003684:	0002      	movs	r2, r0
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	2b02      	cmp	r3, #2
 800368c:	d901      	bls.n	8003692 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e082      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003692:	4b26      	ldr	r3, [pc, #152]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	2380      	movs	r3, #128	@ 0x80
 8003698:	049b      	lsls	r3, r3, #18
 800369a:	4013      	ands	r3, r2
 800369c:	d1f0      	bne.n	8003680 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800369e:	4b23      	ldr	r3, [pc, #140]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	4a2a      	ldr	r2, [pc, #168]	@ (800374c <HAL_RCC_OscConfig+0x6a0>)
 80036a4:	4013      	ands	r3, r2
 80036a6:	0019      	movs	r1, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b0:	431a      	orrs	r2, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b6:	431a      	orrs	r2, r3
 80036b8:	4b1c      	ldr	r3, [pc, #112]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80036ba:	430a      	orrs	r2, r1
 80036bc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036be:	4b1b      	ldr	r3, [pc, #108]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	4b1a      	ldr	r3, [pc, #104]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80036c4:	2180      	movs	r1, #128	@ 0x80
 80036c6:	0449      	lsls	r1, r1, #17
 80036c8:	430a      	orrs	r2, r1
 80036ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036cc:	f7fe f920 	bl	8001910 <HAL_GetTick>
 80036d0:	0003      	movs	r3, r0
 80036d2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80036d4:	e008      	b.n	80036e8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036d6:	f7fe f91b 	bl	8001910 <HAL_GetTick>
 80036da:	0002      	movs	r2, r0
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d901      	bls.n	80036e8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e057      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80036e8:	4b10      	ldr	r3, [pc, #64]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	2380      	movs	r3, #128	@ 0x80
 80036ee:	049b      	lsls	r3, r3, #18
 80036f0:	4013      	ands	r3, r2
 80036f2:	d0f0      	beq.n	80036d6 <HAL_RCC_OscConfig+0x62a>
 80036f4:	e04f      	b.n	8003796 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036f6:	4b0d      	ldr	r3, [pc, #52]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	4b0c      	ldr	r3, [pc, #48]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 80036fc:	4912      	ldr	r1, [pc, #72]	@ (8003748 <HAL_RCC_OscConfig+0x69c>)
 80036fe:	400a      	ands	r2, r1
 8003700:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003702:	f7fe f905 	bl	8001910 <HAL_GetTick>
 8003706:	0003      	movs	r3, r0
 8003708:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800370c:	f7fe f900 	bl	8001910 <HAL_GetTick>
 8003710:	0002      	movs	r2, r0
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b02      	cmp	r3, #2
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e03c      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800371e:	4b03      	ldr	r3, [pc, #12]	@ (800372c <HAL_RCC_OscConfig+0x680>)
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	2380      	movs	r3, #128	@ 0x80
 8003724:	049b      	lsls	r3, r3, #18
 8003726:	4013      	ands	r3, r2
 8003728:	d1f0      	bne.n	800370c <HAL_RCC_OscConfig+0x660>
 800372a:	e034      	b.n	8003796 <HAL_RCC_OscConfig+0x6ea>
 800372c:	40021000 	.word	0x40021000
 8003730:	ffff1fff 	.word	0xffff1fff
 8003734:	fffffeff 	.word	0xfffffeff
 8003738:	40007000 	.word	0x40007000
 800373c:	fffffbff 	.word	0xfffffbff
 8003740:	00001388 	.word	0x00001388
 8003744:	efffffff 	.word	0xefffffff
 8003748:	feffffff 	.word	0xfeffffff
 800374c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003754:	2b01      	cmp	r3, #1
 8003756:	d101      	bne.n	800375c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e01d      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800375c:	4b10      	ldr	r3, [pc, #64]	@ (80037a0 <HAL_RCC_OscConfig+0x6f4>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003762:	69ba      	ldr	r2, [r7, #24]
 8003764:	2380      	movs	r3, #128	@ 0x80
 8003766:	025b      	lsls	r3, r3, #9
 8003768:	401a      	ands	r2, r3
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800376e:	429a      	cmp	r2, r3
 8003770:	d10f      	bne.n	8003792 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	23f0      	movs	r3, #240	@ 0xf0
 8003776:	039b      	lsls	r3, r3, #14
 8003778:	401a      	ands	r2, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800377e:	429a      	cmp	r2, r3
 8003780:	d107      	bne.n	8003792 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003782:	69ba      	ldr	r2, [r7, #24]
 8003784:	23c0      	movs	r3, #192	@ 0xc0
 8003786:	041b      	lsls	r3, r3, #16
 8003788:	401a      	ands	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800378e:	429a      	cmp	r2, r3
 8003790:	d001      	beq.n	8003796 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e000      	b.n	8003798 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8003796:	2300      	movs	r3, #0
}
 8003798:	0018      	movs	r0, r3
 800379a:	46bd      	mov	sp, r7
 800379c:	b00a      	add	sp, #40	@ 0x28
 800379e:	bdb0      	pop	{r4, r5, r7, pc}
 80037a0:	40021000 	.word	0x40021000

080037a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037a4:	b5b0      	push	{r4, r5, r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d101      	bne.n	80037b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e128      	b.n	8003a0a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037b8:	4b96      	ldr	r3, [pc, #600]	@ (8003a14 <HAL_RCC_ClockConfig+0x270>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2201      	movs	r2, #1
 80037be:	4013      	ands	r3, r2
 80037c0:	683a      	ldr	r2, [r7, #0]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d91e      	bls.n	8003804 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c6:	4b93      	ldr	r3, [pc, #588]	@ (8003a14 <HAL_RCC_ClockConfig+0x270>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2201      	movs	r2, #1
 80037cc:	4393      	bics	r3, r2
 80037ce:	0019      	movs	r1, r3
 80037d0:	4b90      	ldr	r3, [pc, #576]	@ (8003a14 <HAL_RCC_ClockConfig+0x270>)
 80037d2:	683a      	ldr	r2, [r7, #0]
 80037d4:	430a      	orrs	r2, r1
 80037d6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80037d8:	f7fe f89a 	bl	8001910 <HAL_GetTick>
 80037dc:	0003      	movs	r3, r0
 80037de:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037e0:	e009      	b.n	80037f6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037e2:	f7fe f895 	bl	8001910 <HAL_GetTick>
 80037e6:	0002      	movs	r2, r0
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	4a8a      	ldr	r2, [pc, #552]	@ (8003a18 <HAL_RCC_ClockConfig+0x274>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d901      	bls.n	80037f6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e109      	b.n	8003a0a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037f6:	4b87      	ldr	r3, [pc, #540]	@ (8003a14 <HAL_RCC_ClockConfig+0x270>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2201      	movs	r2, #1
 80037fc:	4013      	ands	r3, r2
 80037fe:	683a      	ldr	r2, [r7, #0]
 8003800:	429a      	cmp	r2, r3
 8003802:	d1ee      	bne.n	80037e2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2202      	movs	r2, #2
 800380a:	4013      	ands	r3, r2
 800380c:	d009      	beq.n	8003822 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800380e:	4b83      	ldr	r3, [pc, #524]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	22f0      	movs	r2, #240	@ 0xf0
 8003814:	4393      	bics	r3, r2
 8003816:	0019      	movs	r1, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	689a      	ldr	r2, [r3, #8]
 800381c:	4b7f      	ldr	r3, [pc, #508]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 800381e:	430a      	orrs	r2, r1
 8003820:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2201      	movs	r2, #1
 8003828:	4013      	ands	r3, r2
 800382a:	d100      	bne.n	800382e <HAL_RCC_ClockConfig+0x8a>
 800382c:	e089      	b.n	8003942 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	2b02      	cmp	r3, #2
 8003834:	d107      	bne.n	8003846 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003836:	4b79      	ldr	r3, [pc, #484]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	2380      	movs	r3, #128	@ 0x80
 800383c:	029b      	lsls	r3, r3, #10
 800383e:	4013      	ands	r3, r2
 8003840:	d120      	bne.n	8003884 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e0e1      	b.n	8003a0a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	2b03      	cmp	r3, #3
 800384c:	d107      	bne.n	800385e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800384e:	4b73      	ldr	r3, [pc, #460]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	2380      	movs	r3, #128	@ 0x80
 8003854:	049b      	lsls	r3, r3, #18
 8003856:	4013      	ands	r3, r2
 8003858:	d114      	bne.n	8003884 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e0d5      	b.n	8003a0a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	2b01      	cmp	r3, #1
 8003864:	d106      	bne.n	8003874 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003866:	4b6d      	ldr	r3, [pc, #436]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	2204      	movs	r2, #4
 800386c:	4013      	ands	r3, r2
 800386e:	d109      	bne.n	8003884 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e0ca      	b.n	8003a0a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003874:	4b69      	ldr	r3, [pc, #420]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	2380      	movs	r3, #128	@ 0x80
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	4013      	ands	r3, r2
 800387e:	d101      	bne.n	8003884 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e0c2      	b.n	8003a0a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003884:	4b65      	ldr	r3, [pc, #404]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	2203      	movs	r2, #3
 800388a:	4393      	bics	r3, r2
 800388c:	0019      	movs	r1, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685a      	ldr	r2, [r3, #4]
 8003892:	4b62      	ldr	r3, [pc, #392]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 8003894:	430a      	orrs	r2, r1
 8003896:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003898:	f7fe f83a 	bl	8001910 <HAL_GetTick>
 800389c:	0003      	movs	r3, r0
 800389e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d111      	bne.n	80038cc <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80038a8:	e009      	b.n	80038be <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038aa:	f7fe f831 	bl	8001910 <HAL_GetTick>
 80038ae:	0002      	movs	r2, r0
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	4a58      	ldr	r2, [pc, #352]	@ (8003a18 <HAL_RCC_ClockConfig+0x274>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d901      	bls.n	80038be <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e0a5      	b.n	8003a0a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80038be:	4b57      	ldr	r3, [pc, #348]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	220c      	movs	r2, #12
 80038c4:	4013      	ands	r3, r2
 80038c6:	2b08      	cmp	r3, #8
 80038c8:	d1ef      	bne.n	80038aa <HAL_RCC_ClockConfig+0x106>
 80038ca:	e03a      	b.n	8003942 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	2b03      	cmp	r3, #3
 80038d2:	d111      	bne.n	80038f8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038d4:	e009      	b.n	80038ea <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038d6:	f7fe f81b 	bl	8001910 <HAL_GetTick>
 80038da:	0002      	movs	r2, r0
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	1ad3      	subs	r3, r2, r3
 80038e0:	4a4d      	ldr	r2, [pc, #308]	@ (8003a18 <HAL_RCC_ClockConfig+0x274>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e08f      	b.n	8003a0a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038ea:	4b4c      	ldr	r3, [pc, #304]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 80038ec:	68db      	ldr	r3, [r3, #12]
 80038ee:	220c      	movs	r2, #12
 80038f0:	4013      	ands	r3, r2
 80038f2:	2b0c      	cmp	r3, #12
 80038f4:	d1ef      	bne.n	80038d6 <HAL_RCC_ClockConfig+0x132>
 80038f6:	e024      	b.n	8003942 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d11b      	bne.n	8003938 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003900:	e009      	b.n	8003916 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003902:	f7fe f805 	bl	8001910 <HAL_GetTick>
 8003906:	0002      	movs	r2, r0
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	4a42      	ldr	r2, [pc, #264]	@ (8003a18 <HAL_RCC_ClockConfig+0x274>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d901      	bls.n	8003916 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e079      	b.n	8003a0a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003916:	4b41      	ldr	r3, [pc, #260]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	220c      	movs	r2, #12
 800391c:	4013      	ands	r3, r2
 800391e:	2b04      	cmp	r3, #4
 8003920:	d1ef      	bne.n	8003902 <HAL_RCC_ClockConfig+0x15e>
 8003922:	e00e      	b.n	8003942 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003924:	f7fd fff4 	bl	8001910 <HAL_GetTick>
 8003928:	0002      	movs	r2, r0
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	4a3a      	ldr	r2, [pc, #232]	@ (8003a18 <HAL_RCC_ClockConfig+0x274>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d901      	bls.n	8003938 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	e068      	b.n	8003a0a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003938:	4b38      	ldr	r3, [pc, #224]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	220c      	movs	r2, #12
 800393e:	4013      	ands	r3, r2
 8003940:	d1f0      	bne.n	8003924 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003942:	4b34      	ldr	r3, [pc, #208]	@ (8003a14 <HAL_RCC_ClockConfig+0x270>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2201      	movs	r2, #1
 8003948:	4013      	ands	r3, r2
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	429a      	cmp	r2, r3
 800394e:	d21e      	bcs.n	800398e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003950:	4b30      	ldr	r3, [pc, #192]	@ (8003a14 <HAL_RCC_ClockConfig+0x270>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2201      	movs	r2, #1
 8003956:	4393      	bics	r3, r2
 8003958:	0019      	movs	r1, r3
 800395a:	4b2e      	ldr	r3, [pc, #184]	@ (8003a14 <HAL_RCC_ClockConfig+0x270>)
 800395c:	683a      	ldr	r2, [r7, #0]
 800395e:	430a      	orrs	r2, r1
 8003960:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003962:	f7fd ffd5 	bl	8001910 <HAL_GetTick>
 8003966:	0003      	movs	r3, r0
 8003968:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800396a:	e009      	b.n	8003980 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800396c:	f7fd ffd0 	bl	8001910 <HAL_GetTick>
 8003970:	0002      	movs	r2, r0
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	4a28      	ldr	r2, [pc, #160]	@ (8003a18 <HAL_RCC_ClockConfig+0x274>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d901      	bls.n	8003980 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e044      	b.n	8003a0a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003980:	4b24      	ldr	r3, [pc, #144]	@ (8003a14 <HAL_RCC_ClockConfig+0x270>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2201      	movs	r2, #1
 8003986:	4013      	ands	r3, r2
 8003988:	683a      	ldr	r2, [r7, #0]
 800398a:	429a      	cmp	r2, r3
 800398c:	d1ee      	bne.n	800396c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2204      	movs	r2, #4
 8003994:	4013      	ands	r3, r2
 8003996:	d009      	beq.n	80039ac <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003998:	4b20      	ldr	r3, [pc, #128]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	4a20      	ldr	r2, [pc, #128]	@ (8003a20 <HAL_RCC_ClockConfig+0x27c>)
 800399e:	4013      	ands	r3, r2
 80039a0:	0019      	movs	r1, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	68da      	ldr	r2, [r3, #12]
 80039a6:	4b1d      	ldr	r3, [pc, #116]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 80039a8:	430a      	orrs	r2, r1
 80039aa:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2208      	movs	r2, #8
 80039b2:	4013      	ands	r3, r2
 80039b4:	d00a      	beq.n	80039cc <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80039b6:	4b19      	ldr	r3, [pc, #100]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	4a1a      	ldr	r2, [pc, #104]	@ (8003a24 <HAL_RCC_ClockConfig+0x280>)
 80039bc:	4013      	ands	r3, r2
 80039be:	0019      	movs	r1, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	691b      	ldr	r3, [r3, #16]
 80039c4:	00da      	lsls	r2, r3, #3
 80039c6:	4b15      	ldr	r3, [pc, #84]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 80039c8:	430a      	orrs	r2, r1
 80039ca:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80039cc:	f000 f832 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 80039d0:	0001      	movs	r1, r0
 80039d2:	4b12      	ldr	r3, [pc, #72]	@ (8003a1c <HAL_RCC_ClockConfig+0x278>)
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	091b      	lsrs	r3, r3, #4
 80039d8:	220f      	movs	r2, #15
 80039da:	4013      	ands	r3, r2
 80039dc:	4a12      	ldr	r2, [pc, #72]	@ (8003a28 <HAL_RCC_ClockConfig+0x284>)
 80039de:	5cd3      	ldrb	r3, [r2, r3]
 80039e0:	000a      	movs	r2, r1
 80039e2:	40da      	lsrs	r2, r3
 80039e4:	4b11      	ldr	r3, [pc, #68]	@ (8003a2c <HAL_RCC_ClockConfig+0x288>)
 80039e6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80039e8:	4b11      	ldr	r3, [pc, #68]	@ (8003a30 <HAL_RCC_ClockConfig+0x28c>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	250b      	movs	r5, #11
 80039ee:	197c      	adds	r4, r7, r5
 80039f0:	0018      	movs	r0, r3
 80039f2:	f7fd ff47 	bl	8001884 <HAL_InitTick>
 80039f6:	0003      	movs	r3, r0
 80039f8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80039fa:	197b      	adds	r3, r7, r5
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d002      	beq.n	8003a08 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003a02:	197b      	adds	r3, r7, r5
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	e000      	b.n	8003a0a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003a08:	2300      	movs	r3, #0
}
 8003a0a:	0018      	movs	r0, r3
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	b004      	add	sp, #16
 8003a10:	bdb0      	pop	{r4, r5, r7, pc}
 8003a12:	46c0      	nop			@ (mov r8, r8)
 8003a14:	40022000 	.word	0x40022000
 8003a18:	00001388 	.word	0x00001388
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	fffff8ff 	.word	0xfffff8ff
 8003a24:	ffffc7ff 	.word	0xffffc7ff
 8003a28:	08007278 	.word	0x08007278
 8003a2c:	20000000 	.word	0x20000000
 8003a30:	20000004 	.word	0x20000004

08003a34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b086      	sub	sp, #24
 8003a38:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003a3a:	4b3c      	ldr	r3, [pc, #240]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	220c      	movs	r2, #12
 8003a44:	4013      	ands	r3, r2
 8003a46:	2b0c      	cmp	r3, #12
 8003a48:	d013      	beq.n	8003a72 <HAL_RCC_GetSysClockFreq+0x3e>
 8003a4a:	d85c      	bhi.n	8003b06 <HAL_RCC_GetSysClockFreq+0xd2>
 8003a4c:	2b04      	cmp	r3, #4
 8003a4e:	d002      	beq.n	8003a56 <HAL_RCC_GetSysClockFreq+0x22>
 8003a50:	2b08      	cmp	r3, #8
 8003a52:	d00b      	beq.n	8003a6c <HAL_RCC_GetSysClockFreq+0x38>
 8003a54:	e057      	b.n	8003b06 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003a56:	4b35      	ldr	r3, [pc, #212]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2210      	movs	r2, #16
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	d002      	beq.n	8003a66 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003a60:	4b33      	ldr	r3, [pc, #204]	@ (8003b30 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003a62:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003a64:	e05d      	b.n	8003b22 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8003a66:	4b33      	ldr	r3, [pc, #204]	@ (8003b34 <HAL_RCC_GetSysClockFreq+0x100>)
 8003a68:	613b      	str	r3, [r7, #16]
      break;
 8003a6a:	e05a      	b.n	8003b22 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a6c:	4b32      	ldr	r3, [pc, #200]	@ (8003b38 <HAL_RCC_GetSysClockFreq+0x104>)
 8003a6e:	613b      	str	r3, [r7, #16]
      break;
 8003a70:	e057      	b.n	8003b22 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	0c9b      	lsrs	r3, r3, #18
 8003a76:	220f      	movs	r2, #15
 8003a78:	4013      	ands	r3, r2
 8003a7a:	4a30      	ldr	r2, [pc, #192]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a7c:	5cd3      	ldrb	r3, [r2, r3]
 8003a7e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	0d9b      	lsrs	r3, r3, #22
 8003a84:	2203      	movs	r2, #3
 8003a86:	4013      	ands	r3, r2
 8003a88:	3301      	adds	r3, #1
 8003a8a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a8c:	4b27      	ldr	r3, [pc, #156]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a8e:	68da      	ldr	r2, [r3, #12]
 8003a90:	2380      	movs	r3, #128	@ 0x80
 8003a92:	025b      	lsls	r3, r3, #9
 8003a94:	4013      	ands	r3, r2
 8003a96:	d00f      	beq.n	8003ab8 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8003a98:	68b9      	ldr	r1, [r7, #8]
 8003a9a:	000a      	movs	r2, r1
 8003a9c:	0152      	lsls	r2, r2, #5
 8003a9e:	1a52      	subs	r2, r2, r1
 8003aa0:	0193      	lsls	r3, r2, #6
 8003aa2:	1a9b      	subs	r3, r3, r2
 8003aa4:	00db      	lsls	r3, r3, #3
 8003aa6:	185b      	adds	r3, r3, r1
 8003aa8:	025b      	lsls	r3, r3, #9
 8003aaa:	6879      	ldr	r1, [r7, #4]
 8003aac:	0018      	movs	r0, r3
 8003aae:	f7fc fb35 	bl	800011c <__udivsi3>
 8003ab2:	0003      	movs	r3, r0
 8003ab4:	617b      	str	r3, [r7, #20]
 8003ab6:	e023      	b.n	8003b00 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003ab8:	4b1c      	ldr	r3, [pc, #112]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2210      	movs	r2, #16
 8003abe:	4013      	ands	r3, r2
 8003ac0:	d00f      	beq.n	8003ae2 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8003ac2:	68b9      	ldr	r1, [r7, #8]
 8003ac4:	000a      	movs	r2, r1
 8003ac6:	0152      	lsls	r2, r2, #5
 8003ac8:	1a52      	subs	r2, r2, r1
 8003aca:	0193      	lsls	r3, r2, #6
 8003acc:	1a9b      	subs	r3, r3, r2
 8003ace:	00db      	lsls	r3, r3, #3
 8003ad0:	185b      	adds	r3, r3, r1
 8003ad2:	021b      	lsls	r3, r3, #8
 8003ad4:	6879      	ldr	r1, [r7, #4]
 8003ad6:	0018      	movs	r0, r3
 8003ad8:	f7fc fb20 	bl	800011c <__udivsi3>
 8003adc:	0003      	movs	r3, r0
 8003ade:	617b      	str	r3, [r7, #20]
 8003ae0:	e00e      	b.n	8003b00 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8003ae2:	68b9      	ldr	r1, [r7, #8]
 8003ae4:	000a      	movs	r2, r1
 8003ae6:	0152      	lsls	r2, r2, #5
 8003ae8:	1a52      	subs	r2, r2, r1
 8003aea:	0193      	lsls	r3, r2, #6
 8003aec:	1a9b      	subs	r3, r3, r2
 8003aee:	00db      	lsls	r3, r3, #3
 8003af0:	185b      	adds	r3, r3, r1
 8003af2:	029b      	lsls	r3, r3, #10
 8003af4:	6879      	ldr	r1, [r7, #4]
 8003af6:	0018      	movs	r0, r3
 8003af8:	f7fc fb10 	bl	800011c <__udivsi3>
 8003afc:	0003      	movs	r3, r0
 8003afe:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	613b      	str	r3, [r7, #16]
      break;
 8003b04:	e00d      	b.n	8003b22 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003b06:	4b09      	ldr	r3, [pc, #36]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	0b5b      	lsrs	r3, r3, #13
 8003b0c:	2207      	movs	r2, #7
 8003b0e:	4013      	ands	r3, r2
 8003b10:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	3301      	adds	r3, #1
 8003b16:	2280      	movs	r2, #128	@ 0x80
 8003b18:	0212      	lsls	r2, r2, #8
 8003b1a:	409a      	lsls	r2, r3
 8003b1c:	0013      	movs	r3, r2
 8003b1e:	613b      	str	r3, [r7, #16]
      break;
 8003b20:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003b22:	693b      	ldr	r3, [r7, #16]
}
 8003b24:	0018      	movs	r0, r3
 8003b26:	46bd      	mov	sp, r7
 8003b28:	b006      	add	sp, #24
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	40021000 	.word	0x40021000
 8003b30:	003d0900 	.word	0x003d0900
 8003b34:	00f42400 	.word	0x00f42400
 8003b38:	007a1200 	.word	0x007a1200
 8003b3c:	08007290 	.word	0x08007290

08003b40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b44:	4b02      	ldr	r3, [pc, #8]	@ (8003b50 <HAL_RCC_GetHCLKFreq+0x10>)
 8003b46:	681b      	ldr	r3, [r3, #0]
}
 8003b48:	0018      	movs	r0, r3
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	46c0      	nop			@ (mov r8, r8)
 8003b50:	20000000 	.word	0x20000000

08003b54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b58:	f7ff fff2 	bl	8003b40 <HAL_RCC_GetHCLKFreq>
 8003b5c:	0001      	movs	r1, r0
 8003b5e:	4b06      	ldr	r3, [pc, #24]	@ (8003b78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	0a1b      	lsrs	r3, r3, #8
 8003b64:	2207      	movs	r2, #7
 8003b66:	4013      	ands	r3, r2
 8003b68:	4a04      	ldr	r2, [pc, #16]	@ (8003b7c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b6a:	5cd3      	ldrb	r3, [r2, r3]
 8003b6c:	40d9      	lsrs	r1, r3
 8003b6e:	000b      	movs	r3, r1
}
 8003b70:	0018      	movs	r0, r3
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	46c0      	nop			@ (mov r8, r8)
 8003b78:	40021000 	.word	0x40021000
 8003b7c:	08007288 	.word	0x08007288

08003b80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b84:	f7ff ffdc 	bl	8003b40 <HAL_RCC_GetHCLKFreq>
 8003b88:	0001      	movs	r1, r0
 8003b8a:	4b06      	ldr	r3, [pc, #24]	@ (8003ba4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	0adb      	lsrs	r3, r3, #11
 8003b90:	2207      	movs	r2, #7
 8003b92:	4013      	ands	r3, r2
 8003b94:	4a04      	ldr	r2, [pc, #16]	@ (8003ba8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b96:	5cd3      	ldrb	r3, [r2, r3]
 8003b98:	40d9      	lsrs	r1, r3
 8003b9a:	000b      	movs	r3, r1
}
 8003b9c:	0018      	movs	r0, r3
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	46c0      	nop			@ (mov r8, r8)
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	08007288 	.word	0x08007288

08003bac <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b086      	sub	sp, #24
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003bb4:	2017      	movs	r0, #23
 8003bb6:	183b      	adds	r3, r7, r0
 8003bb8:	2200      	movs	r2, #0
 8003bba:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	2220      	movs	r2, #32
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	d100      	bne.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8003bc6:	e0c7      	b.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bc8:	4b84      	ldr	r3, [pc, #528]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003bca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bcc:	2380      	movs	r3, #128	@ 0x80
 8003bce:	055b      	lsls	r3, r3, #21
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	d109      	bne.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bd4:	4b81      	ldr	r3, [pc, #516]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003bd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bd8:	4b80      	ldr	r3, [pc, #512]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003bda:	2180      	movs	r1, #128	@ 0x80
 8003bdc:	0549      	lsls	r1, r1, #21
 8003bde:	430a      	orrs	r2, r1
 8003be0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003be2:	183b      	adds	r3, r7, r0
 8003be4:	2201      	movs	r2, #1
 8003be6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003be8:	4b7d      	ldr	r3, [pc, #500]	@ (8003de0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	2380      	movs	r3, #128	@ 0x80
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	d11a      	bne.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bf4:	4b7a      	ldr	r3, [pc, #488]	@ (8003de0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	4b79      	ldr	r3, [pc, #484]	@ (8003de0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003bfa:	2180      	movs	r1, #128	@ 0x80
 8003bfc:	0049      	lsls	r1, r1, #1
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c02:	f7fd fe85 	bl	8001910 <HAL_GetTick>
 8003c06:	0003      	movs	r3, r0
 8003c08:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c0a:	e008      	b.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c0c:	f7fd fe80 	bl	8001910 <HAL_GetTick>
 8003c10:	0002      	movs	r2, r0
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	2b64      	cmp	r3, #100	@ 0x64
 8003c18:	d901      	bls.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e0d9      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c1e:	4b70      	ldr	r3, [pc, #448]	@ (8003de0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	2380      	movs	r3, #128	@ 0x80
 8003c24:	005b      	lsls	r3, r3, #1
 8003c26:	4013      	ands	r3, r2
 8003c28:	d0f0      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003c2a:	4b6c      	ldr	r3, [pc, #432]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	23c0      	movs	r3, #192	@ 0xc0
 8003c30:	039b      	lsls	r3, r3, #14
 8003c32:	4013      	ands	r3, r2
 8003c34:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	23c0      	movs	r3, #192	@ 0xc0
 8003c3c:	039b      	lsls	r3, r3, #14
 8003c3e:	4013      	ands	r3, r2
 8003c40:	68fa      	ldr	r2, [r7, #12]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d013      	beq.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	685a      	ldr	r2, [r3, #4]
 8003c4a:	23c0      	movs	r3, #192	@ 0xc0
 8003c4c:	029b      	lsls	r3, r3, #10
 8003c4e:	401a      	ands	r2, r3
 8003c50:	23c0      	movs	r3, #192	@ 0xc0
 8003c52:	029b      	lsls	r3, r3, #10
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d10a      	bne.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003c58:	4b60      	ldr	r3, [pc, #384]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	2380      	movs	r3, #128	@ 0x80
 8003c5e:	029b      	lsls	r3, r3, #10
 8003c60:	401a      	ands	r2, r3
 8003c62:	2380      	movs	r3, #128	@ 0x80
 8003c64:	029b      	lsls	r3, r3, #10
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d101      	bne.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e0b1      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003c6e:	4b5b      	ldr	r3, [pc, #364]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003c70:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c72:	23c0      	movs	r3, #192	@ 0xc0
 8003c74:	029b      	lsls	r3, r3, #10
 8003c76:	4013      	ands	r3, r2
 8003c78:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d03b      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	23c0      	movs	r3, #192	@ 0xc0
 8003c86:	029b      	lsls	r3, r3, #10
 8003c88:	4013      	ands	r3, r2
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d033      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2220      	movs	r2, #32
 8003c96:	4013      	ands	r3, r2
 8003c98:	d02e      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003c9a:	4b50      	ldr	r3, [pc, #320]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003c9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c9e:	4a51      	ldr	r2, [pc, #324]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ca4:	4b4d      	ldr	r3, [pc, #308]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003ca6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003ca8:	4b4c      	ldr	r3, [pc, #304]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003caa:	2180      	movs	r1, #128	@ 0x80
 8003cac:	0309      	lsls	r1, r1, #12
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003cb2:	4b4a      	ldr	r3, [pc, #296]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003cb4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003cb6:	4b49      	ldr	r3, [pc, #292]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003cb8:	494b      	ldr	r1, [pc, #300]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003cba:	400a      	ands	r2, r1
 8003cbc:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003cbe:	4b47      	ldr	r3, [pc, #284]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003cc0:	68fa      	ldr	r2, [r7, #12]
 8003cc2:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003cc4:	68fa      	ldr	r2, [r7, #12]
 8003cc6:	2380      	movs	r3, #128	@ 0x80
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	4013      	ands	r3, r2
 8003ccc:	d014      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cce:	f7fd fe1f 	bl	8001910 <HAL_GetTick>
 8003cd2:	0003      	movs	r3, r0
 8003cd4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cd6:	e009      	b.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cd8:	f7fd fe1a 	bl	8001910 <HAL_GetTick>
 8003cdc:	0002      	movs	r2, r0
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	4a42      	ldr	r2, [pc, #264]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d901      	bls.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	e072      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cec:	4b3b      	ldr	r3, [pc, #236]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003cee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003cf0:	2380      	movs	r3, #128	@ 0x80
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	d0ef      	beq.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2220      	movs	r2, #32
 8003cfe:	4013      	ands	r3, r2
 8003d00:	d01f      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685a      	ldr	r2, [r3, #4]
 8003d06:	23c0      	movs	r3, #192	@ 0xc0
 8003d08:	029b      	lsls	r3, r3, #10
 8003d0a:	401a      	ands	r2, r3
 8003d0c:	23c0      	movs	r3, #192	@ 0xc0
 8003d0e:	029b      	lsls	r3, r3, #10
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d10c      	bne.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8003d14:	4b31      	ldr	r3, [pc, #196]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a35      	ldr	r2, [pc, #212]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	0019      	movs	r1, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685a      	ldr	r2, [r3, #4]
 8003d22:	23c0      	movs	r3, #192	@ 0xc0
 8003d24:	039b      	lsls	r3, r3, #14
 8003d26:	401a      	ands	r2, r3
 8003d28:	4b2c      	ldr	r3, [pc, #176]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	601a      	str	r2, [r3, #0]
 8003d2e:	4b2b      	ldr	r3, [pc, #172]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003d30:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685a      	ldr	r2, [r3, #4]
 8003d36:	23c0      	movs	r3, #192	@ 0xc0
 8003d38:	029b      	lsls	r3, r3, #10
 8003d3a:	401a      	ands	r2, r3
 8003d3c:	4b27      	ldr	r3, [pc, #156]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d42:	2317      	movs	r3, #23
 8003d44:	18fb      	adds	r3, r7, r3
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d105      	bne.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d4c:	4b23      	ldr	r3, [pc, #140]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003d4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d50:	4b22      	ldr	r3, [pc, #136]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003d52:	4928      	ldr	r1, [pc, #160]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003d54:	400a      	ands	r2, r1
 8003d56:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2202      	movs	r2, #2
 8003d5e:	4013      	ands	r3, r2
 8003d60:	d009      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d62:	4b1e      	ldr	r3, [pc, #120]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d66:	220c      	movs	r2, #12
 8003d68:	4393      	bics	r3, r2
 8003d6a:	0019      	movs	r1, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689a      	ldr	r2, [r3, #8]
 8003d70:	4b1a      	ldr	r3, [pc, #104]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003d72:	430a      	orrs	r2, r1
 8003d74:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2204      	movs	r2, #4
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	d009      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d80:	4b16      	ldr	r3, [pc, #88]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003d82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d84:	4a1c      	ldr	r2, [pc, #112]	@ (8003df8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003d86:	4013      	ands	r3, r2
 8003d88:	0019      	movs	r1, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68da      	ldr	r2, [r3, #12]
 8003d8e:	4b13      	ldr	r3, [pc, #76]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003d90:	430a      	orrs	r2, r1
 8003d92:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2208      	movs	r2, #8
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	d009      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d9e:	4b0f      	ldr	r3, [pc, #60]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003da2:	4a16      	ldr	r2, [pc, #88]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003da4:	4013      	ands	r3, r2
 8003da6:	0019      	movs	r1, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	691a      	ldr	r2, [r3, #16]
 8003dac:	4b0b      	ldr	r3, [pc, #44]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003dae:	430a      	orrs	r2, r1
 8003db0:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2280      	movs	r2, #128	@ 0x80
 8003db8:	4013      	ands	r3, r2
 8003dba:	d009      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003dbc:	4b07      	ldr	r3, [pc, #28]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003dbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dc0:	4a0f      	ldr	r2, [pc, #60]	@ (8003e00 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	0019      	movs	r1, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	695a      	ldr	r2, [r3, #20]
 8003dca:	4b04      	ldr	r3, [pc, #16]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	0018      	movs	r0, r3
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	b006      	add	sp, #24
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	46c0      	nop			@ (mov r8, r8)
 8003ddc:	40021000 	.word	0x40021000
 8003de0:	40007000 	.word	0x40007000
 8003de4:	fffcffff 	.word	0xfffcffff
 8003de8:	fff7ffff 	.word	0xfff7ffff
 8003dec:	00001388 	.word	0x00001388
 8003df0:	ffcfffff 	.word	0xffcfffff
 8003df4:	efffffff 	.word	0xefffffff
 8003df8:	fffff3ff 	.word	0xfffff3ff
 8003dfc:	ffffcfff 	.word	0xffffcfff
 8003e00:	fff3ffff 	.word	0xfff3ffff

08003e04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d101      	bne.n	8003e16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e032      	b.n	8003e7c <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2239      	movs	r2, #57	@ 0x39
 8003e1a:	5c9b      	ldrb	r3, [r3, r2]
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d107      	bne.n	8003e32 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2238      	movs	r2, #56	@ 0x38
 8003e26:	2100      	movs	r1, #0
 8003e28:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	f7fd fba9 	bl	8001584 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2239      	movs	r2, #57	@ 0x39
 8003e36:	2102      	movs	r1, #2
 8003e38:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	3304      	adds	r3, #4
 8003e42:	0019      	movs	r1, r3
 8003e44:	0010      	movs	r0, r2
 8003e46:	f000 fa8b 	bl	8004360 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	223e      	movs	r2, #62	@ 0x3e
 8003e4e:	2101      	movs	r1, #1
 8003e50:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	223a      	movs	r2, #58	@ 0x3a
 8003e56:	2101      	movs	r1, #1
 8003e58:	5499      	strb	r1, [r3, r2]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	223b      	movs	r2, #59	@ 0x3b
 8003e5e:	2101      	movs	r1, #1
 8003e60:	5499      	strb	r1, [r3, r2]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	223c      	movs	r2, #60	@ 0x3c
 8003e66:	2101      	movs	r1, #1
 8003e68:	5499      	strb	r1, [r3, r2]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	223d      	movs	r2, #61	@ 0x3d
 8003e6e:	2101      	movs	r1, #1
 8003e70:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2239      	movs	r2, #57	@ 0x39
 8003e76:	2101      	movs	r1, #1
 8003e78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	0018      	movs	r0, r3
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	b002      	add	sp, #8
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e032      	b.n	8003efc <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2239      	movs	r2, #57	@ 0x39
 8003e9a:	5c9b      	ldrb	r3, [r3, r2]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d107      	bne.n	8003eb2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2238      	movs	r2, #56	@ 0x38
 8003ea6:	2100      	movs	r1, #0
 8003ea8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	0018      	movs	r0, r3
 8003eae:	f000 f829 	bl	8003f04 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2239      	movs	r2, #57	@ 0x39
 8003eb6:	2102      	movs	r1, #2
 8003eb8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	3304      	adds	r3, #4
 8003ec2:	0019      	movs	r1, r3
 8003ec4:	0010      	movs	r0, r2
 8003ec6:	f000 fa4b 	bl	8004360 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	223e      	movs	r2, #62	@ 0x3e
 8003ece:	2101      	movs	r1, #1
 8003ed0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	223a      	movs	r2, #58	@ 0x3a
 8003ed6:	2101      	movs	r1, #1
 8003ed8:	5499      	strb	r1, [r3, r2]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	223b      	movs	r2, #59	@ 0x3b
 8003ede:	2101      	movs	r1, #1
 8003ee0:	5499      	strb	r1, [r3, r2]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	223c      	movs	r2, #60	@ 0x3c
 8003ee6:	2101      	movs	r1, #1
 8003ee8:	5499      	strb	r1, [r3, r2]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	223d      	movs	r2, #61	@ 0x3d
 8003eee:	2101      	movs	r1, #1
 8003ef0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2239      	movs	r2, #57	@ 0x39
 8003ef6:	2101      	movs	r1, #1
 8003ef8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003efa:	2300      	movs	r3, #0
}
 8003efc:	0018      	movs	r0, r3
 8003efe:	46bd      	mov	sp, r7
 8003f00:	b002      	add	sp, #8
 8003f02:	bd80      	pop	{r7, pc}

08003f04 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003f0c:	46c0      	nop			@ (mov r8, r8)
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	b002      	add	sp, #8
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d108      	bne.n	8003f36 <HAL_TIM_PWM_Start+0x22>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	223a      	movs	r2, #58	@ 0x3a
 8003f28:	5c9b      	ldrb	r3, [r3, r2]
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	3b01      	subs	r3, #1
 8003f2e:	1e5a      	subs	r2, r3, #1
 8003f30:	4193      	sbcs	r3, r2
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	e01f      	b.n	8003f76 <HAL_TIM_PWM_Start+0x62>
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	2b04      	cmp	r3, #4
 8003f3a:	d108      	bne.n	8003f4e <HAL_TIM_PWM_Start+0x3a>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	223b      	movs	r2, #59	@ 0x3b
 8003f40:	5c9b      	ldrb	r3, [r3, r2]
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	3b01      	subs	r3, #1
 8003f46:	1e5a      	subs	r2, r3, #1
 8003f48:	4193      	sbcs	r3, r2
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	e013      	b.n	8003f76 <HAL_TIM_PWM_Start+0x62>
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	2b08      	cmp	r3, #8
 8003f52:	d108      	bne.n	8003f66 <HAL_TIM_PWM_Start+0x52>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	223c      	movs	r2, #60	@ 0x3c
 8003f58:	5c9b      	ldrb	r3, [r3, r2]
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	1e5a      	subs	r2, r3, #1
 8003f60:	4193      	sbcs	r3, r2
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	e007      	b.n	8003f76 <HAL_TIM_PWM_Start+0x62>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	223d      	movs	r2, #61	@ 0x3d
 8003f6a:	5c9b      	ldrb	r3, [r3, r2]
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	1e5a      	subs	r2, r3, #1
 8003f72:	4193      	sbcs	r3, r2
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e04d      	b.n	800401a <HAL_TIM_PWM_Start+0x106>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d104      	bne.n	8003f8e <HAL_TIM_PWM_Start+0x7a>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	223a      	movs	r2, #58	@ 0x3a
 8003f88:	2102      	movs	r1, #2
 8003f8a:	5499      	strb	r1, [r3, r2]
 8003f8c:	e013      	b.n	8003fb6 <HAL_TIM_PWM_Start+0xa2>
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	2b04      	cmp	r3, #4
 8003f92:	d104      	bne.n	8003f9e <HAL_TIM_PWM_Start+0x8a>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	223b      	movs	r2, #59	@ 0x3b
 8003f98:	2102      	movs	r1, #2
 8003f9a:	5499      	strb	r1, [r3, r2]
 8003f9c:	e00b      	b.n	8003fb6 <HAL_TIM_PWM_Start+0xa2>
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d104      	bne.n	8003fae <HAL_TIM_PWM_Start+0x9a>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	223c      	movs	r2, #60	@ 0x3c
 8003fa8:	2102      	movs	r1, #2
 8003faa:	5499      	strb	r1, [r3, r2]
 8003fac:	e003      	b.n	8003fb6 <HAL_TIM_PWM_Start+0xa2>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	223d      	movs	r2, #61	@ 0x3d
 8003fb2:	2102      	movs	r1, #2
 8003fb4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	6839      	ldr	r1, [r7, #0]
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	0018      	movs	r0, r3
 8003fc0:	f000 fbc6 	bl	8004750 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	2380      	movs	r3, #128	@ 0x80
 8003fca:	05db      	lsls	r3, r3, #23
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d009      	beq.n	8003fe4 <HAL_TIM_PWM_Start+0xd0>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a13      	ldr	r2, [pc, #76]	@ (8004024 <HAL_TIM_PWM_Start+0x110>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d004      	beq.n	8003fe4 <HAL_TIM_PWM_Start+0xd0>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a12      	ldr	r2, [pc, #72]	@ (8004028 <HAL_TIM_PWM_Start+0x114>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d111      	bne.n	8004008 <HAL_TIM_PWM_Start+0xf4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	2207      	movs	r2, #7
 8003fec:	4013      	ands	r3, r2
 8003fee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2b06      	cmp	r3, #6
 8003ff4:	d010      	beq.n	8004018 <HAL_TIM_PWM_Start+0x104>
    {
      __HAL_TIM_ENABLE(htim);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2101      	movs	r1, #1
 8004002:	430a      	orrs	r2, r1
 8004004:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004006:	e007      	b.n	8004018 <HAL_TIM_PWM_Start+0x104>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2101      	movs	r1, #1
 8004014:	430a      	orrs	r2, r1
 8004016:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	0018      	movs	r0, r3
 800401c:	46bd      	mov	sp, r7
 800401e:	b004      	add	sp, #16
 8004020:	bd80      	pop	{r7, pc}
 8004022:	46c0      	nop			@ (mov r8, r8)
 8004024:	40010800 	.word	0x40010800
 8004028:	40011400 	.word	0x40011400

0800402c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004038:	2317      	movs	r3, #23
 800403a:	18fb      	adds	r3, r7, r3
 800403c:	2200      	movs	r2, #0
 800403e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2238      	movs	r2, #56	@ 0x38
 8004044:	5c9b      	ldrb	r3, [r3, r2]
 8004046:	2b01      	cmp	r3, #1
 8004048:	d101      	bne.n	800404e <HAL_TIM_PWM_ConfigChannel+0x22>
 800404a:	2302      	movs	r3, #2
 800404c:	e0ad      	b.n	80041aa <HAL_TIM_PWM_ConfigChannel+0x17e>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2238      	movs	r2, #56	@ 0x38
 8004052:	2101      	movs	r1, #1
 8004054:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2b0c      	cmp	r3, #12
 800405a:	d100      	bne.n	800405e <HAL_TIM_PWM_ConfigChannel+0x32>
 800405c:	e076      	b.n	800414c <HAL_TIM_PWM_ConfigChannel+0x120>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2b0c      	cmp	r3, #12
 8004062:	d900      	bls.n	8004066 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8004064:	e095      	b.n	8004192 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2b08      	cmp	r3, #8
 800406a:	d04e      	beq.n	800410a <HAL_TIM_PWM_ConfigChannel+0xde>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b08      	cmp	r3, #8
 8004070:	d900      	bls.n	8004074 <HAL_TIM_PWM_ConfigChannel+0x48>
 8004072:	e08e      	b.n	8004192 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d003      	beq.n	8004082 <HAL_TIM_PWM_ConfigChannel+0x56>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2b04      	cmp	r3, #4
 800407e:	d021      	beq.n	80040c4 <HAL_TIM_PWM_ConfigChannel+0x98>
 8004080:	e087      	b.n	8004192 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	68ba      	ldr	r2, [r7, #8]
 8004088:	0011      	movs	r1, r2
 800408a:	0018      	movs	r0, r3
 800408c:	f000 f9c2 	bl	8004414 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	699a      	ldr	r2, [r3, #24]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2108      	movs	r1, #8
 800409c:	430a      	orrs	r2, r1
 800409e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	699a      	ldr	r2, [r3, #24]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2104      	movs	r1, #4
 80040ac:	438a      	bics	r2, r1
 80040ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	6999      	ldr	r1, [r3, #24]
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	68da      	ldr	r2, [r3, #12]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	430a      	orrs	r2, r1
 80040c0:	619a      	str	r2, [r3, #24]
      break;
 80040c2:	e06b      	b.n	800419c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	0011      	movs	r1, r2
 80040cc:	0018      	movs	r0, r3
 80040ce:	f000 f9dd 	bl	800448c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	699a      	ldr	r2, [r3, #24]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	2180      	movs	r1, #128	@ 0x80
 80040de:	0109      	lsls	r1, r1, #4
 80040e0:	430a      	orrs	r2, r1
 80040e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	699a      	ldr	r2, [r3, #24]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4931      	ldr	r1, [pc, #196]	@ (80041b4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80040f0:	400a      	ands	r2, r1
 80040f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	6999      	ldr	r1, [r3, #24]
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	021a      	lsls	r2, r3, #8
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	430a      	orrs	r2, r1
 8004106:	619a      	str	r2, [r3, #24]
      break;
 8004108:	e048      	b.n	800419c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	68ba      	ldr	r2, [r7, #8]
 8004110:	0011      	movs	r1, r2
 8004112:	0018      	movs	r0, r3
 8004114:	f000 f9fc 	bl	8004510 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	69da      	ldr	r2, [r3, #28]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2108      	movs	r1, #8
 8004124:	430a      	orrs	r2, r1
 8004126:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	69da      	ldr	r2, [r3, #28]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2104      	movs	r1, #4
 8004134:	438a      	bics	r2, r1
 8004136:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	69d9      	ldr	r1, [r3, #28]
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	68da      	ldr	r2, [r3, #12]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	430a      	orrs	r2, r1
 8004148:	61da      	str	r2, [r3, #28]
      break;
 800414a:	e027      	b.n	800419c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68ba      	ldr	r2, [r7, #8]
 8004152:	0011      	movs	r1, r2
 8004154:	0018      	movs	r0, r3
 8004156:	f000 fa1b 	bl	8004590 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	69da      	ldr	r2, [r3, #28]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2180      	movs	r1, #128	@ 0x80
 8004166:	0109      	lsls	r1, r1, #4
 8004168:	430a      	orrs	r2, r1
 800416a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	69da      	ldr	r2, [r3, #28]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	490f      	ldr	r1, [pc, #60]	@ (80041b4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004178:	400a      	ands	r2, r1
 800417a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	69d9      	ldr	r1, [r3, #28]
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	021a      	lsls	r2, r3, #8
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	430a      	orrs	r2, r1
 800418e:	61da      	str	r2, [r3, #28]
      break;
 8004190:	e004      	b.n	800419c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8004192:	2317      	movs	r3, #23
 8004194:	18fb      	adds	r3, r7, r3
 8004196:	2201      	movs	r2, #1
 8004198:	701a      	strb	r2, [r3, #0]
      break;
 800419a:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2238      	movs	r2, #56	@ 0x38
 80041a0:	2100      	movs	r1, #0
 80041a2:	5499      	strb	r1, [r3, r2]

  return status;
 80041a4:	2317      	movs	r3, #23
 80041a6:	18fb      	adds	r3, r7, r3
 80041a8:	781b      	ldrb	r3, [r3, #0]
}
 80041aa:	0018      	movs	r0, r3
 80041ac:	46bd      	mov	sp, r7
 80041ae:	b006      	add	sp, #24
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	46c0      	nop			@ (mov r8, r8)
 80041b4:	fffffbff 	.word	0xfffffbff

080041b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041c2:	230f      	movs	r3, #15
 80041c4:	18fb      	adds	r3, r7, r3
 80041c6:	2200      	movs	r2, #0
 80041c8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2238      	movs	r2, #56	@ 0x38
 80041ce:	5c9b      	ldrb	r3, [r3, r2]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d101      	bne.n	80041d8 <HAL_TIM_ConfigClockSource+0x20>
 80041d4:	2302      	movs	r3, #2
 80041d6:	e0bc      	b.n	8004352 <HAL_TIM_ConfigClockSource+0x19a>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2238      	movs	r2, #56	@ 0x38
 80041dc:	2101      	movs	r1, #1
 80041de:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2239      	movs	r2, #57	@ 0x39
 80041e4:	2102      	movs	r1, #2
 80041e6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	2277      	movs	r2, #119	@ 0x77
 80041f4:	4393      	bics	r3, r2
 80041f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	4a58      	ldr	r2, [pc, #352]	@ (800435c <HAL_TIM_ConfigClockSource+0x1a4>)
 80041fc:	4013      	ands	r3, r2
 80041fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68ba      	ldr	r2, [r7, #8]
 8004206:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2280      	movs	r2, #128	@ 0x80
 800420e:	0192      	lsls	r2, r2, #6
 8004210:	4293      	cmp	r3, r2
 8004212:	d040      	beq.n	8004296 <HAL_TIM_ConfigClockSource+0xde>
 8004214:	2280      	movs	r2, #128	@ 0x80
 8004216:	0192      	lsls	r2, r2, #6
 8004218:	4293      	cmp	r3, r2
 800421a:	d900      	bls.n	800421e <HAL_TIM_ConfigClockSource+0x66>
 800421c:	e088      	b.n	8004330 <HAL_TIM_ConfigClockSource+0x178>
 800421e:	2280      	movs	r2, #128	@ 0x80
 8004220:	0152      	lsls	r2, r2, #5
 8004222:	4293      	cmp	r3, r2
 8004224:	d100      	bne.n	8004228 <HAL_TIM_ConfigClockSource+0x70>
 8004226:	e088      	b.n	800433a <HAL_TIM_ConfigClockSource+0x182>
 8004228:	2280      	movs	r2, #128	@ 0x80
 800422a:	0152      	lsls	r2, r2, #5
 800422c:	4293      	cmp	r3, r2
 800422e:	d900      	bls.n	8004232 <HAL_TIM_ConfigClockSource+0x7a>
 8004230:	e07e      	b.n	8004330 <HAL_TIM_ConfigClockSource+0x178>
 8004232:	2b70      	cmp	r3, #112	@ 0x70
 8004234:	d018      	beq.n	8004268 <HAL_TIM_ConfigClockSource+0xb0>
 8004236:	d900      	bls.n	800423a <HAL_TIM_ConfigClockSource+0x82>
 8004238:	e07a      	b.n	8004330 <HAL_TIM_ConfigClockSource+0x178>
 800423a:	2b60      	cmp	r3, #96	@ 0x60
 800423c:	d04f      	beq.n	80042de <HAL_TIM_ConfigClockSource+0x126>
 800423e:	d900      	bls.n	8004242 <HAL_TIM_ConfigClockSource+0x8a>
 8004240:	e076      	b.n	8004330 <HAL_TIM_ConfigClockSource+0x178>
 8004242:	2b50      	cmp	r3, #80	@ 0x50
 8004244:	d03b      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x106>
 8004246:	d900      	bls.n	800424a <HAL_TIM_ConfigClockSource+0x92>
 8004248:	e072      	b.n	8004330 <HAL_TIM_ConfigClockSource+0x178>
 800424a:	2b40      	cmp	r3, #64	@ 0x40
 800424c:	d057      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x146>
 800424e:	d900      	bls.n	8004252 <HAL_TIM_ConfigClockSource+0x9a>
 8004250:	e06e      	b.n	8004330 <HAL_TIM_ConfigClockSource+0x178>
 8004252:	2b30      	cmp	r3, #48	@ 0x30
 8004254:	d063      	beq.n	800431e <HAL_TIM_ConfigClockSource+0x166>
 8004256:	d86b      	bhi.n	8004330 <HAL_TIM_ConfigClockSource+0x178>
 8004258:	2b20      	cmp	r3, #32
 800425a:	d060      	beq.n	800431e <HAL_TIM_ConfigClockSource+0x166>
 800425c:	d868      	bhi.n	8004330 <HAL_TIM_ConfigClockSource+0x178>
 800425e:	2b00      	cmp	r3, #0
 8004260:	d05d      	beq.n	800431e <HAL_TIM_ConfigClockSource+0x166>
 8004262:	2b10      	cmp	r3, #16
 8004264:	d05b      	beq.n	800431e <HAL_TIM_ConfigClockSource+0x166>
 8004266:	e063      	b.n	8004330 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004278:	f000 fa4a 	bl	8004710 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	2277      	movs	r2, #119	@ 0x77
 8004288:	4313      	orrs	r3, r2
 800428a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	68ba      	ldr	r2, [r7, #8]
 8004292:	609a      	str	r2, [r3, #8]
      break;
 8004294:	e052      	b.n	800433c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042a6:	f000 fa33 	bl	8004710 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	689a      	ldr	r2, [r3, #8]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2180      	movs	r1, #128	@ 0x80
 80042b6:	01c9      	lsls	r1, r1, #7
 80042b8:	430a      	orrs	r2, r1
 80042ba:	609a      	str	r2, [r3, #8]
      break;
 80042bc:	e03e      	b.n	800433c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042ca:	001a      	movs	r2, r3
 80042cc:	f000 f9a6 	bl	800461c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2150      	movs	r1, #80	@ 0x50
 80042d6:	0018      	movs	r0, r3
 80042d8:	f000 fa00 	bl	80046dc <TIM_ITRx_SetConfig>
      break;
 80042dc:	e02e      	b.n	800433c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80042ea:	001a      	movs	r2, r3
 80042ec:	f000 f9c4 	bl	8004678 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2160      	movs	r1, #96	@ 0x60
 80042f6:	0018      	movs	r0, r3
 80042f8:	f000 f9f0 	bl	80046dc <TIM_ITRx_SetConfig>
      break;
 80042fc:	e01e      	b.n	800433c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800430a:	001a      	movs	r2, r3
 800430c:	f000 f986 	bl	800461c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2140      	movs	r1, #64	@ 0x40
 8004316:	0018      	movs	r0, r3
 8004318:	f000 f9e0 	bl	80046dc <TIM_ITRx_SetConfig>
      break;
 800431c:	e00e      	b.n	800433c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	0019      	movs	r1, r3
 8004328:	0010      	movs	r0, r2
 800432a:	f000 f9d7 	bl	80046dc <TIM_ITRx_SetConfig>
      break;
 800432e:	e005      	b.n	800433c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004330:	230f      	movs	r3, #15
 8004332:	18fb      	adds	r3, r7, r3
 8004334:	2201      	movs	r2, #1
 8004336:	701a      	strb	r2, [r3, #0]
      break;
 8004338:	e000      	b.n	800433c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800433a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2239      	movs	r2, #57	@ 0x39
 8004340:	2101      	movs	r1, #1
 8004342:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2238      	movs	r2, #56	@ 0x38
 8004348:	2100      	movs	r1, #0
 800434a:	5499      	strb	r1, [r3, r2]

  return status;
 800434c:	230f      	movs	r3, #15
 800434e:	18fb      	adds	r3, r7, r3
 8004350:	781b      	ldrb	r3, [r3, #0]
}
 8004352:	0018      	movs	r0, r3
 8004354:	46bd      	mov	sp, r7
 8004356:	b004      	add	sp, #16
 8004358:	bd80      	pop	{r7, pc}
 800435a:	46c0      	nop			@ (mov r8, r8)
 800435c:	ffff00ff 	.word	0xffff00ff

08004360 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	2380      	movs	r3, #128	@ 0x80
 8004374:	05db      	lsls	r3, r3, #23
 8004376:	429a      	cmp	r2, r3
 8004378:	d007      	beq.n	800438a <TIM_Base_SetConfig+0x2a>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a22      	ldr	r2, [pc, #136]	@ (8004408 <TIM_Base_SetConfig+0xa8>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d003      	beq.n	800438a <TIM_Base_SetConfig+0x2a>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a21      	ldr	r2, [pc, #132]	@ (800440c <TIM_Base_SetConfig+0xac>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d108      	bne.n	800439c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2270      	movs	r2, #112	@ 0x70
 800438e:	4393      	bics	r3, r2
 8004390:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	68fa      	ldr	r2, [r7, #12]
 8004398:	4313      	orrs	r3, r2
 800439a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	2380      	movs	r3, #128	@ 0x80
 80043a0:	05db      	lsls	r3, r3, #23
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d007      	beq.n	80043b6 <TIM_Base_SetConfig+0x56>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a17      	ldr	r2, [pc, #92]	@ (8004408 <TIM_Base_SetConfig+0xa8>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d003      	beq.n	80043b6 <TIM_Base_SetConfig+0x56>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a16      	ldr	r2, [pc, #88]	@ (800440c <TIM_Base_SetConfig+0xac>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d108      	bne.n	80043c8 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	4a15      	ldr	r2, [pc, #84]	@ (8004410 <TIM_Base_SetConfig+0xb0>)
 80043ba:	4013      	ands	r3, r2
 80043bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2280      	movs	r2, #128	@ 0x80
 80043cc:	4393      	bics	r3, r2
 80043ce:	001a      	movs	r2, r3
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	691b      	ldr	r3, [r3, #16]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	689a      	ldr	r2, [r3, #8]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2204      	movs	r2, #4
 80043ee:	431a      	orrs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68fa      	ldr	r2, [r7, #12]
 80043fe:	601a      	str	r2, [r3, #0]
}
 8004400:	46c0      	nop			@ (mov r8, r8)
 8004402:	46bd      	mov	sp, r7
 8004404:	b004      	add	sp, #16
 8004406:	bd80      	pop	{r7, pc}
 8004408:	40010800 	.word	0x40010800
 800440c:	40011400 	.word	0x40011400
 8004410:	fffffcff 	.word	0xfffffcff

08004414 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b086      	sub	sp, #24
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a1b      	ldr	r3, [r3, #32]
 8004422:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a1b      	ldr	r3, [r3, #32]
 8004428:	2201      	movs	r2, #1
 800442a:	4393      	bics	r3, r2
 800442c:	001a      	movs	r2, r3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2270      	movs	r2, #112	@ 0x70
 8004442:	4393      	bics	r3, r2
 8004444:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2203      	movs	r2, #3
 800444a:	4393      	bics	r3, r2
 800444c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68fa      	ldr	r2, [r7, #12]
 8004454:	4313      	orrs	r3, r2
 8004456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	2202      	movs	r2, #2
 800445c:	4393      	bics	r3, r2
 800445e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	697a      	ldr	r2, [r7, #20]
 8004466:	4313      	orrs	r3, r2
 8004468:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	621a      	str	r2, [r3, #32]
}
 8004484:	46c0      	nop			@ (mov r8, r8)
 8004486:	46bd      	mov	sp, r7
 8004488:	b006      	add	sp, #24
 800448a:	bd80      	pop	{r7, pc}

0800448c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a1b      	ldr	r3, [r3, #32]
 80044a0:	2210      	movs	r2, #16
 80044a2:	4393      	bics	r3, r2
 80044a4:	001a      	movs	r2, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	699b      	ldr	r3, [r3, #24]
 80044b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	4a13      	ldr	r2, [pc, #76]	@ (8004508 <TIM_OC2_SetConfig+0x7c>)
 80044ba:	4013      	ands	r3, r2
 80044bc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	4a12      	ldr	r2, [pc, #72]	@ (800450c <TIM_OC2_SetConfig+0x80>)
 80044c2:	4013      	ands	r3, r2
 80044c4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	021b      	lsls	r3, r3, #8
 80044cc:	68fa      	ldr	r2, [r7, #12]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	2220      	movs	r2, #32
 80044d6:	4393      	bics	r3, r2
 80044d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	011b      	lsls	r3, r3, #4
 80044e0:	697a      	ldr	r2, [r7, #20]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	693a      	ldr	r2, [r7, #16]
 80044ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	685a      	ldr	r2, [r3, #4]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	697a      	ldr	r2, [r7, #20]
 80044fe:	621a      	str	r2, [r3, #32]
}
 8004500:	46c0      	nop			@ (mov r8, r8)
 8004502:	46bd      	mov	sp, r7
 8004504:	b006      	add	sp, #24
 8004506:	bd80      	pop	{r7, pc}
 8004508:	ffff8fff 	.word	0xffff8fff
 800450c:	fffffcff 	.word	0xfffffcff

08004510 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b086      	sub	sp, #24
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a1b      	ldr	r3, [r3, #32]
 800451e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a1b      	ldr	r3, [r3, #32]
 8004524:	4a18      	ldr	r2, [pc, #96]	@ (8004588 <TIM_OC3_SetConfig+0x78>)
 8004526:	401a      	ands	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	69db      	ldr	r3, [r3, #28]
 8004536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2270      	movs	r2, #112	@ 0x70
 800453c:	4393      	bics	r3, r2
 800453e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2203      	movs	r2, #3
 8004544:	4393      	bics	r3, r2
 8004546:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	68fa      	ldr	r2, [r7, #12]
 800454e:	4313      	orrs	r3, r2
 8004550:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	4a0d      	ldr	r2, [pc, #52]	@ (800458c <TIM_OC3_SetConfig+0x7c>)
 8004556:	4013      	ands	r3, r2
 8004558:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	021b      	lsls	r3, r3, #8
 8004560:	697a      	ldr	r2, [r7, #20]
 8004562:	4313      	orrs	r3, r2
 8004564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	685a      	ldr	r2, [r3, #4]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	697a      	ldr	r2, [r7, #20]
 800457e:	621a      	str	r2, [r3, #32]
}
 8004580:	46c0      	nop			@ (mov r8, r8)
 8004582:	46bd      	mov	sp, r7
 8004584:	b006      	add	sp, #24
 8004586:	bd80      	pop	{r7, pc}
 8004588:	fffffeff 	.word	0xfffffeff
 800458c:	fffffdff 	.word	0xfffffdff

08004590 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a1b      	ldr	r3, [r3, #32]
 800459e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6a1b      	ldr	r3, [r3, #32]
 80045a4:	4a19      	ldr	r2, [pc, #100]	@ (800460c <TIM_OC4_SetConfig+0x7c>)
 80045a6:	401a      	ands	r2, r3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	69db      	ldr	r3, [r3, #28]
 80045b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4a15      	ldr	r2, [pc, #84]	@ (8004610 <TIM_OC4_SetConfig+0x80>)
 80045bc:	4013      	ands	r3, r2
 80045be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	4a14      	ldr	r2, [pc, #80]	@ (8004614 <TIM_OC4_SetConfig+0x84>)
 80045c4:	4013      	ands	r3, r2
 80045c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	021b      	lsls	r3, r3, #8
 80045ce:	68fa      	ldr	r2, [r7, #12]
 80045d0:	4313      	orrs	r3, r2
 80045d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	4a10      	ldr	r2, [pc, #64]	@ (8004618 <TIM_OC4_SetConfig+0x88>)
 80045d8:	4013      	ands	r3, r2
 80045da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	031b      	lsls	r3, r3, #12
 80045e2:	697a      	ldr	r2, [r7, #20]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	68fa      	ldr	r2, [r7, #12]
 80045f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	685a      	ldr	r2, [r3, #4]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	697a      	ldr	r2, [r7, #20]
 8004600:	621a      	str	r2, [r3, #32]
}
 8004602:	46c0      	nop			@ (mov r8, r8)
 8004604:	46bd      	mov	sp, r7
 8004606:	b006      	add	sp, #24
 8004608:	bd80      	pop	{r7, pc}
 800460a:	46c0      	nop			@ (mov r8, r8)
 800460c:	ffffefff 	.word	0xffffefff
 8004610:	ffff8fff 	.word	0xffff8fff
 8004614:	fffffcff 	.word	0xfffffcff
 8004618:	ffffdfff 	.word	0xffffdfff

0800461c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b086      	sub	sp, #24
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	6a1b      	ldr	r3, [r3, #32]
 800462c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6a1b      	ldr	r3, [r3, #32]
 8004632:	2201      	movs	r2, #1
 8004634:	4393      	bics	r3, r2
 8004636:	001a      	movs	r2, r3
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	699b      	ldr	r3, [r3, #24]
 8004640:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	22f0      	movs	r2, #240	@ 0xf0
 8004646:	4393      	bics	r3, r2
 8004648:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	011b      	lsls	r3, r3, #4
 800464e:	693a      	ldr	r2, [r7, #16]
 8004650:	4313      	orrs	r3, r2
 8004652:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	220a      	movs	r2, #10
 8004658:	4393      	bics	r3, r2
 800465a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800465c:	697a      	ldr	r2, [r7, #20]
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	4313      	orrs	r3, r2
 8004662:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	693a      	ldr	r2, [r7, #16]
 8004668:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	697a      	ldr	r2, [r7, #20]
 800466e:	621a      	str	r2, [r3, #32]
}
 8004670:	46c0      	nop			@ (mov r8, r8)
 8004672:	46bd      	mov	sp, r7
 8004674:	b006      	add	sp, #24
 8004676:	bd80      	pop	{r7, pc}

08004678 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b086      	sub	sp, #24
 800467c:	af00      	add	r7, sp, #0
 800467e:	60f8      	str	r0, [r7, #12]
 8004680:	60b9      	str	r1, [r7, #8]
 8004682:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6a1b      	ldr	r3, [r3, #32]
 8004688:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6a1b      	ldr	r3, [r3, #32]
 800468e:	2210      	movs	r2, #16
 8004690:	4393      	bics	r3, r2
 8004692:	001a      	movs	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	4a0d      	ldr	r2, [pc, #52]	@ (80046d8 <TIM_TI2_ConfigInputStage+0x60>)
 80046a2:	4013      	ands	r3, r2
 80046a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	031b      	lsls	r3, r3, #12
 80046aa:	693a      	ldr	r2, [r7, #16]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	22a0      	movs	r2, #160	@ 0xa0
 80046b4:	4393      	bics	r3, r2
 80046b6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	011b      	lsls	r3, r3, #4
 80046bc:	697a      	ldr	r2, [r7, #20]
 80046be:	4313      	orrs	r3, r2
 80046c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	693a      	ldr	r2, [r7, #16]
 80046c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	697a      	ldr	r2, [r7, #20]
 80046cc:	621a      	str	r2, [r3, #32]
}
 80046ce:	46c0      	nop			@ (mov r8, r8)
 80046d0:	46bd      	mov	sp, r7
 80046d2:	b006      	add	sp, #24
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	46c0      	nop			@ (mov r8, r8)
 80046d8:	ffff0fff 	.word	0xffff0fff

080046dc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2270      	movs	r2, #112	@ 0x70
 80046f0:	4393      	bics	r3, r2
 80046f2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046f4:	683a      	ldr	r2, [r7, #0]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	2207      	movs	r2, #7
 80046fc:	4313      	orrs	r3, r2
 80046fe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	68fa      	ldr	r2, [r7, #12]
 8004704:	609a      	str	r2, [r3, #8]
}
 8004706:	46c0      	nop			@ (mov r8, r8)
 8004708:	46bd      	mov	sp, r7
 800470a:	b004      	add	sp, #16
 800470c:	bd80      	pop	{r7, pc}
	...

08004710 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b086      	sub	sp, #24
 8004714:	af00      	add	r7, sp, #0
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	607a      	str	r2, [r7, #4]
 800471c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	4a09      	ldr	r2, [pc, #36]	@ (800474c <TIM_ETR_SetConfig+0x3c>)
 8004728:	4013      	ands	r3, r2
 800472a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	021a      	lsls	r2, r3, #8
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	431a      	orrs	r2, r3
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	4313      	orrs	r3, r2
 8004738:	697a      	ldr	r2, [r7, #20]
 800473a:	4313      	orrs	r3, r2
 800473c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	697a      	ldr	r2, [r7, #20]
 8004742:	609a      	str	r2, [r3, #8]
}
 8004744:	46c0      	nop			@ (mov r8, r8)
 8004746:	46bd      	mov	sp, r7
 8004748:	b006      	add	sp, #24
 800474a:	bd80      	pop	{r7, pc}
 800474c:	ffff00ff 	.word	0xffff00ff

08004750 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	221f      	movs	r2, #31
 8004760:	4013      	ands	r3, r2
 8004762:	2201      	movs	r2, #1
 8004764:	409a      	lsls	r2, r3
 8004766:	0013      	movs	r3, r2
 8004768:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6a1b      	ldr	r3, [r3, #32]
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	43d2      	mvns	r2, r2
 8004772:	401a      	ands	r2, r3
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6a1a      	ldr	r2, [r3, #32]
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	211f      	movs	r1, #31
 8004780:	400b      	ands	r3, r1
 8004782:	6879      	ldr	r1, [r7, #4]
 8004784:	4099      	lsls	r1, r3
 8004786:	000b      	movs	r3, r1
 8004788:	431a      	orrs	r2, r3
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	621a      	str	r2, [r3, #32]
}
 800478e:	46c0      	nop			@ (mov r8, r8)
 8004790:	46bd      	mov	sp, r7
 8004792:	b006      	add	sp, #24
 8004794:	bd80      	pop	{r7, pc}
	...

08004798 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2238      	movs	r2, #56	@ 0x38
 80047a6:	5c9b      	ldrb	r3, [r3, r2]
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d101      	bne.n	80047b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047ac:	2302      	movs	r3, #2
 80047ae:	e042      	b.n	8004836 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2238      	movs	r2, #56	@ 0x38
 80047b4:	2101      	movs	r1, #1
 80047b6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2239      	movs	r2, #57	@ 0x39
 80047bc:	2102      	movs	r1, #2
 80047be:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2270      	movs	r2, #112	@ 0x70
 80047d4:	4393      	bics	r3, r2
 80047d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68fa      	ldr	r2, [r7, #12]
 80047de:	4313      	orrs	r3, r2
 80047e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68fa      	ldr	r2, [r7, #12]
 80047e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	2380      	movs	r3, #128	@ 0x80
 80047f0:	05db      	lsls	r3, r3, #23
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d009      	beq.n	800480a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a11      	ldr	r2, [pc, #68]	@ (8004840 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d004      	beq.n	800480a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a0f      	ldr	r2, [pc, #60]	@ (8004844 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d10c      	bne.n	8004824 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	2280      	movs	r2, #128	@ 0x80
 800480e:	4393      	bics	r3, r2
 8004810:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	68ba      	ldr	r2, [r7, #8]
 8004818:	4313      	orrs	r3, r2
 800481a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68ba      	ldr	r2, [r7, #8]
 8004822:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2239      	movs	r2, #57	@ 0x39
 8004828:	2101      	movs	r1, #1
 800482a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2238      	movs	r2, #56	@ 0x38
 8004830:	2100      	movs	r1, #0
 8004832:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	0018      	movs	r0, r3
 8004838:	46bd      	mov	sp, r7
 800483a:	b004      	add	sp, #16
 800483c:	bd80      	pop	{r7, pc}
 800483e:	46c0      	nop			@ (mov r8, r8)
 8004840:	40010800 	.word	0x40010800
 8004844:	40011400 	.word	0x40011400

08004848 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d101      	bne.n	800485a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e044      	b.n	80048e4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800485e:	2b00      	cmp	r3, #0
 8004860:	d107      	bne.n	8004872 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2278      	movs	r2, #120	@ 0x78
 8004866:	2100      	movs	r1, #0
 8004868:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	0018      	movs	r0, r3
 800486e:	f7fc fde7 	bl	8001440 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2224      	movs	r2, #36	@ 0x24
 8004876:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2101      	movs	r1, #1
 8004884:	438a      	bics	r2, r1
 8004886:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488c:	2b00      	cmp	r3, #0
 800488e:	d003      	beq.n	8004898 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	0018      	movs	r0, r3
 8004894:	f000 fef0 	bl	8005678 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	0018      	movs	r0, r3
 800489c:	f000 fca2 	bl	80051e4 <UART_SetConfig>
 80048a0:	0003      	movs	r3, r0
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d101      	bne.n	80048aa <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e01c      	b.n	80048e4 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	685a      	ldr	r2, [r3, #4]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	490d      	ldr	r1, [pc, #52]	@ (80048ec <HAL_UART_Init+0xa4>)
 80048b6:	400a      	ands	r2, r1
 80048b8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	689a      	ldr	r2, [r3, #8]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	212a      	movs	r1, #42	@ 0x2a
 80048c6:	438a      	bics	r2, r1
 80048c8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	2101      	movs	r1, #1
 80048d6:	430a      	orrs	r2, r1
 80048d8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	0018      	movs	r0, r3
 80048de:	f000 ff7f 	bl	80057e0 <UART_CheckIdleState>
 80048e2:	0003      	movs	r3, r0
}
 80048e4:	0018      	movs	r0, r3
 80048e6:	46bd      	mov	sp, r7
 80048e8:	b002      	add	sp, #8
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	ffffb7ff 	.word	0xffffb7ff

080048f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b08a      	sub	sp, #40	@ 0x28
 80048f4:	af02      	add	r7, sp, #8
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	603b      	str	r3, [r7, #0]
 80048fc:	1dbb      	adds	r3, r7, #6
 80048fe:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004904:	2b20      	cmp	r3, #32
 8004906:	d000      	beq.n	800490a <HAL_UART_Transmit+0x1a>
 8004908:	e08c      	b.n	8004a24 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d003      	beq.n	8004918 <HAL_UART_Transmit+0x28>
 8004910:	1dbb      	adds	r3, r7, #6
 8004912:	881b      	ldrh	r3, [r3, #0]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d101      	bne.n	800491c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e084      	b.n	8004a26 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	2380      	movs	r3, #128	@ 0x80
 8004922:	015b      	lsls	r3, r3, #5
 8004924:	429a      	cmp	r2, r3
 8004926:	d109      	bne.n	800493c <HAL_UART_Transmit+0x4c>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d105      	bne.n	800493c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	2201      	movs	r2, #1
 8004934:	4013      	ands	r3, r2
 8004936:	d001      	beq.n	800493c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e074      	b.n	8004a26 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2284      	movs	r2, #132	@ 0x84
 8004940:	2100      	movs	r1, #0
 8004942:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2221      	movs	r2, #33	@ 0x21
 8004948:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800494a:	f7fc ffe1 	bl	8001910 <HAL_GetTick>
 800494e:	0003      	movs	r3, r0
 8004950:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	1dba      	adds	r2, r7, #6
 8004956:	2150      	movs	r1, #80	@ 0x50
 8004958:	8812      	ldrh	r2, [r2, #0]
 800495a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	1dba      	adds	r2, r7, #6
 8004960:	2152      	movs	r1, #82	@ 0x52
 8004962:	8812      	ldrh	r2, [r2, #0]
 8004964:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	689a      	ldr	r2, [r3, #8]
 800496a:	2380      	movs	r3, #128	@ 0x80
 800496c:	015b      	lsls	r3, r3, #5
 800496e:	429a      	cmp	r2, r3
 8004970:	d108      	bne.n	8004984 <HAL_UART_Transmit+0x94>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d104      	bne.n	8004984 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800497a:	2300      	movs	r3, #0
 800497c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	61bb      	str	r3, [r7, #24]
 8004982:	e003      	b.n	800498c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004988:	2300      	movs	r3, #0
 800498a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800498c:	e02f      	b.n	80049ee <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800498e:	697a      	ldr	r2, [r7, #20]
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	0013      	movs	r3, r2
 8004998:	2200      	movs	r2, #0
 800499a:	2180      	movs	r1, #128	@ 0x80
 800499c:	f000 ffc8 	bl	8005930 <UART_WaitOnFlagUntilTimeout>
 80049a0:	1e03      	subs	r3, r0, #0
 80049a2:	d004      	beq.n	80049ae <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2220      	movs	r2, #32
 80049a8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e03b      	b.n	8004a26 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d10b      	bne.n	80049cc <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	881b      	ldrh	r3, [r3, #0]
 80049b8:	001a      	movs	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	05d2      	lsls	r2, r2, #23
 80049c0:	0dd2      	lsrs	r2, r2, #23
 80049c2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	3302      	adds	r3, #2
 80049c8:	61bb      	str	r3, [r7, #24]
 80049ca:	e007      	b.n	80049dc <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	781a      	ldrb	r2, [r3, #0]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	3301      	adds	r3, #1
 80049da:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2252      	movs	r2, #82	@ 0x52
 80049e0:	5a9b      	ldrh	r3, [r3, r2]
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	3b01      	subs	r3, #1
 80049e6:	b299      	uxth	r1, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2252      	movs	r2, #82	@ 0x52
 80049ec:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2252      	movs	r2, #82	@ 0x52
 80049f2:	5a9b      	ldrh	r3, [r3, r2]
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d1c9      	bne.n	800498e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	68f8      	ldr	r0, [r7, #12]
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	9300      	str	r3, [sp, #0]
 8004a02:	0013      	movs	r3, r2
 8004a04:	2200      	movs	r2, #0
 8004a06:	2140      	movs	r1, #64	@ 0x40
 8004a08:	f000 ff92 	bl	8005930 <UART_WaitOnFlagUntilTimeout>
 8004a0c:	1e03      	subs	r3, r0, #0
 8004a0e:	d004      	beq.n	8004a1a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2220      	movs	r2, #32
 8004a14:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e005      	b.n	8004a26 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2220      	movs	r2, #32
 8004a1e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004a20:	2300      	movs	r3, #0
 8004a22:	e000      	b.n	8004a26 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8004a24:	2302      	movs	r3, #2
  }
}
 8004a26:	0018      	movs	r0, r3
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	b008      	add	sp, #32
 8004a2c:	bd80      	pop	{r7, pc}
	...

08004a30 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b088      	sub	sp, #32
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	60f8      	str	r0, [r7, #12]
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	1dbb      	adds	r3, r7, #6
 8004a3c:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a42:	2b20      	cmp	r3, #32
 8004a44:	d15b      	bne.n	8004afe <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d003      	beq.n	8004a54 <HAL_UART_Transmit_IT+0x24>
 8004a4c:	1dbb      	adds	r3, r7, #6
 8004a4e:	881b      	ldrh	r3, [r3, #0]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d101      	bne.n	8004a58 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e053      	b.n	8004b00 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	689a      	ldr	r2, [r3, #8]
 8004a5c:	2380      	movs	r3, #128	@ 0x80
 8004a5e:	015b      	lsls	r3, r3, #5
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d109      	bne.n	8004a78 <HAL_UART_Transmit_IT+0x48>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d105      	bne.n	8004a78 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	4013      	ands	r3, r2
 8004a72:	d001      	beq.n	8004a78 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e043      	b.n	8004b00 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	68ba      	ldr	r2, [r7, #8]
 8004a7c:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	1dba      	adds	r2, r7, #6
 8004a82:	2150      	movs	r1, #80	@ 0x50
 8004a84:	8812      	ldrh	r2, [r2, #0]
 8004a86:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	1dba      	adds	r2, r7, #6
 8004a8c:	2152      	movs	r1, #82	@ 0x52
 8004a8e:	8812      	ldrh	r2, [r2, #0]
 8004a90:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2284      	movs	r2, #132	@ 0x84
 8004a9c:	2100      	movs	r1, #0
 8004a9e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2221      	movs	r2, #33	@ 0x21
 8004aa4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	689a      	ldr	r2, [r3, #8]
 8004aaa:	2380      	movs	r3, #128	@ 0x80
 8004aac:	015b      	lsls	r3, r3, #5
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d107      	bne.n	8004ac2 <HAL_UART_Transmit_IT+0x92>
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	691b      	ldr	r3, [r3, #16]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d103      	bne.n	8004ac2 <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	4a12      	ldr	r2, [pc, #72]	@ (8004b08 <HAL_UART_Transmit_IT+0xd8>)
 8004abe:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004ac0:	e002      	b.n	8004ac8 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	4a11      	ldr	r2, [pc, #68]	@ (8004b0c <HAL_UART_Transmit_IT+0xdc>)
 8004ac6:	66da      	str	r2, [r3, #108]	@ 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ac8:	f3ef 8310 	mrs	r3, PRIMASK
 8004acc:	613b      	str	r3, [r7, #16]
  return(result);
 8004ace:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004ad0:	61fb      	str	r3, [r7, #28]
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	f383 8810 	msr	PRIMASK, r3
}
 8004adc:	46c0      	nop			@ (mov r8, r8)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	2180      	movs	r1, #128	@ 0x80
 8004aea:	430a      	orrs	r2, r1
 8004aec:	601a      	str	r2, [r3, #0]
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004af2:	69bb      	ldr	r3, [r7, #24]
 8004af4:	f383 8810 	msr	PRIMASK, r3
}
 8004af8:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 8004afa:	2300      	movs	r3, #0
 8004afc:	e000      	b.n	8004b00 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 8004afe:	2302      	movs	r3, #2
  }
}
 8004b00:	0018      	movs	r0, r3
 8004b02:	46bd      	mov	sp, r7
 8004b04:	b008      	add	sp, #32
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	08005d45 	.word	0x08005d45
 8004b0c:	08005c93 	.word	0x08005c93

08004b10 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b088      	sub	sp, #32
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	1dbb      	adds	r3, r7, #6
 8004b1c:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2280      	movs	r2, #128	@ 0x80
 8004b22:	589b      	ldr	r3, [r3, r2]
 8004b24:	2b20      	cmp	r3, #32
 8004b26:	d14a      	bne.n	8004bbe <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d003      	beq.n	8004b36 <HAL_UART_Receive_IT+0x26>
 8004b2e:	1dbb      	adds	r3, r7, #6
 8004b30:	881b      	ldrh	r3, [r3, #0]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d101      	bne.n	8004b3a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e042      	b.n	8004bc0 <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	689a      	ldr	r2, [r3, #8]
 8004b3e:	2380      	movs	r3, #128	@ 0x80
 8004b40:	015b      	lsls	r3, r3, #5
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d109      	bne.n	8004b5a <HAL_UART_Receive_IT+0x4a>
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d105      	bne.n	8004b5a <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	2201      	movs	r2, #1
 8004b52:	4013      	ands	r3, r2
 8004b54:	d001      	beq.n	8004b5a <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e032      	b.n	8004bc0 <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a18      	ldr	r2, [pc, #96]	@ (8004bc8 <HAL_UART_Receive_IT+0xb8>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d020      	beq.n	8004bac <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	685a      	ldr	r2, [r3, #4]
 8004b70:	2380      	movs	r3, #128	@ 0x80
 8004b72:	041b      	lsls	r3, r3, #16
 8004b74:	4013      	ands	r3, r2
 8004b76:	d019      	beq.n	8004bac <HAL_UART_Receive_IT+0x9c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b78:	f3ef 8310 	mrs	r3, PRIMASK
 8004b7c:	613b      	str	r3, [r7, #16]
  return(result);
 8004b7e:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004b80:	61fb      	str	r3, [r7, #28]
 8004b82:	2301      	movs	r3, #1
 8004b84:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	f383 8810 	msr	PRIMASK, r3
}
 8004b8c:	46c0      	nop			@ (mov r8, r8)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2180      	movs	r1, #128	@ 0x80
 8004b9a:	04c9      	lsls	r1, r1, #19
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	601a      	str	r2, [r3, #0]
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	f383 8810 	msr	PRIMASK, r3
}
 8004baa:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004bac:	1dbb      	adds	r3, r7, #6
 8004bae:	881a      	ldrh	r2, [r3, #0]
 8004bb0:	68b9      	ldr	r1, [r7, #8]
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	0018      	movs	r0, r3
 8004bb6:	f000 ff2b 	bl	8005a10 <UART_Start_Receive_IT>
 8004bba:	0003      	movs	r3, r0
 8004bbc:	e000      	b.n	8004bc0 <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8004bbe:	2302      	movs	r3, #2
  }
}
 8004bc0:	0018      	movs	r0, r3
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	b008      	add	sp, #32
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	40004800 	.word	0x40004800

08004bcc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004bcc:	b590      	push	{r4, r7, lr}
 8004bce:	b0ab      	sub	sp, #172	@ 0xac
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	22a4      	movs	r2, #164	@ 0xa4
 8004bdc:	18b9      	adds	r1, r7, r2
 8004bde:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	20a0      	movs	r0, #160	@ 0xa0
 8004be8:	1839      	adds	r1, r7, r0
 8004bea:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	219c      	movs	r1, #156	@ 0x9c
 8004bf4:	1879      	adds	r1, r7, r1
 8004bf6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004bf8:	0011      	movs	r1, r2
 8004bfa:	18bb      	adds	r3, r7, r2
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a99      	ldr	r2, [pc, #612]	@ (8004e64 <HAL_UART_IRQHandler+0x298>)
 8004c00:	4013      	ands	r3, r2
 8004c02:	2298      	movs	r2, #152	@ 0x98
 8004c04:	18bc      	adds	r4, r7, r2
 8004c06:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8004c08:	18bb      	adds	r3, r7, r2
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d114      	bne.n	8004c3a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004c10:	187b      	adds	r3, r7, r1
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2220      	movs	r2, #32
 8004c16:	4013      	ands	r3, r2
 8004c18:	d00f      	beq.n	8004c3a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004c1a:	183b      	adds	r3, r7, r0
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2220      	movs	r2, #32
 8004c20:	4013      	ands	r3, r2
 8004c22:	d00a      	beq.n	8004c3a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d100      	bne.n	8004c2e <HAL_UART_IRQHandler+0x62>
 8004c2c:	e2be      	b.n	80051ac <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	0010      	movs	r0, r2
 8004c36:	4798      	blx	r3
      }
      return;
 8004c38:	e2b8      	b.n	80051ac <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004c3a:	2398      	movs	r3, #152	@ 0x98
 8004c3c:	18fb      	adds	r3, r7, r3
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d100      	bne.n	8004c46 <HAL_UART_IRQHandler+0x7a>
 8004c44:	e114      	b.n	8004e70 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004c46:	239c      	movs	r3, #156	@ 0x9c
 8004c48:	18fb      	adds	r3, r7, r3
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	4013      	ands	r3, r2
 8004c50:	d106      	bne.n	8004c60 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004c52:	23a0      	movs	r3, #160	@ 0xa0
 8004c54:	18fb      	adds	r3, r7, r3
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a83      	ldr	r2, [pc, #524]	@ (8004e68 <HAL_UART_IRQHandler+0x29c>)
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	d100      	bne.n	8004c60 <HAL_UART_IRQHandler+0x94>
 8004c5e:	e107      	b.n	8004e70 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004c60:	23a4      	movs	r3, #164	@ 0xa4
 8004c62:	18fb      	adds	r3, r7, r3
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2201      	movs	r2, #1
 8004c68:	4013      	ands	r3, r2
 8004c6a:	d012      	beq.n	8004c92 <HAL_UART_IRQHandler+0xc6>
 8004c6c:	23a0      	movs	r3, #160	@ 0xa0
 8004c6e:	18fb      	adds	r3, r7, r3
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	2380      	movs	r3, #128	@ 0x80
 8004c74:	005b      	lsls	r3, r3, #1
 8004c76:	4013      	ands	r3, r2
 8004c78:	d00b      	beq.n	8004c92 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2284      	movs	r2, #132	@ 0x84
 8004c86:	589b      	ldr	r3, [r3, r2]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	431a      	orrs	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2184      	movs	r1, #132	@ 0x84
 8004c90:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c92:	23a4      	movs	r3, #164	@ 0xa4
 8004c94:	18fb      	adds	r3, r7, r3
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2202      	movs	r2, #2
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	d011      	beq.n	8004cc2 <HAL_UART_IRQHandler+0xf6>
 8004c9e:	239c      	movs	r3, #156	@ 0x9c
 8004ca0:	18fb      	adds	r3, r7, r3
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	d00b      	beq.n	8004cc2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	2202      	movs	r2, #2
 8004cb0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2284      	movs	r2, #132	@ 0x84
 8004cb6:	589b      	ldr	r3, [r3, r2]
 8004cb8:	2204      	movs	r2, #4
 8004cba:	431a      	orrs	r2, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2184      	movs	r1, #132	@ 0x84
 8004cc0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004cc2:	23a4      	movs	r3, #164	@ 0xa4
 8004cc4:	18fb      	adds	r3, r7, r3
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2204      	movs	r2, #4
 8004cca:	4013      	ands	r3, r2
 8004ccc:	d011      	beq.n	8004cf2 <HAL_UART_IRQHandler+0x126>
 8004cce:	239c      	movs	r3, #156	@ 0x9c
 8004cd0:	18fb      	adds	r3, r7, r3
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	d00b      	beq.n	8004cf2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2204      	movs	r2, #4
 8004ce0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2284      	movs	r2, #132	@ 0x84
 8004ce6:	589b      	ldr	r3, [r3, r2]
 8004ce8:	2202      	movs	r2, #2
 8004cea:	431a      	orrs	r2, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2184      	movs	r1, #132	@ 0x84
 8004cf0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004cf2:	23a4      	movs	r3, #164	@ 0xa4
 8004cf4:	18fb      	adds	r3, r7, r3
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2208      	movs	r2, #8
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	d017      	beq.n	8004d2e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004cfe:	23a0      	movs	r3, #160	@ 0xa0
 8004d00:	18fb      	adds	r3, r7, r3
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2220      	movs	r2, #32
 8004d06:	4013      	ands	r3, r2
 8004d08:	d105      	bne.n	8004d16 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004d0a:	239c      	movs	r3, #156	@ 0x9c
 8004d0c:	18fb      	adds	r3, r7, r3
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2201      	movs	r2, #1
 8004d12:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004d14:	d00b      	beq.n	8004d2e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2208      	movs	r2, #8
 8004d1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2284      	movs	r2, #132	@ 0x84
 8004d22:	589b      	ldr	r3, [r3, r2]
 8004d24:	2208      	movs	r2, #8
 8004d26:	431a      	orrs	r2, r3
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2184      	movs	r1, #132	@ 0x84
 8004d2c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004d2e:	23a4      	movs	r3, #164	@ 0xa4
 8004d30:	18fb      	adds	r3, r7, r3
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	2380      	movs	r3, #128	@ 0x80
 8004d36:	011b      	lsls	r3, r3, #4
 8004d38:	4013      	ands	r3, r2
 8004d3a:	d013      	beq.n	8004d64 <HAL_UART_IRQHandler+0x198>
 8004d3c:	23a0      	movs	r3, #160	@ 0xa0
 8004d3e:	18fb      	adds	r3, r7, r3
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	2380      	movs	r3, #128	@ 0x80
 8004d44:	04db      	lsls	r3, r3, #19
 8004d46:	4013      	ands	r3, r2
 8004d48:	d00c      	beq.n	8004d64 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2280      	movs	r2, #128	@ 0x80
 8004d50:	0112      	lsls	r2, r2, #4
 8004d52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2284      	movs	r2, #132	@ 0x84
 8004d58:	589b      	ldr	r3, [r3, r2]
 8004d5a:	2220      	movs	r2, #32
 8004d5c:	431a      	orrs	r2, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2184      	movs	r1, #132	@ 0x84
 8004d62:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2284      	movs	r2, #132	@ 0x84
 8004d68:	589b      	ldr	r3, [r3, r2]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d100      	bne.n	8004d70 <HAL_UART_IRQHandler+0x1a4>
 8004d6e:	e21f      	b.n	80051b0 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004d70:	23a4      	movs	r3, #164	@ 0xa4
 8004d72:	18fb      	adds	r3, r7, r3
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2220      	movs	r2, #32
 8004d78:	4013      	ands	r3, r2
 8004d7a:	d00e      	beq.n	8004d9a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004d7c:	23a0      	movs	r3, #160	@ 0xa0
 8004d7e:	18fb      	adds	r3, r7, r3
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	2220      	movs	r2, #32
 8004d84:	4013      	ands	r3, r2
 8004d86:	d008      	beq.n	8004d9a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d004      	beq.n	8004d9a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	0010      	movs	r0, r2
 8004d98:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2284      	movs	r2, #132	@ 0x84
 8004d9e:	589b      	ldr	r3, [r3, r2]
 8004da0:	2194      	movs	r1, #148	@ 0x94
 8004da2:	187a      	adds	r2, r7, r1
 8004da4:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	2240      	movs	r2, #64	@ 0x40
 8004dae:	4013      	ands	r3, r2
 8004db0:	2b40      	cmp	r3, #64	@ 0x40
 8004db2:	d004      	beq.n	8004dbe <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004db4:	187b      	adds	r3, r7, r1
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2228      	movs	r2, #40	@ 0x28
 8004dba:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004dbc:	d047      	beq.n	8004e4e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	0018      	movs	r0, r3
 8004dc2:	f000 feef 	bl	8005ba4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	2240      	movs	r2, #64	@ 0x40
 8004dce:	4013      	ands	r3, r2
 8004dd0:	2b40      	cmp	r3, #64	@ 0x40
 8004dd2:	d137      	bne.n	8004e44 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dd4:	f3ef 8310 	mrs	r3, PRIMASK
 8004dd8:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8004dda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ddc:	2090      	movs	r0, #144	@ 0x90
 8004dde:	183a      	adds	r2, r7, r0
 8004de0:	6013      	str	r3, [r2, #0]
 8004de2:	2301      	movs	r3, #1
 8004de4:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004de6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004de8:	f383 8810 	msr	PRIMASK, r3
}
 8004dec:	46c0      	nop			@ (mov r8, r8)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	689a      	ldr	r2, [r3, #8]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2140      	movs	r1, #64	@ 0x40
 8004dfa:	438a      	bics	r2, r1
 8004dfc:	609a      	str	r2, [r3, #8]
 8004dfe:	183b      	adds	r3, r7, r0
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004e06:	f383 8810 	msr	PRIMASK, r3
}
 8004e0a:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d012      	beq.n	8004e3a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e18:	4a14      	ldr	r2, [pc, #80]	@ (8004e6c <HAL_UART_IRQHandler+0x2a0>)
 8004e1a:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e20:	0018      	movs	r0, r3
 8004e22:	f7fc fec1 	bl	8001ba8 <HAL_DMA_Abort_IT>
 8004e26:	1e03      	subs	r3, r0, #0
 8004e28:	d01a      	beq.n	8004e60 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e34:	0018      	movs	r0, r3
 8004e36:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e38:	e012      	b.n	8004e60 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	0018      	movs	r0, r3
 8004e3e:	f7fc f9d5 	bl	80011ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e42:	e00d      	b.n	8004e60 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	0018      	movs	r0, r3
 8004e48:	f7fc f9d0 	bl	80011ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e4c:	e008      	b.n	8004e60 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	0018      	movs	r0, r3
 8004e52:	f7fc f9cb 	bl	80011ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2284      	movs	r2, #132	@ 0x84
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004e5e:	e1a7      	b.n	80051b0 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e60:	46c0      	nop			@ (mov r8, r8)
    return;
 8004e62:	e1a5      	b.n	80051b0 <HAL_UART_IRQHandler+0x5e4>
 8004e64:	0000080f 	.word	0x0000080f
 8004e68:	04000120 	.word	0x04000120
 8004e6c:	08005c6d 	.word	0x08005c6d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d000      	beq.n	8004e7a <HAL_UART_IRQHandler+0x2ae>
 8004e78:	e159      	b.n	800512e <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004e7a:	23a4      	movs	r3, #164	@ 0xa4
 8004e7c:	18fb      	adds	r3, r7, r3
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2210      	movs	r2, #16
 8004e82:	4013      	ands	r3, r2
 8004e84:	d100      	bne.n	8004e88 <HAL_UART_IRQHandler+0x2bc>
 8004e86:	e152      	b.n	800512e <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004e88:	23a0      	movs	r3, #160	@ 0xa0
 8004e8a:	18fb      	adds	r3, r7, r3
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2210      	movs	r2, #16
 8004e90:	4013      	ands	r3, r2
 8004e92:	d100      	bne.n	8004e96 <HAL_UART_IRQHandler+0x2ca>
 8004e94:	e14b      	b.n	800512e <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	2210      	movs	r2, #16
 8004e9c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	2240      	movs	r2, #64	@ 0x40
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	2b40      	cmp	r3, #64	@ 0x40
 8004eaa:	d000      	beq.n	8004eae <HAL_UART_IRQHandler+0x2e2>
 8004eac:	e0bf      	b.n	800502e <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	685a      	ldr	r2, [r3, #4]
 8004eb6:	217e      	movs	r1, #126	@ 0x7e
 8004eb8:	187b      	adds	r3, r7, r1
 8004eba:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004ebc:	187b      	adds	r3, r7, r1
 8004ebe:	881b      	ldrh	r3, [r3, #0]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d100      	bne.n	8004ec6 <HAL_UART_IRQHandler+0x2fa>
 8004ec4:	e095      	b.n	8004ff2 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2258      	movs	r2, #88	@ 0x58
 8004eca:	5a9b      	ldrh	r3, [r3, r2]
 8004ecc:	187a      	adds	r2, r7, r1
 8004ece:	8812      	ldrh	r2, [r2, #0]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d300      	bcc.n	8004ed6 <HAL_UART_IRQHandler+0x30a>
 8004ed4:	e08d      	b.n	8004ff2 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	187a      	adds	r2, r7, r1
 8004eda:	215a      	movs	r1, #90	@ 0x5a
 8004edc:	8812      	ldrh	r2, [r2, #0]
 8004ede:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2220      	movs	r2, #32
 8004eea:	4013      	ands	r3, r2
 8004eec:	d16f      	bne.n	8004fce <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004eee:	f3ef 8310 	mrs	r3, PRIMASK
 8004ef2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ef6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004ef8:	2301      	movs	r3, #1
 8004efa:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004efc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004efe:	f383 8810 	msr	PRIMASK, r3
}
 8004f02:	46c0      	nop			@ (mov r8, r8)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	49ad      	ldr	r1, [pc, #692]	@ (80051c4 <HAL_UART_IRQHandler+0x5f8>)
 8004f10:	400a      	ands	r2, r1
 8004f12:	601a      	str	r2, [r3, #0]
 8004f14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f16:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f1a:	f383 8810 	msr	PRIMASK, r3
}
 8004f1e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f20:	f3ef 8310 	mrs	r3, PRIMASK
 8004f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8004f26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f28:	677b      	str	r3, [r7, #116]	@ 0x74
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f30:	f383 8810 	msr	PRIMASK, r3
}
 8004f34:	46c0      	nop			@ (mov r8, r8)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	689a      	ldr	r2, [r3, #8]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2101      	movs	r1, #1
 8004f42:	438a      	bics	r2, r1
 8004f44:	609a      	str	r2, [r3, #8]
 8004f46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004f48:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f4c:	f383 8810 	msr	PRIMASK, r3
}
 8004f50:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f52:	f3ef 8310 	mrs	r3, PRIMASK
 8004f56:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8004f58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f5a:	673b      	str	r3, [r7, #112]	@ 0x70
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f62:	f383 8810 	msr	PRIMASK, r3
}
 8004f66:	46c0      	nop			@ (mov r8, r8)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	689a      	ldr	r2, [r3, #8]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2140      	movs	r1, #64	@ 0x40
 8004f74:	438a      	bics	r2, r1
 8004f76:	609a      	str	r2, [r3, #8]
 8004f78:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f7a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f7e:	f383 8810 	msr	PRIMASK, r3
}
 8004f82:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2280      	movs	r2, #128	@ 0x80
 8004f88:	2120      	movs	r1, #32
 8004f8a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f92:	f3ef 8310 	mrs	r3, PRIMASK
 8004f96:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8004f98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fa0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004fa2:	f383 8810 	msr	PRIMASK, r3
}
 8004fa6:	46c0      	nop			@ (mov r8, r8)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	2110      	movs	r1, #16
 8004fb4:	438a      	bics	r2, r1
 8004fb6:	601a      	str	r2, [r3, #0]
 8004fb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fba:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fbc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004fbe:	f383 8810 	msr	PRIMASK, r3
}
 8004fc2:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fc8:	0018      	movs	r0, r3
 8004fca:	f7fc fdad 	bl	8001b28 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2202      	movs	r2, #2
 8004fd2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2258      	movs	r2, #88	@ 0x58
 8004fd8:	5a9a      	ldrh	r2, [r3, r2]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	215a      	movs	r1, #90	@ 0x5a
 8004fde:	5a5b      	ldrh	r3, [r3, r1]
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	b29a      	uxth	r2, r3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	0011      	movs	r1, r2
 8004fea:	0018      	movs	r0, r3
 8004fec:	f000 f8ee 	bl	80051cc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004ff0:	e0e0      	b.n	80051b4 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2258      	movs	r2, #88	@ 0x58
 8004ff6:	5a9b      	ldrh	r3, [r3, r2]
 8004ff8:	227e      	movs	r2, #126	@ 0x7e
 8004ffa:	18ba      	adds	r2, r7, r2
 8004ffc:	8812      	ldrh	r2, [r2, #0]
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d000      	beq.n	8005004 <HAL_UART_IRQHandler+0x438>
 8005002:	e0d7      	b.n	80051b4 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2220      	movs	r2, #32
 800500e:	4013      	ands	r3, r2
 8005010:	2b20      	cmp	r3, #32
 8005012:	d000      	beq.n	8005016 <HAL_UART_IRQHandler+0x44a>
 8005014:	e0ce      	b.n	80051b4 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2202      	movs	r2, #2
 800501a:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2258      	movs	r2, #88	@ 0x58
 8005020:	5a9a      	ldrh	r2, [r3, r2]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	0011      	movs	r1, r2
 8005026:	0018      	movs	r0, r3
 8005028:	f000 f8d0 	bl	80051cc <HAL_UARTEx_RxEventCallback>
      return;
 800502c:	e0c2      	b.n	80051b4 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2258      	movs	r2, #88	@ 0x58
 8005032:	5a99      	ldrh	r1, [r3, r2]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	225a      	movs	r2, #90	@ 0x5a
 8005038:	5a9b      	ldrh	r3, [r3, r2]
 800503a:	b29a      	uxth	r2, r3
 800503c:	208e      	movs	r0, #142	@ 0x8e
 800503e:	183b      	adds	r3, r7, r0
 8005040:	1a8a      	subs	r2, r1, r2
 8005042:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	225a      	movs	r2, #90	@ 0x5a
 8005048:	5a9b      	ldrh	r3, [r3, r2]
 800504a:	b29b      	uxth	r3, r3
 800504c:	2b00      	cmp	r3, #0
 800504e:	d100      	bne.n	8005052 <HAL_UART_IRQHandler+0x486>
 8005050:	e0b2      	b.n	80051b8 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8005052:	183b      	adds	r3, r7, r0
 8005054:	881b      	ldrh	r3, [r3, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d100      	bne.n	800505c <HAL_UART_IRQHandler+0x490>
 800505a:	e0ad      	b.n	80051b8 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800505c:	f3ef 8310 	mrs	r3, PRIMASK
 8005060:	60fb      	str	r3, [r7, #12]
  return(result);
 8005062:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005064:	2488      	movs	r4, #136	@ 0x88
 8005066:	193a      	adds	r2, r7, r4
 8005068:	6013      	str	r3, [r2, #0]
 800506a:	2301      	movs	r3, #1
 800506c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	f383 8810 	msr	PRIMASK, r3
}
 8005074:	46c0      	nop			@ (mov r8, r8)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4951      	ldr	r1, [pc, #324]	@ (80051c8 <HAL_UART_IRQHandler+0x5fc>)
 8005082:	400a      	ands	r2, r1
 8005084:	601a      	str	r2, [r3, #0]
 8005086:	193b      	adds	r3, r7, r4
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	f383 8810 	msr	PRIMASK, r3
}
 8005092:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005094:	f3ef 8310 	mrs	r3, PRIMASK
 8005098:	61bb      	str	r3, [r7, #24]
  return(result);
 800509a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800509c:	2484      	movs	r4, #132	@ 0x84
 800509e:	193a      	adds	r2, r7, r4
 80050a0:	6013      	str	r3, [r2, #0]
 80050a2:	2301      	movs	r3, #1
 80050a4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	f383 8810 	msr	PRIMASK, r3
}
 80050ac:	46c0      	nop			@ (mov r8, r8)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	689a      	ldr	r2, [r3, #8]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2101      	movs	r1, #1
 80050ba:	438a      	bics	r2, r1
 80050bc:	609a      	str	r2, [r3, #8]
 80050be:	193b      	adds	r3, r7, r4
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050c4:	6a3b      	ldr	r3, [r7, #32]
 80050c6:	f383 8810 	msr	PRIMASK, r3
}
 80050ca:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2280      	movs	r2, #128	@ 0x80
 80050d0:	2120      	movs	r1, #32
 80050d2:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050e0:	f3ef 8310 	mrs	r3, PRIMASK
 80050e4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80050e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050e8:	2480      	movs	r4, #128	@ 0x80
 80050ea:	193a      	adds	r2, r7, r4
 80050ec:	6013      	str	r3, [r2, #0]
 80050ee:	2301      	movs	r3, #1
 80050f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f4:	f383 8810 	msr	PRIMASK, r3
}
 80050f8:	46c0      	nop			@ (mov r8, r8)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2110      	movs	r1, #16
 8005106:	438a      	bics	r2, r1
 8005108:	601a      	str	r2, [r3, #0]
 800510a:	193b      	adds	r3, r7, r4
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005112:	f383 8810 	msr	PRIMASK, r3
}
 8005116:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800511e:	183b      	adds	r3, r7, r0
 8005120:	881a      	ldrh	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	0011      	movs	r1, r2
 8005126:	0018      	movs	r0, r3
 8005128:	f000 f850 	bl	80051cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800512c:	e044      	b.n	80051b8 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800512e:	23a4      	movs	r3, #164	@ 0xa4
 8005130:	18fb      	adds	r3, r7, r3
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	2380      	movs	r3, #128	@ 0x80
 8005136:	035b      	lsls	r3, r3, #13
 8005138:	4013      	ands	r3, r2
 800513a:	d010      	beq.n	800515e <HAL_UART_IRQHandler+0x592>
 800513c:	239c      	movs	r3, #156	@ 0x9c
 800513e:	18fb      	adds	r3, r7, r3
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	2380      	movs	r3, #128	@ 0x80
 8005144:	03db      	lsls	r3, r3, #15
 8005146:	4013      	ands	r3, r2
 8005148:	d009      	beq.n	800515e <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	2280      	movs	r2, #128	@ 0x80
 8005150:	0352      	lsls	r2, r2, #13
 8005152:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	0018      	movs	r0, r3
 8005158:	f001 f842 	bl	80061e0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800515c:	e02f      	b.n	80051be <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800515e:	23a4      	movs	r3, #164	@ 0xa4
 8005160:	18fb      	adds	r3, r7, r3
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2280      	movs	r2, #128	@ 0x80
 8005166:	4013      	ands	r3, r2
 8005168:	d00f      	beq.n	800518a <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800516a:	23a0      	movs	r3, #160	@ 0xa0
 800516c:	18fb      	adds	r3, r7, r3
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2280      	movs	r2, #128	@ 0x80
 8005172:	4013      	ands	r3, r2
 8005174:	d009      	beq.n	800518a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800517a:	2b00      	cmp	r3, #0
 800517c:	d01e      	beq.n	80051bc <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005182:	687a      	ldr	r2, [r7, #4]
 8005184:	0010      	movs	r0, r2
 8005186:	4798      	blx	r3
    }
    return;
 8005188:	e018      	b.n	80051bc <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800518a:	23a4      	movs	r3, #164	@ 0xa4
 800518c:	18fb      	adds	r3, r7, r3
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2240      	movs	r2, #64	@ 0x40
 8005192:	4013      	ands	r3, r2
 8005194:	d013      	beq.n	80051be <HAL_UART_IRQHandler+0x5f2>
 8005196:	23a0      	movs	r3, #160	@ 0xa0
 8005198:	18fb      	adds	r3, r7, r3
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2240      	movs	r2, #64	@ 0x40
 800519e:	4013      	ands	r3, r2
 80051a0:	d00d      	beq.n	80051be <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	0018      	movs	r0, r3
 80051a6:	f000 fe2b 	bl	8005e00 <UART_EndTransmit_IT>
    return;
 80051aa:	e008      	b.n	80051be <HAL_UART_IRQHandler+0x5f2>
      return;
 80051ac:	46c0      	nop			@ (mov r8, r8)
 80051ae:	e006      	b.n	80051be <HAL_UART_IRQHandler+0x5f2>
    return;
 80051b0:	46c0      	nop			@ (mov r8, r8)
 80051b2:	e004      	b.n	80051be <HAL_UART_IRQHandler+0x5f2>
      return;
 80051b4:	46c0      	nop			@ (mov r8, r8)
 80051b6:	e002      	b.n	80051be <HAL_UART_IRQHandler+0x5f2>
      return;
 80051b8:	46c0      	nop			@ (mov r8, r8)
 80051ba:	e000      	b.n	80051be <HAL_UART_IRQHandler+0x5f2>
    return;
 80051bc:	46c0      	nop			@ (mov r8, r8)
  }

}
 80051be:	46bd      	mov	sp, r7
 80051c0:	b02b      	add	sp, #172	@ 0xac
 80051c2:	bd90      	pop	{r4, r7, pc}
 80051c4:	fffffeff 	.word	0xfffffeff
 80051c8:	fffffedf 	.word	0xfffffedf

080051cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b082      	sub	sp, #8
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	000a      	movs	r2, r1
 80051d6:	1cbb      	adds	r3, r7, #2
 80051d8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80051da:	46c0      	nop			@ (mov r8, r8)
 80051dc:	46bd      	mov	sp, r7
 80051de:	b002      	add	sp, #8
 80051e0:	bd80      	pop	{r7, pc}
	...

080051e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051e4:	b5b0      	push	{r4, r5, r7, lr}
 80051e6:	b08e      	sub	sp, #56	@ 0x38
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80051ec:	231a      	movs	r3, #26
 80051ee:	2218      	movs	r2, #24
 80051f0:	189b      	adds	r3, r3, r2
 80051f2:	19db      	adds	r3, r3, r7
 80051f4:	2200      	movs	r2, #0
 80051f6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051f8:	69fb      	ldr	r3, [r7, #28]
 80051fa:	689a      	ldr	r2, [r3, #8]
 80051fc:	69fb      	ldr	r3, [r7, #28]
 80051fe:	691b      	ldr	r3, [r3, #16]
 8005200:	431a      	orrs	r2, r3
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	431a      	orrs	r2, r3
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	69db      	ldr	r3, [r3, #28]
 800520c:	4313      	orrs	r3, r2
 800520e:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4ab4      	ldr	r2, [pc, #720]	@ (80054e8 <UART_SetConfig+0x304>)
 8005218:	4013      	ands	r3, r2
 800521a:	0019      	movs	r1, r3
 800521c:	69fb      	ldr	r3, [r7, #28]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005222:	430a      	orrs	r2, r1
 8005224:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	4aaf      	ldr	r2, [pc, #700]	@ (80054ec <UART_SetConfig+0x308>)
 800522e:	4013      	ands	r3, r2
 8005230:	0019      	movs	r1, r3
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	68da      	ldr	r2, [r3, #12]
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	430a      	orrs	r2, r1
 800523c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	699b      	ldr	r3, [r3, #24]
 8005242:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4aa9      	ldr	r2, [pc, #676]	@ (80054f0 <UART_SetConfig+0x30c>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d004      	beq.n	8005258 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	6a1b      	ldr	r3, [r3, #32]
 8005252:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005254:	4313      	orrs	r3, r2
 8005256:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	4aa5      	ldr	r2, [pc, #660]	@ (80054f4 <UART_SetConfig+0x310>)
 8005260:	4013      	ands	r3, r2
 8005262:	0019      	movs	r1, r3
 8005264:	69fb      	ldr	r3, [r7, #28]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800526a:	430a      	orrs	r2, r1
 800526c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4aa1      	ldr	r2, [pc, #644]	@ (80054f8 <UART_SetConfig+0x314>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d131      	bne.n	80052dc <UART_SetConfig+0xf8>
 8005278:	4ba0      	ldr	r3, [pc, #640]	@ (80054fc <UART_SetConfig+0x318>)
 800527a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800527c:	220c      	movs	r2, #12
 800527e:	4013      	ands	r3, r2
 8005280:	2b0c      	cmp	r3, #12
 8005282:	d01d      	beq.n	80052c0 <UART_SetConfig+0xdc>
 8005284:	d823      	bhi.n	80052ce <UART_SetConfig+0xea>
 8005286:	2b08      	cmp	r3, #8
 8005288:	d00c      	beq.n	80052a4 <UART_SetConfig+0xc0>
 800528a:	d820      	bhi.n	80052ce <UART_SetConfig+0xea>
 800528c:	2b00      	cmp	r3, #0
 800528e:	d002      	beq.n	8005296 <UART_SetConfig+0xb2>
 8005290:	2b04      	cmp	r3, #4
 8005292:	d00e      	beq.n	80052b2 <UART_SetConfig+0xce>
 8005294:	e01b      	b.n	80052ce <UART_SetConfig+0xea>
 8005296:	231b      	movs	r3, #27
 8005298:	2218      	movs	r2, #24
 800529a:	189b      	adds	r3, r3, r2
 800529c:	19db      	adds	r3, r3, r7
 800529e:	2200      	movs	r2, #0
 80052a0:	701a      	strb	r2, [r3, #0]
 80052a2:	e065      	b.n	8005370 <UART_SetConfig+0x18c>
 80052a4:	231b      	movs	r3, #27
 80052a6:	2218      	movs	r2, #24
 80052a8:	189b      	adds	r3, r3, r2
 80052aa:	19db      	adds	r3, r3, r7
 80052ac:	2202      	movs	r2, #2
 80052ae:	701a      	strb	r2, [r3, #0]
 80052b0:	e05e      	b.n	8005370 <UART_SetConfig+0x18c>
 80052b2:	231b      	movs	r3, #27
 80052b4:	2218      	movs	r2, #24
 80052b6:	189b      	adds	r3, r3, r2
 80052b8:	19db      	adds	r3, r3, r7
 80052ba:	2204      	movs	r2, #4
 80052bc:	701a      	strb	r2, [r3, #0]
 80052be:	e057      	b.n	8005370 <UART_SetConfig+0x18c>
 80052c0:	231b      	movs	r3, #27
 80052c2:	2218      	movs	r2, #24
 80052c4:	189b      	adds	r3, r3, r2
 80052c6:	19db      	adds	r3, r3, r7
 80052c8:	2208      	movs	r2, #8
 80052ca:	701a      	strb	r2, [r3, #0]
 80052cc:	e050      	b.n	8005370 <UART_SetConfig+0x18c>
 80052ce:	231b      	movs	r3, #27
 80052d0:	2218      	movs	r2, #24
 80052d2:	189b      	adds	r3, r3, r2
 80052d4:	19db      	adds	r3, r3, r7
 80052d6:	2210      	movs	r2, #16
 80052d8:	701a      	strb	r2, [r3, #0]
 80052da:	e049      	b.n	8005370 <UART_SetConfig+0x18c>
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a83      	ldr	r2, [pc, #524]	@ (80054f0 <UART_SetConfig+0x30c>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d13e      	bne.n	8005364 <UART_SetConfig+0x180>
 80052e6:	4b85      	ldr	r3, [pc, #532]	@ (80054fc <UART_SetConfig+0x318>)
 80052e8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80052ea:	23c0      	movs	r3, #192	@ 0xc0
 80052ec:	011b      	lsls	r3, r3, #4
 80052ee:	4013      	ands	r3, r2
 80052f0:	22c0      	movs	r2, #192	@ 0xc0
 80052f2:	0112      	lsls	r2, r2, #4
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d027      	beq.n	8005348 <UART_SetConfig+0x164>
 80052f8:	22c0      	movs	r2, #192	@ 0xc0
 80052fa:	0112      	lsls	r2, r2, #4
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d82a      	bhi.n	8005356 <UART_SetConfig+0x172>
 8005300:	2280      	movs	r2, #128	@ 0x80
 8005302:	0112      	lsls	r2, r2, #4
 8005304:	4293      	cmp	r3, r2
 8005306:	d011      	beq.n	800532c <UART_SetConfig+0x148>
 8005308:	2280      	movs	r2, #128	@ 0x80
 800530a:	0112      	lsls	r2, r2, #4
 800530c:	4293      	cmp	r3, r2
 800530e:	d822      	bhi.n	8005356 <UART_SetConfig+0x172>
 8005310:	2b00      	cmp	r3, #0
 8005312:	d004      	beq.n	800531e <UART_SetConfig+0x13a>
 8005314:	2280      	movs	r2, #128	@ 0x80
 8005316:	00d2      	lsls	r2, r2, #3
 8005318:	4293      	cmp	r3, r2
 800531a:	d00e      	beq.n	800533a <UART_SetConfig+0x156>
 800531c:	e01b      	b.n	8005356 <UART_SetConfig+0x172>
 800531e:	231b      	movs	r3, #27
 8005320:	2218      	movs	r2, #24
 8005322:	189b      	adds	r3, r3, r2
 8005324:	19db      	adds	r3, r3, r7
 8005326:	2200      	movs	r2, #0
 8005328:	701a      	strb	r2, [r3, #0]
 800532a:	e021      	b.n	8005370 <UART_SetConfig+0x18c>
 800532c:	231b      	movs	r3, #27
 800532e:	2218      	movs	r2, #24
 8005330:	189b      	adds	r3, r3, r2
 8005332:	19db      	adds	r3, r3, r7
 8005334:	2202      	movs	r2, #2
 8005336:	701a      	strb	r2, [r3, #0]
 8005338:	e01a      	b.n	8005370 <UART_SetConfig+0x18c>
 800533a:	231b      	movs	r3, #27
 800533c:	2218      	movs	r2, #24
 800533e:	189b      	adds	r3, r3, r2
 8005340:	19db      	adds	r3, r3, r7
 8005342:	2204      	movs	r2, #4
 8005344:	701a      	strb	r2, [r3, #0]
 8005346:	e013      	b.n	8005370 <UART_SetConfig+0x18c>
 8005348:	231b      	movs	r3, #27
 800534a:	2218      	movs	r2, #24
 800534c:	189b      	adds	r3, r3, r2
 800534e:	19db      	adds	r3, r3, r7
 8005350:	2208      	movs	r2, #8
 8005352:	701a      	strb	r2, [r3, #0]
 8005354:	e00c      	b.n	8005370 <UART_SetConfig+0x18c>
 8005356:	231b      	movs	r3, #27
 8005358:	2218      	movs	r2, #24
 800535a:	189b      	adds	r3, r3, r2
 800535c:	19db      	adds	r3, r3, r7
 800535e:	2210      	movs	r2, #16
 8005360:	701a      	strb	r2, [r3, #0]
 8005362:	e005      	b.n	8005370 <UART_SetConfig+0x18c>
 8005364:	231b      	movs	r3, #27
 8005366:	2218      	movs	r2, #24
 8005368:	189b      	adds	r3, r3, r2
 800536a:	19db      	adds	r3, r3, r7
 800536c:	2210      	movs	r2, #16
 800536e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a5e      	ldr	r2, [pc, #376]	@ (80054f0 <UART_SetConfig+0x30c>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d000      	beq.n	800537c <UART_SetConfig+0x198>
 800537a:	e084      	b.n	8005486 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800537c:	231b      	movs	r3, #27
 800537e:	2218      	movs	r2, #24
 8005380:	189b      	adds	r3, r3, r2
 8005382:	19db      	adds	r3, r3, r7
 8005384:	781b      	ldrb	r3, [r3, #0]
 8005386:	2b08      	cmp	r3, #8
 8005388:	d01d      	beq.n	80053c6 <UART_SetConfig+0x1e2>
 800538a:	dc20      	bgt.n	80053ce <UART_SetConfig+0x1ea>
 800538c:	2b04      	cmp	r3, #4
 800538e:	d015      	beq.n	80053bc <UART_SetConfig+0x1d8>
 8005390:	dc1d      	bgt.n	80053ce <UART_SetConfig+0x1ea>
 8005392:	2b00      	cmp	r3, #0
 8005394:	d002      	beq.n	800539c <UART_SetConfig+0x1b8>
 8005396:	2b02      	cmp	r3, #2
 8005398:	d005      	beq.n	80053a6 <UART_SetConfig+0x1c2>
 800539a:	e018      	b.n	80053ce <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800539c:	f7fe fbda 	bl	8003b54 <HAL_RCC_GetPCLK1Freq>
 80053a0:	0003      	movs	r3, r0
 80053a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80053a4:	e01c      	b.n	80053e0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80053a6:	4b55      	ldr	r3, [pc, #340]	@ (80054fc <UART_SetConfig+0x318>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2210      	movs	r2, #16
 80053ac:	4013      	ands	r3, r2
 80053ae:	d002      	beq.n	80053b6 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80053b0:	4b53      	ldr	r3, [pc, #332]	@ (8005500 <UART_SetConfig+0x31c>)
 80053b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80053b4:	e014      	b.n	80053e0 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 80053b6:	4b53      	ldr	r3, [pc, #332]	@ (8005504 <UART_SetConfig+0x320>)
 80053b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80053ba:	e011      	b.n	80053e0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053bc:	f7fe fb3a 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 80053c0:	0003      	movs	r3, r0
 80053c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80053c4:	e00c      	b.n	80053e0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053c6:	2380      	movs	r3, #128	@ 0x80
 80053c8:	021b      	lsls	r3, r3, #8
 80053ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80053cc:	e008      	b.n	80053e0 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 80053ce:	2300      	movs	r3, #0
 80053d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80053d2:	231a      	movs	r3, #26
 80053d4:	2218      	movs	r2, #24
 80053d6:	189b      	adds	r3, r3, r2
 80053d8:	19db      	adds	r3, r3, r7
 80053da:	2201      	movs	r2, #1
 80053dc:	701a      	strb	r2, [r3, #0]
        break;
 80053de:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80053e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d100      	bne.n	80053e8 <UART_SetConfig+0x204>
 80053e6:	e12f      	b.n	8005648 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80053e8:	69fb      	ldr	r3, [r7, #28]
 80053ea:	685a      	ldr	r2, [r3, #4]
 80053ec:	0013      	movs	r3, r2
 80053ee:	005b      	lsls	r3, r3, #1
 80053f0:	189b      	adds	r3, r3, r2
 80053f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d305      	bcc.n	8005404 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80053fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005400:	429a      	cmp	r2, r3
 8005402:	d906      	bls.n	8005412 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8005404:	231a      	movs	r3, #26
 8005406:	2218      	movs	r2, #24
 8005408:	189b      	adds	r3, r3, r2
 800540a:	19db      	adds	r3, r3, r7
 800540c:	2201      	movs	r2, #1
 800540e:	701a      	strb	r2, [r3, #0]
 8005410:	e11a      	b.n	8005648 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005414:	613b      	str	r3, [r7, #16]
 8005416:	2300      	movs	r3, #0
 8005418:	617b      	str	r3, [r7, #20]
 800541a:	6939      	ldr	r1, [r7, #16]
 800541c:	697a      	ldr	r2, [r7, #20]
 800541e:	000b      	movs	r3, r1
 8005420:	0e1b      	lsrs	r3, r3, #24
 8005422:	0010      	movs	r0, r2
 8005424:	0205      	lsls	r5, r0, #8
 8005426:	431d      	orrs	r5, r3
 8005428:	000b      	movs	r3, r1
 800542a:	021c      	lsls	r4, r3, #8
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	085b      	lsrs	r3, r3, #1
 8005432:	60bb      	str	r3, [r7, #8]
 8005434:	2300      	movs	r3, #0
 8005436:	60fb      	str	r3, [r7, #12]
 8005438:	68b8      	ldr	r0, [r7, #8]
 800543a:	68f9      	ldr	r1, [r7, #12]
 800543c:	1900      	adds	r0, r0, r4
 800543e:	4169      	adcs	r1, r5
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	603b      	str	r3, [r7, #0]
 8005446:	2300      	movs	r3, #0
 8005448:	607b      	str	r3, [r7, #4]
 800544a:	683a      	ldr	r2, [r7, #0]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f7fa ffdb 	bl	8000408 <__aeabi_uldivmod>
 8005452:	0002      	movs	r2, r0
 8005454:	000b      	movs	r3, r1
 8005456:	0013      	movs	r3, r2
 8005458:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800545a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800545c:	23c0      	movs	r3, #192	@ 0xc0
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	429a      	cmp	r2, r3
 8005462:	d309      	bcc.n	8005478 <UART_SetConfig+0x294>
 8005464:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005466:	2380      	movs	r3, #128	@ 0x80
 8005468:	035b      	lsls	r3, r3, #13
 800546a:	429a      	cmp	r2, r3
 800546c:	d204      	bcs.n	8005478 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 800546e:	69fb      	ldr	r3, [r7, #28]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005474:	60da      	str	r2, [r3, #12]
 8005476:	e0e7      	b.n	8005648 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8005478:	231a      	movs	r3, #26
 800547a:	2218      	movs	r2, #24
 800547c:	189b      	adds	r3, r3, r2
 800547e:	19db      	adds	r3, r3, r7
 8005480:	2201      	movs	r2, #1
 8005482:	701a      	strb	r2, [r3, #0]
 8005484:	e0e0      	b.n	8005648 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	69da      	ldr	r2, [r3, #28]
 800548a:	2380      	movs	r3, #128	@ 0x80
 800548c:	021b      	lsls	r3, r3, #8
 800548e:	429a      	cmp	r2, r3
 8005490:	d000      	beq.n	8005494 <UART_SetConfig+0x2b0>
 8005492:	e082      	b.n	800559a <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8005494:	231b      	movs	r3, #27
 8005496:	2218      	movs	r2, #24
 8005498:	189b      	adds	r3, r3, r2
 800549a:	19db      	adds	r3, r3, r7
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	2b08      	cmp	r3, #8
 80054a0:	d834      	bhi.n	800550c <UART_SetConfig+0x328>
 80054a2:	009a      	lsls	r2, r3, #2
 80054a4:	4b18      	ldr	r3, [pc, #96]	@ (8005508 <UART_SetConfig+0x324>)
 80054a6:	18d3      	adds	r3, r2, r3
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054ac:	f7fe fb52 	bl	8003b54 <HAL_RCC_GetPCLK1Freq>
 80054b0:	0003      	movs	r3, r0
 80054b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80054b4:	e033      	b.n	800551e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054b6:	f7fe fb63 	bl	8003b80 <HAL_RCC_GetPCLK2Freq>
 80054ba:	0003      	movs	r3, r0
 80054bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80054be:	e02e      	b.n	800551e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80054c0:	4b0e      	ldr	r3, [pc, #56]	@ (80054fc <UART_SetConfig+0x318>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2210      	movs	r2, #16
 80054c6:	4013      	ands	r3, r2
 80054c8:	d002      	beq.n	80054d0 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80054ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005500 <UART_SetConfig+0x31c>)
 80054cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80054ce:	e026      	b.n	800551e <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 80054d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005504 <UART_SetConfig+0x320>)
 80054d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80054d4:	e023      	b.n	800551e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054d6:	f7fe faad 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 80054da:	0003      	movs	r3, r0
 80054dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80054de:	e01e      	b.n	800551e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054e0:	2380      	movs	r3, #128	@ 0x80
 80054e2:	021b      	lsls	r3, r3, #8
 80054e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80054e6:	e01a      	b.n	800551e <UART_SetConfig+0x33a>
 80054e8:	efff69f3 	.word	0xefff69f3
 80054ec:	ffffcfff 	.word	0xffffcfff
 80054f0:	40004800 	.word	0x40004800
 80054f4:	fffff4ff 	.word	0xfffff4ff
 80054f8:	40004400 	.word	0x40004400
 80054fc:	40021000 	.word	0x40021000
 8005500:	003d0900 	.word	0x003d0900
 8005504:	00f42400 	.word	0x00f42400
 8005508:	0800729c 	.word	0x0800729c
      default:
        pclk = 0U;
 800550c:	2300      	movs	r3, #0
 800550e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005510:	231a      	movs	r3, #26
 8005512:	2218      	movs	r2, #24
 8005514:	189b      	adds	r3, r3, r2
 8005516:	19db      	adds	r3, r3, r7
 8005518:	2201      	movs	r2, #1
 800551a:	701a      	strb	r2, [r3, #0]
        break;
 800551c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800551e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005520:	2b00      	cmp	r3, #0
 8005522:	d100      	bne.n	8005526 <UART_SetConfig+0x342>
 8005524:	e090      	b.n	8005648 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005528:	005a      	lsls	r2, r3, #1
 800552a:	69fb      	ldr	r3, [r7, #28]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	085b      	lsrs	r3, r3, #1
 8005530:	18d2      	adds	r2, r2, r3
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	0019      	movs	r1, r3
 8005538:	0010      	movs	r0, r2
 800553a:	f7fa fdef 	bl	800011c <__udivsi3>
 800553e:	0003      	movs	r3, r0
 8005540:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005544:	2b0f      	cmp	r3, #15
 8005546:	d921      	bls.n	800558c <UART_SetConfig+0x3a8>
 8005548:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800554a:	2380      	movs	r3, #128	@ 0x80
 800554c:	025b      	lsls	r3, r3, #9
 800554e:	429a      	cmp	r2, r3
 8005550:	d21c      	bcs.n	800558c <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005554:	b29a      	uxth	r2, r3
 8005556:	200e      	movs	r0, #14
 8005558:	2418      	movs	r4, #24
 800555a:	1903      	adds	r3, r0, r4
 800555c:	19db      	adds	r3, r3, r7
 800555e:	210f      	movs	r1, #15
 8005560:	438a      	bics	r2, r1
 8005562:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005566:	085b      	lsrs	r3, r3, #1
 8005568:	b29b      	uxth	r3, r3
 800556a:	2207      	movs	r2, #7
 800556c:	4013      	ands	r3, r2
 800556e:	b299      	uxth	r1, r3
 8005570:	1903      	adds	r3, r0, r4
 8005572:	19db      	adds	r3, r3, r7
 8005574:	1902      	adds	r2, r0, r4
 8005576:	19d2      	adds	r2, r2, r7
 8005578:	8812      	ldrh	r2, [r2, #0]
 800557a:	430a      	orrs	r2, r1
 800557c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	1902      	adds	r2, r0, r4
 8005584:	19d2      	adds	r2, r2, r7
 8005586:	8812      	ldrh	r2, [r2, #0]
 8005588:	60da      	str	r2, [r3, #12]
 800558a:	e05d      	b.n	8005648 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 800558c:	231a      	movs	r3, #26
 800558e:	2218      	movs	r2, #24
 8005590:	189b      	adds	r3, r3, r2
 8005592:	19db      	adds	r3, r3, r7
 8005594:	2201      	movs	r2, #1
 8005596:	701a      	strb	r2, [r3, #0]
 8005598:	e056      	b.n	8005648 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 800559a:	231b      	movs	r3, #27
 800559c:	2218      	movs	r2, #24
 800559e:	189b      	adds	r3, r3, r2
 80055a0:	19db      	adds	r3, r3, r7
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	2b08      	cmp	r3, #8
 80055a6:	d822      	bhi.n	80055ee <UART_SetConfig+0x40a>
 80055a8:	009a      	lsls	r2, r3, #2
 80055aa:	4b2f      	ldr	r3, [pc, #188]	@ (8005668 <UART_SetConfig+0x484>)
 80055ac:	18d3      	adds	r3, r2, r3
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055b2:	f7fe facf 	bl	8003b54 <HAL_RCC_GetPCLK1Freq>
 80055b6:	0003      	movs	r3, r0
 80055b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80055ba:	e021      	b.n	8005600 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055bc:	f7fe fae0 	bl	8003b80 <HAL_RCC_GetPCLK2Freq>
 80055c0:	0003      	movs	r3, r0
 80055c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80055c4:	e01c      	b.n	8005600 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80055c6:	4b29      	ldr	r3, [pc, #164]	@ (800566c <UART_SetConfig+0x488>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2210      	movs	r2, #16
 80055cc:	4013      	ands	r3, r2
 80055ce:	d002      	beq.n	80055d6 <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80055d0:	4b27      	ldr	r3, [pc, #156]	@ (8005670 <UART_SetConfig+0x48c>)
 80055d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80055d4:	e014      	b.n	8005600 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 80055d6:	4b27      	ldr	r3, [pc, #156]	@ (8005674 <UART_SetConfig+0x490>)
 80055d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80055da:	e011      	b.n	8005600 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055dc:	f7fe fa2a 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 80055e0:	0003      	movs	r3, r0
 80055e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80055e4:	e00c      	b.n	8005600 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055e6:	2380      	movs	r3, #128	@ 0x80
 80055e8:	021b      	lsls	r3, r3, #8
 80055ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80055ec:	e008      	b.n	8005600 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 80055ee:	2300      	movs	r3, #0
 80055f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80055f2:	231a      	movs	r3, #26
 80055f4:	2218      	movs	r2, #24
 80055f6:	189b      	adds	r3, r3, r2
 80055f8:	19db      	adds	r3, r3, r7
 80055fa:	2201      	movs	r2, #1
 80055fc:	701a      	strb	r2, [r3, #0]
        break;
 80055fe:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005602:	2b00      	cmp	r3, #0
 8005604:	d020      	beq.n	8005648 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	085a      	lsrs	r2, r3, #1
 800560c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800560e:	18d2      	adds	r2, r2, r3
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	0019      	movs	r1, r3
 8005616:	0010      	movs	r0, r2
 8005618:	f7fa fd80 	bl	800011c <__udivsi3>
 800561c:	0003      	movs	r3, r0
 800561e:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005622:	2b0f      	cmp	r3, #15
 8005624:	d90a      	bls.n	800563c <UART_SetConfig+0x458>
 8005626:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005628:	2380      	movs	r3, #128	@ 0x80
 800562a:	025b      	lsls	r3, r3, #9
 800562c:	429a      	cmp	r2, r3
 800562e:	d205      	bcs.n	800563c <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005632:	b29a      	uxth	r2, r3
 8005634:	69fb      	ldr	r3, [r7, #28]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	60da      	str	r2, [r3, #12]
 800563a:	e005      	b.n	8005648 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 800563c:	231a      	movs	r3, #26
 800563e:	2218      	movs	r2, #24
 8005640:	189b      	adds	r3, r3, r2
 8005642:	19db      	adds	r3, r3, r7
 8005644:	2201      	movs	r2, #1
 8005646:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	2200      	movs	r2, #0
 800564c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800564e:	69fb      	ldr	r3, [r7, #28]
 8005650:	2200      	movs	r2, #0
 8005652:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005654:	231a      	movs	r3, #26
 8005656:	2218      	movs	r2, #24
 8005658:	189b      	adds	r3, r3, r2
 800565a:	19db      	adds	r3, r3, r7
 800565c:	781b      	ldrb	r3, [r3, #0]
}
 800565e:	0018      	movs	r0, r3
 8005660:	46bd      	mov	sp, r7
 8005662:	b00e      	add	sp, #56	@ 0x38
 8005664:	bdb0      	pop	{r4, r5, r7, pc}
 8005666:	46c0      	nop			@ (mov r8, r8)
 8005668:	080072c0 	.word	0x080072c0
 800566c:	40021000 	.word	0x40021000
 8005670:	003d0900 	.word	0x003d0900
 8005674:	00f42400 	.word	0x00f42400

08005678 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005684:	2208      	movs	r2, #8
 8005686:	4013      	ands	r3, r2
 8005688:	d00b      	beq.n	80056a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	4a4a      	ldr	r2, [pc, #296]	@ (80057bc <UART_AdvFeatureConfig+0x144>)
 8005692:	4013      	ands	r3, r2
 8005694:	0019      	movs	r1, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	430a      	orrs	r2, r1
 80056a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a6:	2201      	movs	r2, #1
 80056a8:	4013      	ands	r3, r2
 80056aa:	d00b      	beq.n	80056c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	4a43      	ldr	r2, [pc, #268]	@ (80057c0 <UART_AdvFeatureConfig+0x148>)
 80056b4:	4013      	ands	r3, r2
 80056b6:	0019      	movs	r1, r3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	430a      	orrs	r2, r1
 80056c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c8:	2202      	movs	r2, #2
 80056ca:	4013      	ands	r3, r2
 80056cc:	d00b      	beq.n	80056e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	4a3b      	ldr	r2, [pc, #236]	@ (80057c4 <UART_AdvFeatureConfig+0x14c>)
 80056d6:	4013      	ands	r3, r2
 80056d8:	0019      	movs	r1, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	430a      	orrs	r2, r1
 80056e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ea:	2204      	movs	r2, #4
 80056ec:	4013      	ands	r3, r2
 80056ee:	d00b      	beq.n	8005708 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	4a34      	ldr	r2, [pc, #208]	@ (80057c8 <UART_AdvFeatureConfig+0x150>)
 80056f8:	4013      	ands	r3, r2
 80056fa:	0019      	movs	r1, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	430a      	orrs	r2, r1
 8005706:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800570c:	2210      	movs	r2, #16
 800570e:	4013      	ands	r3, r2
 8005710:	d00b      	beq.n	800572a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	4a2c      	ldr	r2, [pc, #176]	@ (80057cc <UART_AdvFeatureConfig+0x154>)
 800571a:	4013      	ands	r3, r2
 800571c:	0019      	movs	r1, r3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	430a      	orrs	r2, r1
 8005728:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800572e:	2220      	movs	r2, #32
 8005730:	4013      	ands	r3, r2
 8005732:	d00b      	beq.n	800574c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	4a25      	ldr	r2, [pc, #148]	@ (80057d0 <UART_AdvFeatureConfig+0x158>)
 800573c:	4013      	ands	r3, r2
 800573e:	0019      	movs	r1, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	430a      	orrs	r2, r1
 800574a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005750:	2240      	movs	r2, #64	@ 0x40
 8005752:	4013      	ands	r3, r2
 8005754:	d01d      	beq.n	8005792 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	4a1d      	ldr	r2, [pc, #116]	@ (80057d4 <UART_AdvFeatureConfig+0x15c>)
 800575e:	4013      	ands	r3, r2
 8005760:	0019      	movs	r1, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	430a      	orrs	r2, r1
 800576c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005772:	2380      	movs	r3, #128	@ 0x80
 8005774:	035b      	lsls	r3, r3, #13
 8005776:	429a      	cmp	r2, r3
 8005778:	d10b      	bne.n	8005792 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	4a15      	ldr	r2, [pc, #84]	@ (80057d8 <UART_AdvFeatureConfig+0x160>)
 8005782:	4013      	ands	r3, r2
 8005784:	0019      	movs	r1, r3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	430a      	orrs	r2, r1
 8005790:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005796:	2280      	movs	r2, #128	@ 0x80
 8005798:	4013      	ands	r3, r2
 800579a:	d00b      	beq.n	80057b4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	4a0e      	ldr	r2, [pc, #56]	@ (80057dc <UART_AdvFeatureConfig+0x164>)
 80057a4:	4013      	ands	r3, r2
 80057a6:	0019      	movs	r1, r3
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	430a      	orrs	r2, r1
 80057b2:	605a      	str	r2, [r3, #4]
  }
}
 80057b4:	46c0      	nop			@ (mov r8, r8)
 80057b6:	46bd      	mov	sp, r7
 80057b8:	b002      	add	sp, #8
 80057ba:	bd80      	pop	{r7, pc}
 80057bc:	ffff7fff 	.word	0xffff7fff
 80057c0:	fffdffff 	.word	0xfffdffff
 80057c4:	fffeffff 	.word	0xfffeffff
 80057c8:	fffbffff 	.word	0xfffbffff
 80057cc:	ffffefff 	.word	0xffffefff
 80057d0:	ffffdfff 	.word	0xffffdfff
 80057d4:	ffefffff 	.word	0xffefffff
 80057d8:	ff9fffff 	.word	0xff9fffff
 80057dc:	fff7ffff 	.word	0xfff7ffff

080057e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b092      	sub	sp, #72	@ 0x48
 80057e4:	af02      	add	r7, sp, #8
 80057e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2284      	movs	r2, #132	@ 0x84
 80057ec:	2100      	movs	r1, #0
 80057ee:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80057f0:	f7fc f88e 	bl	8001910 <HAL_GetTick>
 80057f4:	0003      	movs	r3, r0
 80057f6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2208      	movs	r2, #8
 8005800:	4013      	ands	r3, r2
 8005802:	2b08      	cmp	r3, #8
 8005804:	d12c      	bne.n	8005860 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005806:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005808:	2280      	movs	r2, #128	@ 0x80
 800580a:	0391      	lsls	r1, r2, #14
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	4a46      	ldr	r2, [pc, #280]	@ (8005928 <UART_CheckIdleState+0x148>)
 8005810:	9200      	str	r2, [sp, #0]
 8005812:	2200      	movs	r2, #0
 8005814:	f000 f88c 	bl	8005930 <UART_WaitOnFlagUntilTimeout>
 8005818:	1e03      	subs	r3, r0, #0
 800581a:	d021      	beq.n	8005860 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800581c:	f3ef 8310 	mrs	r3, PRIMASK
 8005820:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005824:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005826:	2301      	movs	r3, #1
 8005828:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800582a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800582c:	f383 8810 	msr	PRIMASK, r3
}
 8005830:	46c0      	nop			@ (mov r8, r8)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2180      	movs	r1, #128	@ 0x80
 800583e:	438a      	bics	r2, r1
 8005840:	601a      	str	r2, [r3, #0]
 8005842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005844:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005848:	f383 8810 	msr	PRIMASK, r3
}
 800584c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2220      	movs	r2, #32
 8005852:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2278      	movs	r2, #120	@ 0x78
 8005858:	2100      	movs	r1, #0
 800585a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	e05f      	b.n	8005920 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2204      	movs	r2, #4
 8005868:	4013      	ands	r3, r2
 800586a:	2b04      	cmp	r3, #4
 800586c:	d146      	bne.n	80058fc <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800586e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005870:	2280      	movs	r2, #128	@ 0x80
 8005872:	03d1      	lsls	r1, r2, #15
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	4a2c      	ldr	r2, [pc, #176]	@ (8005928 <UART_CheckIdleState+0x148>)
 8005878:	9200      	str	r2, [sp, #0]
 800587a:	2200      	movs	r2, #0
 800587c:	f000 f858 	bl	8005930 <UART_WaitOnFlagUntilTimeout>
 8005880:	1e03      	subs	r3, r0, #0
 8005882:	d03b      	beq.n	80058fc <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005884:	f3ef 8310 	mrs	r3, PRIMASK
 8005888:	60fb      	str	r3, [r7, #12]
  return(result);
 800588a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800588c:	637b      	str	r3, [r7, #52]	@ 0x34
 800588e:	2301      	movs	r3, #1
 8005890:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	f383 8810 	msr	PRIMASK, r3
}
 8005898:	46c0      	nop			@ (mov r8, r8)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4921      	ldr	r1, [pc, #132]	@ (800592c <UART_CheckIdleState+0x14c>)
 80058a6:	400a      	ands	r2, r1
 80058a8:	601a      	str	r2, [r3, #0]
 80058aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058ac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	f383 8810 	msr	PRIMASK, r3
}
 80058b4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058b6:	f3ef 8310 	mrs	r3, PRIMASK
 80058ba:	61bb      	str	r3, [r7, #24]
  return(result);
 80058bc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058be:	633b      	str	r3, [r7, #48]	@ 0x30
 80058c0:	2301      	movs	r3, #1
 80058c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	f383 8810 	msr	PRIMASK, r3
}
 80058ca:	46c0      	nop			@ (mov r8, r8)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	689a      	ldr	r2, [r3, #8]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	2101      	movs	r1, #1
 80058d8:	438a      	bics	r2, r1
 80058da:	609a      	str	r2, [r3, #8]
 80058dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058de:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058e0:	6a3b      	ldr	r3, [r7, #32]
 80058e2:	f383 8810 	msr	PRIMASK, r3
}
 80058e6:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2280      	movs	r2, #128	@ 0x80
 80058ec:	2120      	movs	r1, #32
 80058ee:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2278      	movs	r2, #120	@ 0x78
 80058f4:	2100      	movs	r1, #0
 80058f6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e011      	b.n	8005920 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2220      	movs	r2, #32
 8005900:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2280      	movs	r2, #128	@ 0x80
 8005906:	2120      	movs	r1, #32
 8005908:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2278      	movs	r2, #120	@ 0x78
 800591a:	2100      	movs	r1, #0
 800591c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800591e:	2300      	movs	r3, #0
}
 8005920:	0018      	movs	r0, r3
 8005922:	46bd      	mov	sp, r7
 8005924:	b010      	add	sp, #64	@ 0x40
 8005926:	bd80      	pop	{r7, pc}
 8005928:	01ffffff 	.word	0x01ffffff
 800592c:	fffffedf 	.word	0xfffffedf

08005930 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	603b      	str	r3, [r7, #0]
 800593c:	1dfb      	adds	r3, r7, #7
 800593e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005940:	e051      	b.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	3301      	adds	r3, #1
 8005946:	d04e      	beq.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005948:	f7fb ffe2 	bl	8001910 <HAL_GetTick>
 800594c:	0002      	movs	r2, r0
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	69ba      	ldr	r2, [r7, #24]
 8005954:	429a      	cmp	r2, r3
 8005956:	d302      	bcc.n	800595e <UART_WaitOnFlagUntilTimeout+0x2e>
 8005958:	69bb      	ldr	r3, [r7, #24]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d101      	bne.n	8005962 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800595e:	2303      	movs	r3, #3
 8005960:	e051      	b.n	8005a06 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2204      	movs	r2, #4
 800596a:	4013      	ands	r3, r2
 800596c:	d03b      	beq.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	2b80      	cmp	r3, #128	@ 0x80
 8005972:	d038      	beq.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	2b40      	cmp	r3, #64	@ 0x40
 8005978:	d035      	beq.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	69db      	ldr	r3, [r3, #28]
 8005980:	2208      	movs	r2, #8
 8005982:	4013      	ands	r3, r2
 8005984:	2b08      	cmp	r3, #8
 8005986:	d111      	bne.n	80059ac <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2208      	movs	r2, #8
 800598e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	0018      	movs	r0, r3
 8005994:	f000 f906 	bl	8005ba4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2284      	movs	r2, #132	@ 0x84
 800599c:	2108      	movs	r1, #8
 800599e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2278      	movs	r2, #120	@ 0x78
 80059a4:	2100      	movs	r1, #0
 80059a6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e02c      	b.n	8005a06 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	69da      	ldr	r2, [r3, #28]
 80059b2:	2380      	movs	r3, #128	@ 0x80
 80059b4:	011b      	lsls	r3, r3, #4
 80059b6:	401a      	ands	r2, r3
 80059b8:	2380      	movs	r3, #128	@ 0x80
 80059ba:	011b      	lsls	r3, r3, #4
 80059bc:	429a      	cmp	r2, r3
 80059be:	d112      	bne.n	80059e6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2280      	movs	r2, #128	@ 0x80
 80059c6:	0112      	lsls	r2, r2, #4
 80059c8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	0018      	movs	r0, r3
 80059ce:	f000 f8e9 	bl	8005ba4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2284      	movs	r2, #132	@ 0x84
 80059d6:	2120      	movs	r1, #32
 80059d8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2278      	movs	r2, #120	@ 0x78
 80059de:	2100      	movs	r1, #0
 80059e0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80059e2:	2303      	movs	r3, #3
 80059e4:	e00f      	b.n	8005a06 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	69db      	ldr	r3, [r3, #28]
 80059ec:	68ba      	ldr	r2, [r7, #8]
 80059ee:	4013      	ands	r3, r2
 80059f0:	68ba      	ldr	r2, [r7, #8]
 80059f2:	1ad3      	subs	r3, r2, r3
 80059f4:	425a      	negs	r2, r3
 80059f6:	4153      	adcs	r3, r2
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	001a      	movs	r2, r3
 80059fc:	1dfb      	adds	r3, r7, #7
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d09e      	beq.n	8005942 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a04:	2300      	movs	r3, #0
}
 8005a06:	0018      	movs	r0, r3
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	b004      	add	sp, #16
 8005a0c:	bd80      	pop	{r7, pc}
	...

08005a10 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b090      	sub	sp, #64	@ 0x40
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	1dbb      	adds	r3, r7, #6
 8005a1c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	68ba      	ldr	r2, [r7, #8]
 8005a22:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	1dba      	adds	r2, r7, #6
 8005a28:	2158      	movs	r1, #88	@ 0x58
 8005a2a:	8812      	ldrh	r2, [r2, #0]
 8005a2c:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	1dba      	adds	r2, r7, #6
 8005a32:	215a      	movs	r1, #90	@ 0x5a
 8005a34:	8812      	ldrh	r2, [r2, #0]
 8005a36:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	689a      	ldr	r2, [r3, #8]
 8005a42:	2380      	movs	r3, #128	@ 0x80
 8005a44:	015b      	lsls	r3, r3, #5
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d10d      	bne.n	8005a66 <UART_Start_Receive_IT+0x56>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d104      	bne.n	8005a5c <UART_Start_Receive_IT+0x4c>
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	225c      	movs	r2, #92	@ 0x5c
 8005a56:	4950      	ldr	r1, [pc, #320]	@ (8005b98 <UART_Start_Receive_IT+0x188>)
 8005a58:	5299      	strh	r1, [r3, r2]
 8005a5a:	e02e      	b.n	8005aba <UART_Start_Receive_IT+0xaa>
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	225c      	movs	r2, #92	@ 0x5c
 8005a60:	21ff      	movs	r1, #255	@ 0xff
 8005a62:	5299      	strh	r1, [r3, r2]
 8005a64:	e029      	b.n	8005aba <UART_Start_Receive_IT+0xaa>
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d10d      	bne.n	8005a8a <UART_Start_Receive_IT+0x7a>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	691b      	ldr	r3, [r3, #16]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d104      	bne.n	8005a80 <UART_Start_Receive_IT+0x70>
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	225c      	movs	r2, #92	@ 0x5c
 8005a7a:	21ff      	movs	r1, #255	@ 0xff
 8005a7c:	5299      	strh	r1, [r3, r2]
 8005a7e:	e01c      	b.n	8005aba <UART_Start_Receive_IT+0xaa>
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	225c      	movs	r2, #92	@ 0x5c
 8005a84:	217f      	movs	r1, #127	@ 0x7f
 8005a86:	5299      	strh	r1, [r3, r2]
 8005a88:	e017      	b.n	8005aba <UART_Start_Receive_IT+0xaa>
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	689a      	ldr	r2, [r3, #8]
 8005a8e:	2380      	movs	r3, #128	@ 0x80
 8005a90:	055b      	lsls	r3, r3, #21
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d10d      	bne.n	8005ab2 <UART_Start_Receive_IT+0xa2>
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d104      	bne.n	8005aa8 <UART_Start_Receive_IT+0x98>
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	225c      	movs	r2, #92	@ 0x5c
 8005aa2:	217f      	movs	r1, #127	@ 0x7f
 8005aa4:	5299      	strh	r1, [r3, r2]
 8005aa6:	e008      	b.n	8005aba <UART_Start_Receive_IT+0xaa>
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	225c      	movs	r2, #92	@ 0x5c
 8005aac:	213f      	movs	r1, #63	@ 0x3f
 8005aae:	5299      	strh	r1, [r3, r2]
 8005ab0:	e003      	b.n	8005aba <UART_Start_Receive_IT+0xaa>
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	225c      	movs	r2, #92	@ 0x5c
 8005ab6:	2100      	movs	r1, #0
 8005ab8:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2284      	movs	r2, #132	@ 0x84
 8005abe:	2100      	movs	r1, #0
 8005ac0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2280      	movs	r2, #128	@ 0x80
 8005ac6:	2122      	movs	r1, #34	@ 0x22
 8005ac8:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005aca:	f3ef 8310 	mrs	r3, PRIMASK
 8005ace:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8005ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ada:	f383 8810 	msr	PRIMASK, r3
}
 8005ade:	46c0      	nop			@ (mov r8, r8)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	689a      	ldr	r2, [r3, #8]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	2101      	movs	r1, #1
 8005aec:	430a      	orrs	r2, r1
 8005aee:	609a      	str	r2, [r3, #8]
 8005af0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005af2:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af6:	f383 8810 	msr	PRIMASK, r3
}
 8005afa:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	689a      	ldr	r2, [r3, #8]
 8005b00:	2380      	movs	r3, #128	@ 0x80
 8005b02:	015b      	lsls	r3, r3, #5
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d107      	bne.n	8005b18 <UART_Start_Receive_IT+0x108>
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d103      	bne.n	8005b18 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	4a22      	ldr	r2, [pc, #136]	@ (8005b9c <UART_Start_Receive_IT+0x18c>)
 8005b14:	669a      	str	r2, [r3, #104]	@ 0x68
 8005b16:	e002      	b.n	8005b1e <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	4a21      	ldr	r2, [pc, #132]	@ (8005ba0 <UART_Start_Receive_IT+0x190>)
 8005b1c:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	691b      	ldr	r3, [r3, #16]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d019      	beq.n	8005b5a <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b26:	f3ef 8310 	mrs	r3, PRIMASK
 8005b2a:	61fb      	str	r3, [r7, #28]
  return(result);
 8005b2c:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005b2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b30:	2301      	movs	r3, #1
 8005b32:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b34:	6a3b      	ldr	r3, [r7, #32]
 8005b36:	f383 8810 	msr	PRIMASK, r3
}
 8005b3a:	46c0      	nop			@ (mov r8, r8)
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	2190      	movs	r1, #144	@ 0x90
 8005b48:	0049      	lsls	r1, r1, #1
 8005b4a:	430a      	orrs	r2, r1
 8005b4c:	601a      	str	r2, [r3, #0]
 8005b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b50:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b54:	f383 8810 	msr	PRIMASK, r3
}
 8005b58:	e018      	b.n	8005b8c <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b5a:	f3ef 8310 	mrs	r3, PRIMASK
 8005b5e:	613b      	str	r3, [r7, #16]
  return(result);
 8005b60:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005b62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b64:	2301      	movs	r3, #1
 8005b66:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	f383 8810 	msr	PRIMASK, r3
}
 8005b6e:	46c0      	nop			@ (mov r8, r8)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	2120      	movs	r1, #32
 8005b7c:	430a      	orrs	r2, r1
 8005b7e:	601a      	str	r2, [r3, #0]
 8005b80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b82:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b84:	69bb      	ldr	r3, [r7, #24]
 8005b86:	f383 8810 	msr	PRIMASK, r3
}
 8005b8a:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
}
 8005b8e:	0018      	movs	r0, r3
 8005b90:	46bd      	mov	sp, r7
 8005b92:	b010      	add	sp, #64	@ 0x40
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	46c0      	nop			@ (mov r8, r8)
 8005b98:	000001ff 	.word	0x000001ff
 8005b9c:	0800601d 	.word	0x0800601d
 8005ba0:	08005e59 	.word	0x08005e59

08005ba4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b08e      	sub	sp, #56	@ 0x38
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bac:	f3ef 8310 	mrs	r3, PRIMASK
 8005bb0:	617b      	str	r3, [r7, #20]
  return(result);
 8005bb2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	f383 8810 	msr	PRIMASK, r3
}
 8005bc0:	46c0      	nop			@ (mov r8, r8)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4926      	ldr	r1, [pc, #152]	@ (8005c68 <UART_EndRxTransfer+0xc4>)
 8005bce:	400a      	ands	r2, r1
 8005bd0:	601a      	str	r2, [r3, #0]
 8005bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bd4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	f383 8810 	msr	PRIMASK, r3
}
 8005bdc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bde:	f3ef 8310 	mrs	r3, PRIMASK
 8005be2:	623b      	str	r3, [r7, #32]
  return(result);
 8005be4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005be6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005be8:	2301      	movs	r3, #1
 8005bea:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bee:	f383 8810 	msr	PRIMASK, r3
}
 8005bf2:	46c0      	nop			@ (mov r8, r8)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	689a      	ldr	r2, [r3, #8]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	2101      	movs	r1, #1
 8005c00:	438a      	bics	r2, r1
 8005c02:	609a      	str	r2, [r3, #8]
 8005c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c06:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c0a:	f383 8810 	msr	PRIMASK, r3
}
 8005c0e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d118      	bne.n	8005c4a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c18:	f3ef 8310 	mrs	r3, PRIMASK
 8005c1c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c1e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c22:	2301      	movs	r3, #1
 8005c24:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	f383 8810 	msr	PRIMASK, r3
}
 8005c2c:	46c0      	nop			@ (mov r8, r8)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2110      	movs	r1, #16
 8005c3a:	438a      	bics	r2, r1
 8005c3c:	601a      	str	r2, [r3, #0]
 8005c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c40:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	f383 8810 	msr	PRIMASK, r3
}
 8005c48:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2280      	movs	r2, #128	@ 0x80
 8005c4e:	2120      	movs	r1, #32
 8005c50:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005c5e:	46c0      	nop			@ (mov r8, r8)
 8005c60:	46bd      	mov	sp, r7
 8005c62:	b00e      	add	sp, #56	@ 0x38
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	46c0      	nop			@ (mov r8, r8)
 8005c68:	fffffedf 	.word	0xfffffedf

08005c6c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c78:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	225a      	movs	r2, #90	@ 0x5a
 8005c7e:	2100      	movs	r1, #0
 8005c80:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	0018      	movs	r0, r3
 8005c86:	f7fb fab1 	bl	80011ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c8a:	46c0      	nop			@ (mov r8, r8)
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	b004      	add	sp, #16
 8005c90:	bd80      	pop	{r7, pc}

08005c92 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005c92:	b580      	push	{r7, lr}
 8005c94:	b08a      	sub	sp, #40	@ 0x28
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c9e:	2b21      	cmp	r3, #33	@ 0x21
 8005ca0:	d14c      	bne.n	8005d3c <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2252      	movs	r2, #82	@ 0x52
 8005ca6:	5a9b      	ldrh	r3, [r3, r2]
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d132      	bne.n	8005d14 <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cae:	f3ef 8310 	mrs	r3, PRIMASK
 8005cb2:	60bb      	str	r3, [r7, #8]
  return(result);
 8005cb4:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005cb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cb8:	2301      	movs	r3, #1
 8005cba:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f383 8810 	msr	PRIMASK, r3
}
 8005cc2:	46c0      	nop			@ (mov r8, r8)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2180      	movs	r1, #128	@ 0x80
 8005cd0:	438a      	bics	r2, r1
 8005cd2:	601a      	str	r2, [r3, #0]
 8005cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	f383 8810 	msr	PRIMASK, r3
}
 8005cde:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ce0:	f3ef 8310 	mrs	r3, PRIMASK
 8005ce4:	617b      	str	r3, [r7, #20]
  return(result);
 8005ce6:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005ce8:	623b      	str	r3, [r7, #32]
 8005cea:	2301      	movs	r3, #1
 8005cec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	f383 8810 	msr	PRIMASK, r3
}
 8005cf4:	46c0      	nop			@ (mov r8, r8)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	2140      	movs	r1, #64	@ 0x40
 8005d02:	430a      	orrs	r2, r1
 8005d04:	601a      	str	r2, [r3, #0]
 8005d06:	6a3b      	ldr	r3, [r7, #32]
 8005d08:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	f383 8810 	msr	PRIMASK, r3
}
 8005d10:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005d12:	e013      	b.n	8005d3c <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d18:	781a      	ldrb	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d24:	1c5a      	adds	r2, r3, #1
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2252      	movs	r2, #82	@ 0x52
 8005d2e:	5a9b      	ldrh	r3, [r3, r2]
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	3b01      	subs	r3, #1
 8005d34:	b299      	uxth	r1, r3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2252      	movs	r2, #82	@ 0x52
 8005d3a:	5299      	strh	r1, [r3, r2]
}
 8005d3c:	46c0      	nop			@ (mov r8, r8)
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	b00a      	add	sp, #40	@ 0x28
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b08c      	sub	sp, #48	@ 0x30
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d50:	2b21      	cmp	r3, #33	@ 0x21
 8005d52:	d151      	bne.n	8005df8 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2252      	movs	r2, #82	@ 0x52
 8005d58:	5a9b      	ldrh	r3, [r3, r2]
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d132      	bne.n	8005dc6 <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d60:	f3ef 8310 	mrs	r3, PRIMASK
 8005d64:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d66:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005d68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	f383 8810 	msr	PRIMASK, r3
}
 8005d74:	46c0      	nop			@ (mov r8, r8)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2180      	movs	r1, #128	@ 0x80
 8005d82:	438a      	bics	r2, r1
 8005d84:	601a      	str	r2, [r3, #0]
 8005d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d88:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	f383 8810 	msr	PRIMASK, r3
}
 8005d90:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d92:	f3ef 8310 	mrs	r3, PRIMASK
 8005d96:	61bb      	str	r3, [r7, #24]
  return(result);
 8005d98:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005d9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	f383 8810 	msr	PRIMASK, r3
}
 8005da6:	46c0      	nop			@ (mov r8, r8)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2140      	movs	r1, #64	@ 0x40
 8005db4:	430a      	orrs	r2, r1
 8005db6:	601a      	str	r2, [r3, #0]
 8005db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dbc:	6a3b      	ldr	r3, [r7, #32]
 8005dbe:	f383 8810 	msr	PRIMASK, r3
}
 8005dc2:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005dc4:	e018      	b.n	8005df8 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dce:	881b      	ldrh	r3, [r3, #0]
 8005dd0:	001a      	movs	r2, r3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	05d2      	lsls	r2, r2, #23
 8005dd8:	0dd2      	lsrs	r2, r2, #23
 8005dda:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005de0:	1c9a      	adds	r2, r3, #2
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2252      	movs	r2, #82	@ 0x52
 8005dea:	5a9b      	ldrh	r3, [r3, r2]
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	3b01      	subs	r3, #1
 8005df0:	b299      	uxth	r1, r3
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2252      	movs	r2, #82	@ 0x52
 8005df6:	5299      	strh	r1, [r3, r2]
}
 8005df8:	46c0      	nop			@ (mov r8, r8)
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	b00c      	add	sp, #48	@ 0x30
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b086      	sub	sp, #24
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e08:	f3ef 8310 	mrs	r3, PRIMASK
 8005e0c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005e0e:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e10:	617b      	str	r3, [r7, #20]
 8005e12:	2301      	movs	r3, #1
 8005e14:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f383 8810 	msr	PRIMASK, r3
}
 8005e1c:	46c0      	nop			@ (mov r8, r8)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	2140      	movs	r1, #64	@ 0x40
 8005e2a:	438a      	bics	r2, r1
 8005e2c:	601a      	str	r2, [r3, #0]
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	f383 8810 	msr	PRIMASK, r3
}
 8005e38:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2220      	movs	r2, #32
 8005e3e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	0018      	movs	r0, r3
 8005e4a:	f7fb facb 	bl	80013e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e4e:	46c0      	nop			@ (mov r8, r8)
 8005e50:	46bd      	mov	sp, r7
 8005e52:	b006      	add	sp, #24
 8005e54:	bd80      	pop	{r7, pc}
	...

08005e58 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b094      	sub	sp, #80	@ 0x50
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005e60:	204e      	movs	r0, #78	@ 0x4e
 8005e62:	183b      	adds	r3, r7, r0
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	215c      	movs	r1, #92	@ 0x5c
 8005e68:	5a52      	ldrh	r2, [r2, r1]
 8005e6a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2280      	movs	r2, #128	@ 0x80
 8005e70:	589b      	ldr	r3, [r3, r2]
 8005e72:	2b22      	cmp	r3, #34	@ 0x22
 8005e74:	d000      	beq.n	8005e78 <UART_RxISR_8BIT+0x20>
 8005e76:	e0bf      	b.n	8005ff8 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e7e:	214c      	movs	r1, #76	@ 0x4c
 8005e80:	187b      	adds	r3, r7, r1
 8005e82:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005e84:	187b      	adds	r3, r7, r1
 8005e86:	881b      	ldrh	r3, [r3, #0]
 8005e88:	b2da      	uxtb	r2, r3
 8005e8a:	183b      	adds	r3, r7, r0
 8005e8c:	881b      	ldrh	r3, [r3, #0]
 8005e8e:	b2d9      	uxtb	r1, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e94:	400a      	ands	r2, r1
 8005e96:	b2d2      	uxtb	r2, r2
 8005e98:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e9e:	1c5a      	adds	r2, r3, #1
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	225a      	movs	r2, #90	@ 0x5a
 8005ea8:	5a9b      	ldrh	r3, [r3, r2]
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	3b01      	subs	r3, #1
 8005eae:	b299      	uxth	r1, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	225a      	movs	r2, #90	@ 0x5a
 8005eb4:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	225a      	movs	r2, #90	@ 0x5a
 8005eba:	5a9b      	ldrh	r3, [r3, r2]
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d000      	beq.n	8005ec4 <UART_RxISR_8BIT+0x6c>
 8005ec2:	e0a1      	b.n	8006008 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ec4:	f3ef 8310 	mrs	r3, PRIMASK
 8005ec8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ecc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ece:	2301      	movs	r3, #1
 8005ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ed4:	f383 8810 	msr	PRIMASK, r3
}
 8005ed8:	46c0      	nop			@ (mov r8, r8)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681a      	ldr	r2, [r3, #0]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	494a      	ldr	r1, [pc, #296]	@ (8006010 <UART_RxISR_8BIT+0x1b8>)
 8005ee6:	400a      	ands	r2, r1
 8005ee8:	601a      	str	r2, [r3, #0]
 8005eea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ef0:	f383 8810 	msr	PRIMASK, r3
}
 8005ef4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ef6:	f3ef 8310 	mrs	r3, PRIMASK
 8005efa:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8005efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005efe:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f00:	2301      	movs	r3, #1
 8005f02:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f06:	f383 8810 	msr	PRIMASK, r3
}
 8005f0a:	46c0      	nop			@ (mov r8, r8)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	689a      	ldr	r2, [r3, #8]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2101      	movs	r1, #1
 8005f18:	438a      	bics	r2, r1
 8005f1a:	609a      	str	r2, [r3, #8]
 8005f1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f22:	f383 8810 	msr	PRIMASK, r3
}
 8005f26:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2280      	movs	r2, #128	@ 0x80
 8005f2c:	2120      	movs	r1, #32
 8005f2e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a34      	ldr	r2, [pc, #208]	@ (8006014 <UART_RxISR_8BIT+0x1bc>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d01f      	beq.n	8005f86 <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	685a      	ldr	r2, [r3, #4]
 8005f4c:	2380      	movs	r3, #128	@ 0x80
 8005f4e:	041b      	lsls	r3, r3, #16
 8005f50:	4013      	ands	r3, r2
 8005f52:	d018      	beq.n	8005f86 <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f54:	f3ef 8310 	mrs	r3, PRIMASK
 8005f58:	61bb      	str	r3, [r7, #24]
  return(result);
 8005f5a:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f5e:	2301      	movs	r3, #1
 8005f60:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	f383 8810 	msr	PRIMASK, r3
}
 8005f68:	46c0      	nop			@ (mov r8, r8)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4928      	ldr	r1, [pc, #160]	@ (8006018 <UART_RxISR_8BIT+0x1c0>)
 8005f76:	400a      	ands	r2, r1
 8005f78:	601a      	str	r2, [r3, #0]
 8005f7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f7c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f7e:	6a3b      	ldr	r3, [r7, #32]
 8005f80:	f383 8810 	msr	PRIMASK, r3
}
 8005f84:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d12f      	bne.n	8005fee <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f94:	f3ef 8310 	mrs	r3, PRIMASK
 8005f98:	60fb      	str	r3, [r7, #12]
  return(result);
 8005f9a:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	f383 8810 	msr	PRIMASK, r3
}
 8005fa8:	46c0      	nop			@ (mov r8, r8)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2110      	movs	r1, #16
 8005fb6:	438a      	bics	r2, r1
 8005fb8:	601a      	str	r2, [r3, #0]
 8005fba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fbc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	f383 8810 	msr	PRIMASK, r3
}
 8005fc4:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	69db      	ldr	r3, [r3, #28]
 8005fcc:	2210      	movs	r2, #16
 8005fce:	4013      	ands	r3, r2
 8005fd0:	2b10      	cmp	r3, #16
 8005fd2:	d103      	bne.n	8005fdc <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2210      	movs	r2, #16
 8005fda:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2258      	movs	r2, #88	@ 0x58
 8005fe0:	5a9a      	ldrh	r2, [r3, r2]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	0011      	movs	r1, r2
 8005fe6:	0018      	movs	r0, r3
 8005fe8:	f7ff f8f0 	bl	80051cc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005fec:	e00c      	b.n	8006008 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	0018      	movs	r0, r3
 8005ff2:	f7fb f8dd 	bl	80011b0 <HAL_UART_RxCpltCallback>
}
 8005ff6:	e007      	b.n	8006008 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	699a      	ldr	r2, [r3, #24]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	2108      	movs	r1, #8
 8006004:	430a      	orrs	r2, r1
 8006006:	619a      	str	r2, [r3, #24]
}
 8006008:	46c0      	nop			@ (mov r8, r8)
 800600a:	46bd      	mov	sp, r7
 800600c:	b014      	add	sp, #80	@ 0x50
 800600e:	bd80      	pop	{r7, pc}
 8006010:	fffffedf 	.word	0xfffffedf
 8006014:	40004800 	.word	0x40004800
 8006018:	fbffffff 	.word	0xfbffffff

0800601c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b094      	sub	sp, #80	@ 0x50
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006024:	204e      	movs	r0, #78	@ 0x4e
 8006026:	183b      	adds	r3, r7, r0
 8006028:	687a      	ldr	r2, [r7, #4]
 800602a:	215c      	movs	r1, #92	@ 0x5c
 800602c:	5a52      	ldrh	r2, [r2, r1]
 800602e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2280      	movs	r2, #128	@ 0x80
 8006034:	589b      	ldr	r3, [r3, r2]
 8006036:	2b22      	cmp	r3, #34	@ 0x22
 8006038:	d000      	beq.n	800603c <UART_RxISR_16BIT+0x20>
 800603a:	e0bf      	b.n	80061bc <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006042:	214c      	movs	r1, #76	@ 0x4c
 8006044:	187b      	adds	r3, r7, r1
 8006046:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800604c:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 800604e:	187b      	adds	r3, r7, r1
 8006050:	183a      	adds	r2, r7, r0
 8006052:	881b      	ldrh	r3, [r3, #0]
 8006054:	8812      	ldrh	r2, [r2, #0]
 8006056:	4013      	ands	r3, r2
 8006058:	b29a      	uxth	r2, r3
 800605a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800605c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006062:	1c9a      	adds	r2, r3, #2
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	225a      	movs	r2, #90	@ 0x5a
 800606c:	5a9b      	ldrh	r3, [r3, r2]
 800606e:	b29b      	uxth	r3, r3
 8006070:	3b01      	subs	r3, #1
 8006072:	b299      	uxth	r1, r3
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	225a      	movs	r2, #90	@ 0x5a
 8006078:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	225a      	movs	r2, #90	@ 0x5a
 800607e:	5a9b      	ldrh	r3, [r3, r2]
 8006080:	b29b      	uxth	r3, r3
 8006082:	2b00      	cmp	r3, #0
 8006084:	d000      	beq.n	8006088 <UART_RxISR_16BIT+0x6c>
 8006086:	e0a1      	b.n	80061cc <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006088:	f3ef 8310 	mrs	r3, PRIMASK
 800608c:	623b      	str	r3, [r7, #32]
  return(result);
 800608e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006090:	647b      	str	r3, [r7, #68]	@ 0x44
 8006092:	2301      	movs	r3, #1
 8006094:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006098:	f383 8810 	msr	PRIMASK, r3
}
 800609c:	46c0      	nop			@ (mov r8, r8)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	494a      	ldr	r1, [pc, #296]	@ (80061d4 <UART_RxISR_16BIT+0x1b8>)
 80060aa:	400a      	ands	r2, r1
 80060ac:	601a      	str	r2, [r3, #0]
 80060ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060b4:	f383 8810 	msr	PRIMASK, r3
}
 80060b8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060ba:	f3ef 8310 	mrs	r3, PRIMASK
 80060be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80060c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80060c4:	2301      	movs	r3, #1
 80060c6:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ca:	f383 8810 	msr	PRIMASK, r3
}
 80060ce:	46c0      	nop			@ (mov r8, r8)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	689a      	ldr	r2, [r3, #8]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	2101      	movs	r1, #1
 80060dc:	438a      	bics	r2, r1
 80060de:	609a      	str	r2, [r3, #8]
 80060e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060e2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060e6:	f383 8810 	msr	PRIMASK, r3
}
 80060ea:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2280      	movs	r2, #128	@ 0x80
 80060f0:	2120      	movs	r1, #32
 80060f2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a34      	ldr	r2, [pc, #208]	@ (80061d8 <UART_RxISR_16BIT+0x1bc>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d01f      	beq.n	800614a <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	685a      	ldr	r2, [r3, #4]
 8006110:	2380      	movs	r3, #128	@ 0x80
 8006112:	041b      	lsls	r3, r3, #16
 8006114:	4013      	ands	r3, r2
 8006116:	d018      	beq.n	800614a <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006118:	f3ef 8310 	mrs	r3, PRIMASK
 800611c:	617b      	str	r3, [r7, #20]
  return(result);
 800611e:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006120:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006122:	2301      	movs	r3, #1
 8006124:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	f383 8810 	msr	PRIMASK, r3
}
 800612c:	46c0      	nop			@ (mov r8, r8)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4928      	ldr	r1, [pc, #160]	@ (80061dc <UART_RxISR_16BIT+0x1c0>)
 800613a:	400a      	ands	r2, r1
 800613c:	601a      	str	r2, [r3, #0]
 800613e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006140:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	f383 8810 	msr	PRIMASK, r3
}
 8006148:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800614e:	2b01      	cmp	r3, #1
 8006150:	d12f      	bne.n	80061b2 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006158:	f3ef 8310 	mrs	r3, PRIMASK
 800615c:	60bb      	str	r3, [r7, #8]
  return(result);
 800615e:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006160:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006162:	2301      	movs	r3, #1
 8006164:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f383 8810 	msr	PRIMASK, r3
}
 800616c:	46c0      	nop			@ (mov r8, r8)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2110      	movs	r1, #16
 800617a:	438a      	bics	r2, r1
 800617c:	601a      	str	r2, [r3, #0]
 800617e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006180:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	f383 8810 	msr	PRIMASK, r3
}
 8006188:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	69db      	ldr	r3, [r3, #28]
 8006190:	2210      	movs	r2, #16
 8006192:	4013      	ands	r3, r2
 8006194:	2b10      	cmp	r3, #16
 8006196:	d103      	bne.n	80061a0 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	2210      	movs	r2, #16
 800619e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2258      	movs	r2, #88	@ 0x58
 80061a4:	5a9a      	ldrh	r2, [r3, r2]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	0011      	movs	r1, r2
 80061aa:	0018      	movs	r0, r3
 80061ac:	f7ff f80e 	bl	80051cc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80061b0:	e00c      	b.n	80061cc <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	0018      	movs	r0, r3
 80061b6:	f7fa fffb 	bl	80011b0 <HAL_UART_RxCpltCallback>
}
 80061ba:	e007      	b.n	80061cc <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	699a      	ldr	r2, [r3, #24]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2108      	movs	r1, #8
 80061c8:	430a      	orrs	r2, r1
 80061ca:	619a      	str	r2, [r3, #24]
}
 80061cc:	46c0      	nop			@ (mov r8, r8)
 80061ce:	46bd      	mov	sp, r7
 80061d0:	b014      	add	sp, #80	@ 0x50
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	fffffedf 	.word	0xfffffedf
 80061d8:	40004800 	.word	0x40004800
 80061dc:	fbffffff 	.word	0xfbffffff

080061e0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b082      	sub	sp, #8
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80061e8:	46c0      	nop			@ (mov r8, r8)
 80061ea:	46bd      	mov	sp, r7
 80061ec:	b002      	add	sp, #8
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <std>:
 80061f0:	2300      	movs	r3, #0
 80061f2:	b510      	push	{r4, lr}
 80061f4:	0004      	movs	r4, r0
 80061f6:	6003      	str	r3, [r0, #0]
 80061f8:	6043      	str	r3, [r0, #4]
 80061fa:	6083      	str	r3, [r0, #8]
 80061fc:	8181      	strh	r1, [r0, #12]
 80061fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8006200:	81c2      	strh	r2, [r0, #14]
 8006202:	6103      	str	r3, [r0, #16]
 8006204:	6143      	str	r3, [r0, #20]
 8006206:	6183      	str	r3, [r0, #24]
 8006208:	0019      	movs	r1, r3
 800620a:	2208      	movs	r2, #8
 800620c:	305c      	adds	r0, #92	@ 0x5c
 800620e:	f000 fa0f 	bl	8006630 <memset>
 8006212:	4b0b      	ldr	r3, [pc, #44]	@ (8006240 <std+0x50>)
 8006214:	6224      	str	r4, [r4, #32]
 8006216:	6263      	str	r3, [r4, #36]	@ 0x24
 8006218:	4b0a      	ldr	r3, [pc, #40]	@ (8006244 <std+0x54>)
 800621a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800621c:	4b0a      	ldr	r3, [pc, #40]	@ (8006248 <std+0x58>)
 800621e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006220:	4b0a      	ldr	r3, [pc, #40]	@ (800624c <std+0x5c>)
 8006222:	6323      	str	r3, [r4, #48]	@ 0x30
 8006224:	4b0a      	ldr	r3, [pc, #40]	@ (8006250 <std+0x60>)
 8006226:	429c      	cmp	r4, r3
 8006228:	d005      	beq.n	8006236 <std+0x46>
 800622a:	4b0a      	ldr	r3, [pc, #40]	@ (8006254 <std+0x64>)
 800622c:	429c      	cmp	r4, r3
 800622e:	d002      	beq.n	8006236 <std+0x46>
 8006230:	4b09      	ldr	r3, [pc, #36]	@ (8006258 <std+0x68>)
 8006232:	429c      	cmp	r4, r3
 8006234:	d103      	bne.n	800623e <std+0x4e>
 8006236:	0020      	movs	r0, r4
 8006238:	3058      	adds	r0, #88	@ 0x58
 800623a:	f000 fa79 	bl	8006730 <__retarget_lock_init_recursive>
 800623e:	bd10      	pop	{r4, pc}
 8006240:	08006459 	.word	0x08006459
 8006244:	08006481 	.word	0x08006481
 8006248:	080064b9 	.word	0x080064b9
 800624c:	080064e5 	.word	0x080064e5
 8006250:	2000028c 	.word	0x2000028c
 8006254:	200002f4 	.word	0x200002f4
 8006258:	2000035c 	.word	0x2000035c

0800625c <stdio_exit_handler>:
 800625c:	b510      	push	{r4, lr}
 800625e:	4a03      	ldr	r2, [pc, #12]	@ (800626c <stdio_exit_handler+0x10>)
 8006260:	4903      	ldr	r1, [pc, #12]	@ (8006270 <stdio_exit_handler+0x14>)
 8006262:	4804      	ldr	r0, [pc, #16]	@ (8006274 <stdio_exit_handler+0x18>)
 8006264:	f000 f86c 	bl	8006340 <_fwalk_sglue>
 8006268:	bd10      	pop	{r4, pc}
 800626a:	46c0      	nop			@ (mov r8, r8)
 800626c:	2000000c 	.word	0x2000000c
 8006270:	08006fbd 	.word	0x08006fbd
 8006274:	2000001c 	.word	0x2000001c

08006278 <cleanup_stdio>:
 8006278:	6841      	ldr	r1, [r0, #4]
 800627a:	4b0b      	ldr	r3, [pc, #44]	@ (80062a8 <cleanup_stdio+0x30>)
 800627c:	b510      	push	{r4, lr}
 800627e:	0004      	movs	r4, r0
 8006280:	4299      	cmp	r1, r3
 8006282:	d001      	beq.n	8006288 <cleanup_stdio+0x10>
 8006284:	f000 fe9a 	bl	8006fbc <_fflush_r>
 8006288:	68a1      	ldr	r1, [r4, #8]
 800628a:	4b08      	ldr	r3, [pc, #32]	@ (80062ac <cleanup_stdio+0x34>)
 800628c:	4299      	cmp	r1, r3
 800628e:	d002      	beq.n	8006296 <cleanup_stdio+0x1e>
 8006290:	0020      	movs	r0, r4
 8006292:	f000 fe93 	bl	8006fbc <_fflush_r>
 8006296:	68e1      	ldr	r1, [r4, #12]
 8006298:	4b05      	ldr	r3, [pc, #20]	@ (80062b0 <cleanup_stdio+0x38>)
 800629a:	4299      	cmp	r1, r3
 800629c:	d002      	beq.n	80062a4 <cleanup_stdio+0x2c>
 800629e:	0020      	movs	r0, r4
 80062a0:	f000 fe8c 	bl	8006fbc <_fflush_r>
 80062a4:	bd10      	pop	{r4, pc}
 80062a6:	46c0      	nop			@ (mov r8, r8)
 80062a8:	2000028c 	.word	0x2000028c
 80062ac:	200002f4 	.word	0x200002f4
 80062b0:	2000035c 	.word	0x2000035c

080062b4 <global_stdio_init.part.0>:
 80062b4:	b510      	push	{r4, lr}
 80062b6:	4b09      	ldr	r3, [pc, #36]	@ (80062dc <global_stdio_init.part.0+0x28>)
 80062b8:	4a09      	ldr	r2, [pc, #36]	@ (80062e0 <global_stdio_init.part.0+0x2c>)
 80062ba:	2104      	movs	r1, #4
 80062bc:	601a      	str	r2, [r3, #0]
 80062be:	4809      	ldr	r0, [pc, #36]	@ (80062e4 <global_stdio_init.part.0+0x30>)
 80062c0:	2200      	movs	r2, #0
 80062c2:	f7ff ff95 	bl	80061f0 <std>
 80062c6:	2201      	movs	r2, #1
 80062c8:	2109      	movs	r1, #9
 80062ca:	4807      	ldr	r0, [pc, #28]	@ (80062e8 <global_stdio_init.part.0+0x34>)
 80062cc:	f7ff ff90 	bl	80061f0 <std>
 80062d0:	2202      	movs	r2, #2
 80062d2:	2112      	movs	r1, #18
 80062d4:	4805      	ldr	r0, [pc, #20]	@ (80062ec <global_stdio_init.part.0+0x38>)
 80062d6:	f7ff ff8b 	bl	80061f0 <std>
 80062da:	bd10      	pop	{r4, pc}
 80062dc:	200003c4 	.word	0x200003c4
 80062e0:	0800625d 	.word	0x0800625d
 80062e4:	2000028c 	.word	0x2000028c
 80062e8:	200002f4 	.word	0x200002f4
 80062ec:	2000035c 	.word	0x2000035c

080062f0 <__sfp_lock_acquire>:
 80062f0:	b510      	push	{r4, lr}
 80062f2:	4802      	ldr	r0, [pc, #8]	@ (80062fc <__sfp_lock_acquire+0xc>)
 80062f4:	f000 fa1d 	bl	8006732 <__retarget_lock_acquire_recursive>
 80062f8:	bd10      	pop	{r4, pc}
 80062fa:	46c0      	nop			@ (mov r8, r8)
 80062fc:	200003cd 	.word	0x200003cd

08006300 <__sfp_lock_release>:
 8006300:	b510      	push	{r4, lr}
 8006302:	4802      	ldr	r0, [pc, #8]	@ (800630c <__sfp_lock_release+0xc>)
 8006304:	f000 fa16 	bl	8006734 <__retarget_lock_release_recursive>
 8006308:	bd10      	pop	{r4, pc}
 800630a:	46c0      	nop			@ (mov r8, r8)
 800630c:	200003cd 	.word	0x200003cd

08006310 <__sinit>:
 8006310:	b510      	push	{r4, lr}
 8006312:	0004      	movs	r4, r0
 8006314:	f7ff ffec 	bl	80062f0 <__sfp_lock_acquire>
 8006318:	6a23      	ldr	r3, [r4, #32]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d002      	beq.n	8006324 <__sinit+0x14>
 800631e:	f7ff ffef 	bl	8006300 <__sfp_lock_release>
 8006322:	bd10      	pop	{r4, pc}
 8006324:	4b04      	ldr	r3, [pc, #16]	@ (8006338 <__sinit+0x28>)
 8006326:	6223      	str	r3, [r4, #32]
 8006328:	4b04      	ldr	r3, [pc, #16]	@ (800633c <__sinit+0x2c>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d1f6      	bne.n	800631e <__sinit+0xe>
 8006330:	f7ff ffc0 	bl	80062b4 <global_stdio_init.part.0>
 8006334:	e7f3      	b.n	800631e <__sinit+0xe>
 8006336:	46c0      	nop			@ (mov r8, r8)
 8006338:	08006279 	.word	0x08006279
 800633c:	200003c4 	.word	0x200003c4

08006340 <_fwalk_sglue>:
 8006340:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006342:	0014      	movs	r4, r2
 8006344:	2600      	movs	r6, #0
 8006346:	9000      	str	r0, [sp, #0]
 8006348:	9101      	str	r1, [sp, #4]
 800634a:	68a5      	ldr	r5, [r4, #8]
 800634c:	6867      	ldr	r7, [r4, #4]
 800634e:	3f01      	subs	r7, #1
 8006350:	d504      	bpl.n	800635c <_fwalk_sglue+0x1c>
 8006352:	6824      	ldr	r4, [r4, #0]
 8006354:	2c00      	cmp	r4, #0
 8006356:	d1f8      	bne.n	800634a <_fwalk_sglue+0xa>
 8006358:	0030      	movs	r0, r6
 800635a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800635c:	89ab      	ldrh	r3, [r5, #12]
 800635e:	2b01      	cmp	r3, #1
 8006360:	d908      	bls.n	8006374 <_fwalk_sglue+0x34>
 8006362:	220e      	movs	r2, #14
 8006364:	5eab      	ldrsh	r3, [r5, r2]
 8006366:	3301      	adds	r3, #1
 8006368:	d004      	beq.n	8006374 <_fwalk_sglue+0x34>
 800636a:	0029      	movs	r1, r5
 800636c:	9800      	ldr	r0, [sp, #0]
 800636e:	9b01      	ldr	r3, [sp, #4]
 8006370:	4798      	blx	r3
 8006372:	4306      	orrs	r6, r0
 8006374:	3568      	adds	r5, #104	@ 0x68
 8006376:	e7ea      	b.n	800634e <_fwalk_sglue+0xe>

08006378 <iprintf>:
 8006378:	b40f      	push	{r0, r1, r2, r3}
 800637a:	b507      	push	{r0, r1, r2, lr}
 800637c:	4905      	ldr	r1, [pc, #20]	@ (8006394 <iprintf+0x1c>)
 800637e:	ab04      	add	r3, sp, #16
 8006380:	6808      	ldr	r0, [r1, #0]
 8006382:	cb04      	ldmia	r3!, {r2}
 8006384:	6881      	ldr	r1, [r0, #8]
 8006386:	9301      	str	r3, [sp, #4]
 8006388:	f000 fafa 	bl	8006980 <_vfiprintf_r>
 800638c:	b003      	add	sp, #12
 800638e:	bc08      	pop	{r3}
 8006390:	b004      	add	sp, #16
 8006392:	4718      	bx	r3
 8006394:	20000018 	.word	0x20000018

08006398 <_puts_r>:
 8006398:	6a03      	ldr	r3, [r0, #32]
 800639a:	b570      	push	{r4, r5, r6, lr}
 800639c:	0005      	movs	r5, r0
 800639e:	000e      	movs	r6, r1
 80063a0:	6884      	ldr	r4, [r0, #8]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d101      	bne.n	80063aa <_puts_r+0x12>
 80063a6:	f7ff ffb3 	bl	8006310 <__sinit>
 80063aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80063ac:	07db      	lsls	r3, r3, #31
 80063ae:	d405      	bmi.n	80063bc <_puts_r+0x24>
 80063b0:	89a3      	ldrh	r3, [r4, #12]
 80063b2:	059b      	lsls	r3, r3, #22
 80063b4:	d402      	bmi.n	80063bc <_puts_r+0x24>
 80063b6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80063b8:	f000 f9bb 	bl	8006732 <__retarget_lock_acquire_recursive>
 80063bc:	89a3      	ldrh	r3, [r4, #12]
 80063be:	071b      	lsls	r3, r3, #28
 80063c0:	d502      	bpl.n	80063c8 <_puts_r+0x30>
 80063c2:	6923      	ldr	r3, [r4, #16]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d11f      	bne.n	8006408 <_puts_r+0x70>
 80063c8:	0021      	movs	r1, r4
 80063ca:	0028      	movs	r0, r5
 80063cc:	f000 f8d2 	bl	8006574 <__swsetup_r>
 80063d0:	2800      	cmp	r0, #0
 80063d2:	d019      	beq.n	8006408 <_puts_r+0x70>
 80063d4:	2501      	movs	r5, #1
 80063d6:	426d      	negs	r5, r5
 80063d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80063da:	07db      	lsls	r3, r3, #31
 80063dc:	d405      	bmi.n	80063ea <_puts_r+0x52>
 80063de:	89a3      	ldrh	r3, [r4, #12]
 80063e0:	059b      	lsls	r3, r3, #22
 80063e2:	d402      	bmi.n	80063ea <_puts_r+0x52>
 80063e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80063e6:	f000 f9a5 	bl	8006734 <__retarget_lock_release_recursive>
 80063ea:	0028      	movs	r0, r5
 80063ec:	bd70      	pop	{r4, r5, r6, pc}
 80063ee:	3601      	adds	r6, #1
 80063f0:	60a3      	str	r3, [r4, #8]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	da04      	bge.n	8006400 <_puts_r+0x68>
 80063f6:	69a2      	ldr	r2, [r4, #24]
 80063f8:	429a      	cmp	r2, r3
 80063fa:	dc16      	bgt.n	800642a <_puts_r+0x92>
 80063fc:	290a      	cmp	r1, #10
 80063fe:	d014      	beq.n	800642a <_puts_r+0x92>
 8006400:	6823      	ldr	r3, [r4, #0]
 8006402:	1c5a      	adds	r2, r3, #1
 8006404:	6022      	str	r2, [r4, #0]
 8006406:	7019      	strb	r1, [r3, #0]
 8006408:	68a3      	ldr	r3, [r4, #8]
 800640a:	7831      	ldrb	r1, [r6, #0]
 800640c:	3b01      	subs	r3, #1
 800640e:	2900      	cmp	r1, #0
 8006410:	d1ed      	bne.n	80063ee <_puts_r+0x56>
 8006412:	60a3      	str	r3, [r4, #8]
 8006414:	2b00      	cmp	r3, #0
 8006416:	da0f      	bge.n	8006438 <_puts_r+0xa0>
 8006418:	0022      	movs	r2, r4
 800641a:	0028      	movs	r0, r5
 800641c:	310a      	adds	r1, #10
 800641e:	f000 f867 	bl	80064f0 <__swbuf_r>
 8006422:	3001      	adds	r0, #1
 8006424:	d0d6      	beq.n	80063d4 <_puts_r+0x3c>
 8006426:	250a      	movs	r5, #10
 8006428:	e7d6      	b.n	80063d8 <_puts_r+0x40>
 800642a:	0022      	movs	r2, r4
 800642c:	0028      	movs	r0, r5
 800642e:	f000 f85f 	bl	80064f0 <__swbuf_r>
 8006432:	3001      	adds	r0, #1
 8006434:	d1e8      	bne.n	8006408 <_puts_r+0x70>
 8006436:	e7cd      	b.n	80063d4 <_puts_r+0x3c>
 8006438:	6823      	ldr	r3, [r4, #0]
 800643a:	1c5a      	adds	r2, r3, #1
 800643c:	6022      	str	r2, [r4, #0]
 800643e:	220a      	movs	r2, #10
 8006440:	701a      	strb	r2, [r3, #0]
 8006442:	e7f0      	b.n	8006426 <_puts_r+0x8e>

08006444 <puts>:
 8006444:	b510      	push	{r4, lr}
 8006446:	4b03      	ldr	r3, [pc, #12]	@ (8006454 <puts+0x10>)
 8006448:	0001      	movs	r1, r0
 800644a:	6818      	ldr	r0, [r3, #0]
 800644c:	f7ff ffa4 	bl	8006398 <_puts_r>
 8006450:	bd10      	pop	{r4, pc}
 8006452:	46c0      	nop			@ (mov r8, r8)
 8006454:	20000018 	.word	0x20000018

08006458 <__sread>:
 8006458:	b570      	push	{r4, r5, r6, lr}
 800645a:	000c      	movs	r4, r1
 800645c:	250e      	movs	r5, #14
 800645e:	5f49      	ldrsh	r1, [r1, r5]
 8006460:	f000 f914 	bl	800668c <_read_r>
 8006464:	2800      	cmp	r0, #0
 8006466:	db03      	blt.n	8006470 <__sread+0x18>
 8006468:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800646a:	181b      	adds	r3, r3, r0
 800646c:	6563      	str	r3, [r4, #84]	@ 0x54
 800646e:	bd70      	pop	{r4, r5, r6, pc}
 8006470:	89a3      	ldrh	r3, [r4, #12]
 8006472:	4a02      	ldr	r2, [pc, #8]	@ (800647c <__sread+0x24>)
 8006474:	4013      	ands	r3, r2
 8006476:	81a3      	strh	r3, [r4, #12]
 8006478:	e7f9      	b.n	800646e <__sread+0x16>
 800647a:	46c0      	nop			@ (mov r8, r8)
 800647c:	ffffefff 	.word	0xffffefff

08006480 <__swrite>:
 8006480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006482:	001f      	movs	r7, r3
 8006484:	898b      	ldrh	r3, [r1, #12]
 8006486:	0005      	movs	r5, r0
 8006488:	000c      	movs	r4, r1
 800648a:	0016      	movs	r6, r2
 800648c:	05db      	lsls	r3, r3, #23
 800648e:	d505      	bpl.n	800649c <__swrite+0x1c>
 8006490:	230e      	movs	r3, #14
 8006492:	5ec9      	ldrsh	r1, [r1, r3]
 8006494:	2200      	movs	r2, #0
 8006496:	2302      	movs	r3, #2
 8006498:	f000 f8e4 	bl	8006664 <_lseek_r>
 800649c:	89a3      	ldrh	r3, [r4, #12]
 800649e:	4a05      	ldr	r2, [pc, #20]	@ (80064b4 <__swrite+0x34>)
 80064a0:	0028      	movs	r0, r5
 80064a2:	4013      	ands	r3, r2
 80064a4:	81a3      	strh	r3, [r4, #12]
 80064a6:	0032      	movs	r2, r6
 80064a8:	230e      	movs	r3, #14
 80064aa:	5ee1      	ldrsh	r1, [r4, r3]
 80064ac:	003b      	movs	r3, r7
 80064ae:	f000 f901 	bl	80066b4 <_write_r>
 80064b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064b4:	ffffefff 	.word	0xffffefff

080064b8 <__sseek>:
 80064b8:	b570      	push	{r4, r5, r6, lr}
 80064ba:	000c      	movs	r4, r1
 80064bc:	250e      	movs	r5, #14
 80064be:	5f49      	ldrsh	r1, [r1, r5]
 80064c0:	f000 f8d0 	bl	8006664 <_lseek_r>
 80064c4:	89a3      	ldrh	r3, [r4, #12]
 80064c6:	1c42      	adds	r2, r0, #1
 80064c8:	d103      	bne.n	80064d2 <__sseek+0x1a>
 80064ca:	4a05      	ldr	r2, [pc, #20]	@ (80064e0 <__sseek+0x28>)
 80064cc:	4013      	ands	r3, r2
 80064ce:	81a3      	strh	r3, [r4, #12]
 80064d0:	bd70      	pop	{r4, r5, r6, pc}
 80064d2:	2280      	movs	r2, #128	@ 0x80
 80064d4:	0152      	lsls	r2, r2, #5
 80064d6:	4313      	orrs	r3, r2
 80064d8:	81a3      	strh	r3, [r4, #12]
 80064da:	6560      	str	r0, [r4, #84]	@ 0x54
 80064dc:	e7f8      	b.n	80064d0 <__sseek+0x18>
 80064de:	46c0      	nop			@ (mov r8, r8)
 80064e0:	ffffefff 	.word	0xffffefff

080064e4 <__sclose>:
 80064e4:	b510      	push	{r4, lr}
 80064e6:	230e      	movs	r3, #14
 80064e8:	5ec9      	ldrsh	r1, [r1, r3]
 80064ea:	f000 f8a9 	bl	8006640 <_close_r>
 80064ee:	bd10      	pop	{r4, pc}

080064f0 <__swbuf_r>:
 80064f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064f2:	0006      	movs	r6, r0
 80064f4:	000d      	movs	r5, r1
 80064f6:	0014      	movs	r4, r2
 80064f8:	2800      	cmp	r0, #0
 80064fa:	d004      	beq.n	8006506 <__swbuf_r+0x16>
 80064fc:	6a03      	ldr	r3, [r0, #32]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d101      	bne.n	8006506 <__swbuf_r+0x16>
 8006502:	f7ff ff05 	bl	8006310 <__sinit>
 8006506:	69a3      	ldr	r3, [r4, #24]
 8006508:	60a3      	str	r3, [r4, #8]
 800650a:	89a3      	ldrh	r3, [r4, #12]
 800650c:	071b      	lsls	r3, r3, #28
 800650e:	d502      	bpl.n	8006516 <__swbuf_r+0x26>
 8006510:	6923      	ldr	r3, [r4, #16]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d109      	bne.n	800652a <__swbuf_r+0x3a>
 8006516:	0021      	movs	r1, r4
 8006518:	0030      	movs	r0, r6
 800651a:	f000 f82b 	bl	8006574 <__swsetup_r>
 800651e:	2800      	cmp	r0, #0
 8006520:	d003      	beq.n	800652a <__swbuf_r+0x3a>
 8006522:	2501      	movs	r5, #1
 8006524:	426d      	negs	r5, r5
 8006526:	0028      	movs	r0, r5
 8006528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800652a:	6923      	ldr	r3, [r4, #16]
 800652c:	6820      	ldr	r0, [r4, #0]
 800652e:	b2ef      	uxtb	r7, r5
 8006530:	1ac0      	subs	r0, r0, r3
 8006532:	6963      	ldr	r3, [r4, #20]
 8006534:	b2ed      	uxtb	r5, r5
 8006536:	4283      	cmp	r3, r0
 8006538:	dc05      	bgt.n	8006546 <__swbuf_r+0x56>
 800653a:	0021      	movs	r1, r4
 800653c:	0030      	movs	r0, r6
 800653e:	f000 fd3d 	bl	8006fbc <_fflush_r>
 8006542:	2800      	cmp	r0, #0
 8006544:	d1ed      	bne.n	8006522 <__swbuf_r+0x32>
 8006546:	68a3      	ldr	r3, [r4, #8]
 8006548:	3001      	adds	r0, #1
 800654a:	3b01      	subs	r3, #1
 800654c:	60a3      	str	r3, [r4, #8]
 800654e:	6823      	ldr	r3, [r4, #0]
 8006550:	1c5a      	adds	r2, r3, #1
 8006552:	6022      	str	r2, [r4, #0]
 8006554:	701f      	strb	r7, [r3, #0]
 8006556:	6963      	ldr	r3, [r4, #20]
 8006558:	4283      	cmp	r3, r0
 800655a:	d004      	beq.n	8006566 <__swbuf_r+0x76>
 800655c:	89a3      	ldrh	r3, [r4, #12]
 800655e:	07db      	lsls	r3, r3, #31
 8006560:	d5e1      	bpl.n	8006526 <__swbuf_r+0x36>
 8006562:	2d0a      	cmp	r5, #10
 8006564:	d1df      	bne.n	8006526 <__swbuf_r+0x36>
 8006566:	0021      	movs	r1, r4
 8006568:	0030      	movs	r0, r6
 800656a:	f000 fd27 	bl	8006fbc <_fflush_r>
 800656e:	2800      	cmp	r0, #0
 8006570:	d0d9      	beq.n	8006526 <__swbuf_r+0x36>
 8006572:	e7d6      	b.n	8006522 <__swbuf_r+0x32>

08006574 <__swsetup_r>:
 8006574:	4b2d      	ldr	r3, [pc, #180]	@ (800662c <__swsetup_r+0xb8>)
 8006576:	b570      	push	{r4, r5, r6, lr}
 8006578:	0005      	movs	r5, r0
 800657a:	6818      	ldr	r0, [r3, #0]
 800657c:	000c      	movs	r4, r1
 800657e:	2800      	cmp	r0, #0
 8006580:	d004      	beq.n	800658c <__swsetup_r+0x18>
 8006582:	6a03      	ldr	r3, [r0, #32]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d101      	bne.n	800658c <__swsetup_r+0x18>
 8006588:	f7ff fec2 	bl	8006310 <__sinit>
 800658c:	220c      	movs	r2, #12
 800658e:	5ea3      	ldrsh	r3, [r4, r2]
 8006590:	071a      	lsls	r2, r3, #28
 8006592:	d423      	bmi.n	80065dc <__swsetup_r+0x68>
 8006594:	06da      	lsls	r2, r3, #27
 8006596:	d407      	bmi.n	80065a8 <__swsetup_r+0x34>
 8006598:	2209      	movs	r2, #9
 800659a:	602a      	str	r2, [r5, #0]
 800659c:	2240      	movs	r2, #64	@ 0x40
 800659e:	2001      	movs	r0, #1
 80065a0:	4313      	orrs	r3, r2
 80065a2:	81a3      	strh	r3, [r4, #12]
 80065a4:	4240      	negs	r0, r0
 80065a6:	e03a      	b.n	800661e <__swsetup_r+0xaa>
 80065a8:	075b      	lsls	r3, r3, #29
 80065aa:	d513      	bpl.n	80065d4 <__swsetup_r+0x60>
 80065ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065ae:	2900      	cmp	r1, #0
 80065b0:	d008      	beq.n	80065c4 <__swsetup_r+0x50>
 80065b2:	0023      	movs	r3, r4
 80065b4:	3344      	adds	r3, #68	@ 0x44
 80065b6:	4299      	cmp	r1, r3
 80065b8:	d002      	beq.n	80065c0 <__swsetup_r+0x4c>
 80065ba:	0028      	movs	r0, r5
 80065bc:	f000 f8bc 	bl	8006738 <_free_r>
 80065c0:	2300      	movs	r3, #0
 80065c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80065c4:	2224      	movs	r2, #36	@ 0x24
 80065c6:	89a3      	ldrh	r3, [r4, #12]
 80065c8:	4393      	bics	r3, r2
 80065ca:	81a3      	strh	r3, [r4, #12]
 80065cc:	2300      	movs	r3, #0
 80065ce:	6063      	str	r3, [r4, #4]
 80065d0:	6923      	ldr	r3, [r4, #16]
 80065d2:	6023      	str	r3, [r4, #0]
 80065d4:	2308      	movs	r3, #8
 80065d6:	89a2      	ldrh	r2, [r4, #12]
 80065d8:	4313      	orrs	r3, r2
 80065da:	81a3      	strh	r3, [r4, #12]
 80065dc:	6923      	ldr	r3, [r4, #16]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d10b      	bne.n	80065fa <__swsetup_r+0x86>
 80065e2:	21a0      	movs	r1, #160	@ 0xa0
 80065e4:	2280      	movs	r2, #128	@ 0x80
 80065e6:	89a3      	ldrh	r3, [r4, #12]
 80065e8:	0089      	lsls	r1, r1, #2
 80065ea:	0092      	lsls	r2, r2, #2
 80065ec:	400b      	ands	r3, r1
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d003      	beq.n	80065fa <__swsetup_r+0x86>
 80065f2:	0021      	movs	r1, r4
 80065f4:	0028      	movs	r0, r5
 80065f6:	f000 fd37 	bl	8007068 <__smakebuf_r>
 80065fa:	220c      	movs	r2, #12
 80065fc:	5ea3      	ldrsh	r3, [r4, r2]
 80065fe:	2101      	movs	r1, #1
 8006600:	001a      	movs	r2, r3
 8006602:	400a      	ands	r2, r1
 8006604:	420b      	tst	r3, r1
 8006606:	d00b      	beq.n	8006620 <__swsetup_r+0xac>
 8006608:	2200      	movs	r2, #0
 800660a:	60a2      	str	r2, [r4, #8]
 800660c:	6962      	ldr	r2, [r4, #20]
 800660e:	4252      	negs	r2, r2
 8006610:	61a2      	str	r2, [r4, #24]
 8006612:	2000      	movs	r0, #0
 8006614:	6922      	ldr	r2, [r4, #16]
 8006616:	4282      	cmp	r2, r0
 8006618:	d101      	bne.n	800661e <__swsetup_r+0xaa>
 800661a:	061a      	lsls	r2, r3, #24
 800661c:	d4be      	bmi.n	800659c <__swsetup_r+0x28>
 800661e:	bd70      	pop	{r4, r5, r6, pc}
 8006620:	0799      	lsls	r1, r3, #30
 8006622:	d400      	bmi.n	8006626 <__swsetup_r+0xb2>
 8006624:	6962      	ldr	r2, [r4, #20]
 8006626:	60a2      	str	r2, [r4, #8]
 8006628:	e7f3      	b.n	8006612 <__swsetup_r+0x9e>
 800662a:	46c0      	nop			@ (mov r8, r8)
 800662c:	20000018 	.word	0x20000018

08006630 <memset>:
 8006630:	0003      	movs	r3, r0
 8006632:	1882      	adds	r2, r0, r2
 8006634:	4293      	cmp	r3, r2
 8006636:	d100      	bne.n	800663a <memset+0xa>
 8006638:	4770      	bx	lr
 800663a:	7019      	strb	r1, [r3, #0]
 800663c:	3301      	adds	r3, #1
 800663e:	e7f9      	b.n	8006634 <memset+0x4>

08006640 <_close_r>:
 8006640:	2300      	movs	r3, #0
 8006642:	b570      	push	{r4, r5, r6, lr}
 8006644:	4d06      	ldr	r5, [pc, #24]	@ (8006660 <_close_r+0x20>)
 8006646:	0004      	movs	r4, r0
 8006648:	0008      	movs	r0, r1
 800664a:	602b      	str	r3, [r5, #0]
 800664c:	f7fb f867 	bl	800171e <_close>
 8006650:	1c43      	adds	r3, r0, #1
 8006652:	d103      	bne.n	800665c <_close_r+0x1c>
 8006654:	682b      	ldr	r3, [r5, #0]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d000      	beq.n	800665c <_close_r+0x1c>
 800665a:	6023      	str	r3, [r4, #0]
 800665c:	bd70      	pop	{r4, r5, r6, pc}
 800665e:	46c0      	nop			@ (mov r8, r8)
 8006660:	200003c8 	.word	0x200003c8

08006664 <_lseek_r>:
 8006664:	b570      	push	{r4, r5, r6, lr}
 8006666:	0004      	movs	r4, r0
 8006668:	0008      	movs	r0, r1
 800666a:	0011      	movs	r1, r2
 800666c:	001a      	movs	r2, r3
 800666e:	2300      	movs	r3, #0
 8006670:	4d05      	ldr	r5, [pc, #20]	@ (8006688 <_lseek_r+0x24>)
 8006672:	602b      	str	r3, [r5, #0]
 8006674:	f7fb f874 	bl	8001760 <_lseek>
 8006678:	1c43      	adds	r3, r0, #1
 800667a:	d103      	bne.n	8006684 <_lseek_r+0x20>
 800667c:	682b      	ldr	r3, [r5, #0]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d000      	beq.n	8006684 <_lseek_r+0x20>
 8006682:	6023      	str	r3, [r4, #0]
 8006684:	bd70      	pop	{r4, r5, r6, pc}
 8006686:	46c0      	nop			@ (mov r8, r8)
 8006688:	200003c8 	.word	0x200003c8

0800668c <_read_r>:
 800668c:	b570      	push	{r4, r5, r6, lr}
 800668e:	0004      	movs	r4, r0
 8006690:	0008      	movs	r0, r1
 8006692:	0011      	movs	r1, r2
 8006694:	001a      	movs	r2, r3
 8006696:	2300      	movs	r3, #0
 8006698:	4d05      	ldr	r5, [pc, #20]	@ (80066b0 <_read_r+0x24>)
 800669a:	602b      	str	r3, [r5, #0]
 800669c:	f7fb f822 	bl	80016e4 <_read>
 80066a0:	1c43      	adds	r3, r0, #1
 80066a2:	d103      	bne.n	80066ac <_read_r+0x20>
 80066a4:	682b      	ldr	r3, [r5, #0]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d000      	beq.n	80066ac <_read_r+0x20>
 80066aa:	6023      	str	r3, [r4, #0]
 80066ac:	bd70      	pop	{r4, r5, r6, pc}
 80066ae:	46c0      	nop			@ (mov r8, r8)
 80066b0:	200003c8 	.word	0x200003c8

080066b4 <_write_r>:
 80066b4:	b570      	push	{r4, r5, r6, lr}
 80066b6:	0004      	movs	r4, r0
 80066b8:	0008      	movs	r0, r1
 80066ba:	0011      	movs	r1, r2
 80066bc:	001a      	movs	r2, r3
 80066be:	2300      	movs	r3, #0
 80066c0:	4d05      	ldr	r5, [pc, #20]	@ (80066d8 <_write_r+0x24>)
 80066c2:	602b      	str	r3, [r5, #0]
 80066c4:	f7fa fdca 	bl	800125c <_write>
 80066c8:	1c43      	adds	r3, r0, #1
 80066ca:	d103      	bne.n	80066d4 <_write_r+0x20>
 80066cc:	682b      	ldr	r3, [r5, #0]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d000      	beq.n	80066d4 <_write_r+0x20>
 80066d2:	6023      	str	r3, [r4, #0]
 80066d4:	bd70      	pop	{r4, r5, r6, pc}
 80066d6:	46c0      	nop			@ (mov r8, r8)
 80066d8:	200003c8 	.word	0x200003c8

080066dc <__errno>:
 80066dc:	4b01      	ldr	r3, [pc, #4]	@ (80066e4 <__errno+0x8>)
 80066de:	6818      	ldr	r0, [r3, #0]
 80066e0:	4770      	bx	lr
 80066e2:	46c0      	nop			@ (mov r8, r8)
 80066e4:	20000018 	.word	0x20000018

080066e8 <__libc_init_array>:
 80066e8:	b570      	push	{r4, r5, r6, lr}
 80066ea:	2600      	movs	r6, #0
 80066ec:	4c0c      	ldr	r4, [pc, #48]	@ (8006720 <__libc_init_array+0x38>)
 80066ee:	4d0d      	ldr	r5, [pc, #52]	@ (8006724 <__libc_init_array+0x3c>)
 80066f0:	1b64      	subs	r4, r4, r5
 80066f2:	10a4      	asrs	r4, r4, #2
 80066f4:	42a6      	cmp	r6, r4
 80066f6:	d109      	bne.n	800670c <__libc_init_array+0x24>
 80066f8:	2600      	movs	r6, #0
 80066fa:	f000 fd39 	bl	8007170 <_init>
 80066fe:	4c0a      	ldr	r4, [pc, #40]	@ (8006728 <__libc_init_array+0x40>)
 8006700:	4d0a      	ldr	r5, [pc, #40]	@ (800672c <__libc_init_array+0x44>)
 8006702:	1b64      	subs	r4, r4, r5
 8006704:	10a4      	asrs	r4, r4, #2
 8006706:	42a6      	cmp	r6, r4
 8006708:	d105      	bne.n	8006716 <__libc_init_array+0x2e>
 800670a:	bd70      	pop	{r4, r5, r6, pc}
 800670c:	00b3      	lsls	r3, r6, #2
 800670e:	58eb      	ldr	r3, [r5, r3]
 8006710:	4798      	blx	r3
 8006712:	3601      	adds	r6, #1
 8006714:	e7ee      	b.n	80066f4 <__libc_init_array+0xc>
 8006716:	00b3      	lsls	r3, r6, #2
 8006718:	58eb      	ldr	r3, [r5, r3]
 800671a:	4798      	blx	r3
 800671c:	3601      	adds	r6, #1
 800671e:	e7f2      	b.n	8006706 <__libc_init_array+0x1e>
 8006720:	08007320 	.word	0x08007320
 8006724:	08007320 	.word	0x08007320
 8006728:	08007324 	.word	0x08007324
 800672c:	08007320 	.word	0x08007320

08006730 <__retarget_lock_init_recursive>:
 8006730:	4770      	bx	lr

08006732 <__retarget_lock_acquire_recursive>:
 8006732:	4770      	bx	lr

08006734 <__retarget_lock_release_recursive>:
 8006734:	4770      	bx	lr
	...

08006738 <_free_r>:
 8006738:	b570      	push	{r4, r5, r6, lr}
 800673a:	0005      	movs	r5, r0
 800673c:	1e0c      	subs	r4, r1, #0
 800673e:	d010      	beq.n	8006762 <_free_r+0x2a>
 8006740:	3c04      	subs	r4, #4
 8006742:	6823      	ldr	r3, [r4, #0]
 8006744:	2b00      	cmp	r3, #0
 8006746:	da00      	bge.n	800674a <_free_r+0x12>
 8006748:	18e4      	adds	r4, r4, r3
 800674a:	0028      	movs	r0, r5
 800674c:	f000 f8e0 	bl	8006910 <__malloc_lock>
 8006750:	4a1d      	ldr	r2, [pc, #116]	@ (80067c8 <_free_r+0x90>)
 8006752:	6813      	ldr	r3, [r2, #0]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d105      	bne.n	8006764 <_free_r+0x2c>
 8006758:	6063      	str	r3, [r4, #4]
 800675a:	6014      	str	r4, [r2, #0]
 800675c:	0028      	movs	r0, r5
 800675e:	f000 f8df 	bl	8006920 <__malloc_unlock>
 8006762:	bd70      	pop	{r4, r5, r6, pc}
 8006764:	42a3      	cmp	r3, r4
 8006766:	d908      	bls.n	800677a <_free_r+0x42>
 8006768:	6820      	ldr	r0, [r4, #0]
 800676a:	1821      	adds	r1, r4, r0
 800676c:	428b      	cmp	r3, r1
 800676e:	d1f3      	bne.n	8006758 <_free_r+0x20>
 8006770:	6819      	ldr	r1, [r3, #0]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	1809      	adds	r1, r1, r0
 8006776:	6021      	str	r1, [r4, #0]
 8006778:	e7ee      	b.n	8006758 <_free_r+0x20>
 800677a:	001a      	movs	r2, r3
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d001      	beq.n	8006786 <_free_r+0x4e>
 8006782:	42a3      	cmp	r3, r4
 8006784:	d9f9      	bls.n	800677a <_free_r+0x42>
 8006786:	6811      	ldr	r1, [r2, #0]
 8006788:	1850      	adds	r0, r2, r1
 800678a:	42a0      	cmp	r0, r4
 800678c:	d10b      	bne.n	80067a6 <_free_r+0x6e>
 800678e:	6820      	ldr	r0, [r4, #0]
 8006790:	1809      	adds	r1, r1, r0
 8006792:	1850      	adds	r0, r2, r1
 8006794:	6011      	str	r1, [r2, #0]
 8006796:	4283      	cmp	r3, r0
 8006798:	d1e0      	bne.n	800675c <_free_r+0x24>
 800679a:	6818      	ldr	r0, [r3, #0]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	1841      	adds	r1, r0, r1
 80067a0:	6011      	str	r1, [r2, #0]
 80067a2:	6053      	str	r3, [r2, #4]
 80067a4:	e7da      	b.n	800675c <_free_r+0x24>
 80067a6:	42a0      	cmp	r0, r4
 80067a8:	d902      	bls.n	80067b0 <_free_r+0x78>
 80067aa:	230c      	movs	r3, #12
 80067ac:	602b      	str	r3, [r5, #0]
 80067ae:	e7d5      	b.n	800675c <_free_r+0x24>
 80067b0:	6820      	ldr	r0, [r4, #0]
 80067b2:	1821      	adds	r1, r4, r0
 80067b4:	428b      	cmp	r3, r1
 80067b6:	d103      	bne.n	80067c0 <_free_r+0x88>
 80067b8:	6819      	ldr	r1, [r3, #0]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	1809      	adds	r1, r1, r0
 80067be:	6021      	str	r1, [r4, #0]
 80067c0:	6063      	str	r3, [r4, #4]
 80067c2:	6054      	str	r4, [r2, #4]
 80067c4:	e7ca      	b.n	800675c <_free_r+0x24>
 80067c6:	46c0      	nop			@ (mov r8, r8)
 80067c8:	200003d4 	.word	0x200003d4

080067cc <sbrk_aligned>:
 80067cc:	b570      	push	{r4, r5, r6, lr}
 80067ce:	4e0f      	ldr	r6, [pc, #60]	@ (800680c <sbrk_aligned+0x40>)
 80067d0:	000d      	movs	r5, r1
 80067d2:	6831      	ldr	r1, [r6, #0]
 80067d4:	0004      	movs	r4, r0
 80067d6:	2900      	cmp	r1, #0
 80067d8:	d102      	bne.n	80067e0 <sbrk_aligned+0x14>
 80067da:	f000 fcab 	bl	8007134 <_sbrk_r>
 80067de:	6030      	str	r0, [r6, #0]
 80067e0:	0029      	movs	r1, r5
 80067e2:	0020      	movs	r0, r4
 80067e4:	f000 fca6 	bl	8007134 <_sbrk_r>
 80067e8:	1c43      	adds	r3, r0, #1
 80067ea:	d103      	bne.n	80067f4 <sbrk_aligned+0x28>
 80067ec:	2501      	movs	r5, #1
 80067ee:	426d      	negs	r5, r5
 80067f0:	0028      	movs	r0, r5
 80067f2:	bd70      	pop	{r4, r5, r6, pc}
 80067f4:	2303      	movs	r3, #3
 80067f6:	1cc5      	adds	r5, r0, #3
 80067f8:	439d      	bics	r5, r3
 80067fa:	42a8      	cmp	r0, r5
 80067fc:	d0f8      	beq.n	80067f0 <sbrk_aligned+0x24>
 80067fe:	1a29      	subs	r1, r5, r0
 8006800:	0020      	movs	r0, r4
 8006802:	f000 fc97 	bl	8007134 <_sbrk_r>
 8006806:	3001      	adds	r0, #1
 8006808:	d1f2      	bne.n	80067f0 <sbrk_aligned+0x24>
 800680a:	e7ef      	b.n	80067ec <sbrk_aligned+0x20>
 800680c:	200003d0 	.word	0x200003d0

08006810 <_malloc_r>:
 8006810:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006812:	2203      	movs	r2, #3
 8006814:	1ccb      	adds	r3, r1, #3
 8006816:	4393      	bics	r3, r2
 8006818:	3308      	adds	r3, #8
 800681a:	0005      	movs	r5, r0
 800681c:	001f      	movs	r7, r3
 800681e:	2b0c      	cmp	r3, #12
 8006820:	d234      	bcs.n	800688c <_malloc_r+0x7c>
 8006822:	270c      	movs	r7, #12
 8006824:	42b9      	cmp	r1, r7
 8006826:	d833      	bhi.n	8006890 <_malloc_r+0x80>
 8006828:	0028      	movs	r0, r5
 800682a:	f000 f871 	bl	8006910 <__malloc_lock>
 800682e:	4e37      	ldr	r6, [pc, #220]	@ (800690c <_malloc_r+0xfc>)
 8006830:	6833      	ldr	r3, [r6, #0]
 8006832:	001c      	movs	r4, r3
 8006834:	2c00      	cmp	r4, #0
 8006836:	d12f      	bne.n	8006898 <_malloc_r+0x88>
 8006838:	0039      	movs	r1, r7
 800683a:	0028      	movs	r0, r5
 800683c:	f7ff ffc6 	bl	80067cc <sbrk_aligned>
 8006840:	0004      	movs	r4, r0
 8006842:	1c43      	adds	r3, r0, #1
 8006844:	d15f      	bne.n	8006906 <_malloc_r+0xf6>
 8006846:	6834      	ldr	r4, [r6, #0]
 8006848:	9400      	str	r4, [sp, #0]
 800684a:	9b00      	ldr	r3, [sp, #0]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d14a      	bne.n	80068e6 <_malloc_r+0xd6>
 8006850:	2c00      	cmp	r4, #0
 8006852:	d052      	beq.n	80068fa <_malloc_r+0xea>
 8006854:	6823      	ldr	r3, [r4, #0]
 8006856:	0028      	movs	r0, r5
 8006858:	18e3      	adds	r3, r4, r3
 800685a:	9900      	ldr	r1, [sp, #0]
 800685c:	9301      	str	r3, [sp, #4]
 800685e:	f000 fc69 	bl	8007134 <_sbrk_r>
 8006862:	9b01      	ldr	r3, [sp, #4]
 8006864:	4283      	cmp	r3, r0
 8006866:	d148      	bne.n	80068fa <_malloc_r+0xea>
 8006868:	6823      	ldr	r3, [r4, #0]
 800686a:	0028      	movs	r0, r5
 800686c:	1aff      	subs	r7, r7, r3
 800686e:	0039      	movs	r1, r7
 8006870:	f7ff ffac 	bl	80067cc <sbrk_aligned>
 8006874:	3001      	adds	r0, #1
 8006876:	d040      	beq.n	80068fa <_malloc_r+0xea>
 8006878:	6823      	ldr	r3, [r4, #0]
 800687a:	19db      	adds	r3, r3, r7
 800687c:	6023      	str	r3, [r4, #0]
 800687e:	6833      	ldr	r3, [r6, #0]
 8006880:	685a      	ldr	r2, [r3, #4]
 8006882:	2a00      	cmp	r2, #0
 8006884:	d133      	bne.n	80068ee <_malloc_r+0xde>
 8006886:	9b00      	ldr	r3, [sp, #0]
 8006888:	6033      	str	r3, [r6, #0]
 800688a:	e019      	b.n	80068c0 <_malloc_r+0xb0>
 800688c:	2b00      	cmp	r3, #0
 800688e:	dac9      	bge.n	8006824 <_malloc_r+0x14>
 8006890:	230c      	movs	r3, #12
 8006892:	602b      	str	r3, [r5, #0]
 8006894:	2000      	movs	r0, #0
 8006896:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006898:	6821      	ldr	r1, [r4, #0]
 800689a:	1bc9      	subs	r1, r1, r7
 800689c:	d420      	bmi.n	80068e0 <_malloc_r+0xd0>
 800689e:	290b      	cmp	r1, #11
 80068a0:	d90a      	bls.n	80068b8 <_malloc_r+0xa8>
 80068a2:	19e2      	adds	r2, r4, r7
 80068a4:	6027      	str	r7, [r4, #0]
 80068a6:	42a3      	cmp	r3, r4
 80068a8:	d104      	bne.n	80068b4 <_malloc_r+0xa4>
 80068aa:	6032      	str	r2, [r6, #0]
 80068ac:	6863      	ldr	r3, [r4, #4]
 80068ae:	6011      	str	r1, [r2, #0]
 80068b0:	6053      	str	r3, [r2, #4]
 80068b2:	e005      	b.n	80068c0 <_malloc_r+0xb0>
 80068b4:	605a      	str	r2, [r3, #4]
 80068b6:	e7f9      	b.n	80068ac <_malloc_r+0x9c>
 80068b8:	6862      	ldr	r2, [r4, #4]
 80068ba:	42a3      	cmp	r3, r4
 80068bc:	d10e      	bne.n	80068dc <_malloc_r+0xcc>
 80068be:	6032      	str	r2, [r6, #0]
 80068c0:	0028      	movs	r0, r5
 80068c2:	f000 f82d 	bl	8006920 <__malloc_unlock>
 80068c6:	0020      	movs	r0, r4
 80068c8:	2207      	movs	r2, #7
 80068ca:	300b      	adds	r0, #11
 80068cc:	1d23      	adds	r3, r4, #4
 80068ce:	4390      	bics	r0, r2
 80068d0:	1ac2      	subs	r2, r0, r3
 80068d2:	4298      	cmp	r0, r3
 80068d4:	d0df      	beq.n	8006896 <_malloc_r+0x86>
 80068d6:	1a1b      	subs	r3, r3, r0
 80068d8:	50a3      	str	r3, [r4, r2]
 80068da:	e7dc      	b.n	8006896 <_malloc_r+0x86>
 80068dc:	605a      	str	r2, [r3, #4]
 80068de:	e7ef      	b.n	80068c0 <_malloc_r+0xb0>
 80068e0:	0023      	movs	r3, r4
 80068e2:	6864      	ldr	r4, [r4, #4]
 80068e4:	e7a6      	b.n	8006834 <_malloc_r+0x24>
 80068e6:	9c00      	ldr	r4, [sp, #0]
 80068e8:	6863      	ldr	r3, [r4, #4]
 80068ea:	9300      	str	r3, [sp, #0]
 80068ec:	e7ad      	b.n	800684a <_malloc_r+0x3a>
 80068ee:	001a      	movs	r2, r3
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	42a3      	cmp	r3, r4
 80068f4:	d1fb      	bne.n	80068ee <_malloc_r+0xde>
 80068f6:	2300      	movs	r3, #0
 80068f8:	e7da      	b.n	80068b0 <_malloc_r+0xa0>
 80068fa:	230c      	movs	r3, #12
 80068fc:	0028      	movs	r0, r5
 80068fe:	602b      	str	r3, [r5, #0]
 8006900:	f000 f80e 	bl	8006920 <__malloc_unlock>
 8006904:	e7c6      	b.n	8006894 <_malloc_r+0x84>
 8006906:	6007      	str	r7, [r0, #0]
 8006908:	e7da      	b.n	80068c0 <_malloc_r+0xb0>
 800690a:	46c0      	nop			@ (mov r8, r8)
 800690c:	200003d4 	.word	0x200003d4

08006910 <__malloc_lock>:
 8006910:	b510      	push	{r4, lr}
 8006912:	4802      	ldr	r0, [pc, #8]	@ (800691c <__malloc_lock+0xc>)
 8006914:	f7ff ff0d 	bl	8006732 <__retarget_lock_acquire_recursive>
 8006918:	bd10      	pop	{r4, pc}
 800691a:	46c0      	nop			@ (mov r8, r8)
 800691c:	200003cc 	.word	0x200003cc

08006920 <__malloc_unlock>:
 8006920:	b510      	push	{r4, lr}
 8006922:	4802      	ldr	r0, [pc, #8]	@ (800692c <__malloc_unlock+0xc>)
 8006924:	f7ff ff06 	bl	8006734 <__retarget_lock_release_recursive>
 8006928:	bd10      	pop	{r4, pc}
 800692a:	46c0      	nop			@ (mov r8, r8)
 800692c:	200003cc 	.word	0x200003cc

08006930 <__sfputc_r>:
 8006930:	6893      	ldr	r3, [r2, #8]
 8006932:	b510      	push	{r4, lr}
 8006934:	3b01      	subs	r3, #1
 8006936:	6093      	str	r3, [r2, #8]
 8006938:	2b00      	cmp	r3, #0
 800693a:	da04      	bge.n	8006946 <__sfputc_r+0x16>
 800693c:	6994      	ldr	r4, [r2, #24]
 800693e:	42a3      	cmp	r3, r4
 8006940:	db07      	blt.n	8006952 <__sfputc_r+0x22>
 8006942:	290a      	cmp	r1, #10
 8006944:	d005      	beq.n	8006952 <__sfputc_r+0x22>
 8006946:	6813      	ldr	r3, [r2, #0]
 8006948:	1c58      	adds	r0, r3, #1
 800694a:	6010      	str	r0, [r2, #0]
 800694c:	7019      	strb	r1, [r3, #0]
 800694e:	0008      	movs	r0, r1
 8006950:	bd10      	pop	{r4, pc}
 8006952:	f7ff fdcd 	bl	80064f0 <__swbuf_r>
 8006956:	0001      	movs	r1, r0
 8006958:	e7f9      	b.n	800694e <__sfputc_r+0x1e>

0800695a <__sfputs_r>:
 800695a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800695c:	0006      	movs	r6, r0
 800695e:	000f      	movs	r7, r1
 8006960:	0014      	movs	r4, r2
 8006962:	18d5      	adds	r5, r2, r3
 8006964:	42ac      	cmp	r4, r5
 8006966:	d101      	bne.n	800696c <__sfputs_r+0x12>
 8006968:	2000      	movs	r0, #0
 800696a:	e007      	b.n	800697c <__sfputs_r+0x22>
 800696c:	7821      	ldrb	r1, [r4, #0]
 800696e:	003a      	movs	r2, r7
 8006970:	0030      	movs	r0, r6
 8006972:	f7ff ffdd 	bl	8006930 <__sfputc_r>
 8006976:	3401      	adds	r4, #1
 8006978:	1c43      	adds	r3, r0, #1
 800697a:	d1f3      	bne.n	8006964 <__sfputs_r+0xa>
 800697c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006980 <_vfiprintf_r>:
 8006980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006982:	b0a1      	sub	sp, #132	@ 0x84
 8006984:	000f      	movs	r7, r1
 8006986:	0015      	movs	r5, r2
 8006988:	001e      	movs	r6, r3
 800698a:	9003      	str	r0, [sp, #12]
 800698c:	2800      	cmp	r0, #0
 800698e:	d004      	beq.n	800699a <_vfiprintf_r+0x1a>
 8006990:	6a03      	ldr	r3, [r0, #32]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d101      	bne.n	800699a <_vfiprintf_r+0x1a>
 8006996:	f7ff fcbb 	bl	8006310 <__sinit>
 800699a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800699c:	07db      	lsls	r3, r3, #31
 800699e:	d405      	bmi.n	80069ac <_vfiprintf_r+0x2c>
 80069a0:	89bb      	ldrh	r3, [r7, #12]
 80069a2:	059b      	lsls	r3, r3, #22
 80069a4:	d402      	bmi.n	80069ac <_vfiprintf_r+0x2c>
 80069a6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80069a8:	f7ff fec3 	bl	8006732 <__retarget_lock_acquire_recursive>
 80069ac:	89bb      	ldrh	r3, [r7, #12]
 80069ae:	071b      	lsls	r3, r3, #28
 80069b0:	d502      	bpl.n	80069b8 <_vfiprintf_r+0x38>
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d113      	bne.n	80069e0 <_vfiprintf_r+0x60>
 80069b8:	0039      	movs	r1, r7
 80069ba:	9803      	ldr	r0, [sp, #12]
 80069bc:	f7ff fdda 	bl	8006574 <__swsetup_r>
 80069c0:	2800      	cmp	r0, #0
 80069c2:	d00d      	beq.n	80069e0 <_vfiprintf_r+0x60>
 80069c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80069c6:	07db      	lsls	r3, r3, #31
 80069c8:	d503      	bpl.n	80069d2 <_vfiprintf_r+0x52>
 80069ca:	2001      	movs	r0, #1
 80069cc:	4240      	negs	r0, r0
 80069ce:	b021      	add	sp, #132	@ 0x84
 80069d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069d2:	89bb      	ldrh	r3, [r7, #12]
 80069d4:	059b      	lsls	r3, r3, #22
 80069d6:	d4f8      	bmi.n	80069ca <_vfiprintf_r+0x4a>
 80069d8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80069da:	f7ff feab 	bl	8006734 <__retarget_lock_release_recursive>
 80069de:	e7f4      	b.n	80069ca <_vfiprintf_r+0x4a>
 80069e0:	2300      	movs	r3, #0
 80069e2:	ac08      	add	r4, sp, #32
 80069e4:	6163      	str	r3, [r4, #20]
 80069e6:	3320      	adds	r3, #32
 80069e8:	7663      	strb	r3, [r4, #25]
 80069ea:	3310      	adds	r3, #16
 80069ec:	76a3      	strb	r3, [r4, #26]
 80069ee:	9607      	str	r6, [sp, #28]
 80069f0:	002e      	movs	r6, r5
 80069f2:	7833      	ldrb	r3, [r6, #0]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d001      	beq.n	80069fc <_vfiprintf_r+0x7c>
 80069f8:	2b25      	cmp	r3, #37	@ 0x25
 80069fa:	d148      	bne.n	8006a8e <_vfiprintf_r+0x10e>
 80069fc:	1b73      	subs	r3, r6, r5
 80069fe:	9305      	str	r3, [sp, #20]
 8006a00:	42ae      	cmp	r6, r5
 8006a02:	d00b      	beq.n	8006a1c <_vfiprintf_r+0x9c>
 8006a04:	002a      	movs	r2, r5
 8006a06:	0039      	movs	r1, r7
 8006a08:	9803      	ldr	r0, [sp, #12]
 8006a0a:	f7ff ffa6 	bl	800695a <__sfputs_r>
 8006a0e:	3001      	adds	r0, #1
 8006a10:	d100      	bne.n	8006a14 <_vfiprintf_r+0x94>
 8006a12:	e0ae      	b.n	8006b72 <_vfiprintf_r+0x1f2>
 8006a14:	6963      	ldr	r3, [r4, #20]
 8006a16:	9a05      	ldr	r2, [sp, #20]
 8006a18:	189b      	adds	r3, r3, r2
 8006a1a:	6163      	str	r3, [r4, #20]
 8006a1c:	7833      	ldrb	r3, [r6, #0]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d100      	bne.n	8006a24 <_vfiprintf_r+0xa4>
 8006a22:	e0a6      	b.n	8006b72 <_vfiprintf_r+0x1f2>
 8006a24:	2201      	movs	r2, #1
 8006a26:	2300      	movs	r3, #0
 8006a28:	4252      	negs	r2, r2
 8006a2a:	6062      	str	r2, [r4, #4]
 8006a2c:	a904      	add	r1, sp, #16
 8006a2e:	3254      	adds	r2, #84	@ 0x54
 8006a30:	1852      	adds	r2, r2, r1
 8006a32:	1c75      	adds	r5, r6, #1
 8006a34:	6023      	str	r3, [r4, #0]
 8006a36:	60e3      	str	r3, [r4, #12]
 8006a38:	60a3      	str	r3, [r4, #8]
 8006a3a:	7013      	strb	r3, [r2, #0]
 8006a3c:	65a3      	str	r3, [r4, #88]	@ 0x58
 8006a3e:	4b59      	ldr	r3, [pc, #356]	@ (8006ba4 <_vfiprintf_r+0x224>)
 8006a40:	2205      	movs	r2, #5
 8006a42:	0018      	movs	r0, r3
 8006a44:	7829      	ldrb	r1, [r5, #0]
 8006a46:	9305      	str	r3, [sp, #20]
 8006a48:	f000 fb86 	bl	8007158 <memchr>
 8006a4c:	1c6e      	adds	r6, r5, #1
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	d11f      	bne.n	8006a92 <_vfiprintf_r+0x112>
 8006a52:	6822      	ldr	r2, [r4, #0]
 8006a54:	06d3      	lsls	r3, r2, #27
 8006a56:	d504      	bpl.n	8006a62 <_vfiprintf_r+0xe2>
 8006a58:	2353      	movs	r3, #83	@ 0x53
 8006a5a:	a904      	add	r1, sp, #16
 8006a5c:	185b      	adds	r3, r3, r1
 8006a5e:	2120      	movs	r1, #32
 8006a60:	7019      	strb	r1, [r3, #0]
 8006a62:	0713      	lsls	r3, r2, #28
 8006a64:	d504      	bpl.n	8006a70 <_vfiprintf_r+0xf0>
 8006a66:	2353      	movs	r3, #83	@ 0x53
 8006a68:	a904      	add	r1, sp, #16
 8006a6a:	185b      	adds	r3, r3, r1
 8006a6c:	212b      	movs	r1, #43	@ 0x2b
 8006a6e:	7019      	strb	r1, [r3, #0]
 8006a70:	782b      	ldrb	r3, [r5, #0]
 8006a72:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a74:	d016      	beq.n	8006aa4 <_vfiprintf_r+0x124>
 8006a76:	002e      	movs	r6, r5
 8006a78:	2100      	movs	r1, #0
 8006a7a:	200a      	movs	r0, #10
 8006a7c:	68e3      	ldr	r3, [r4, #12]
 8006a7e:	7832      	ldrb	r2, [r6, #0]
 8006a80:	1c75      	adds	r5, r6, #1
 8006a82:	3a30      	subs	r2, #48	@ 0x30
 8006a84:	2a09      	cmp	r2, #9
 8006a86:	d950      	bls.n	8006b2a <_vfiprintf_r+0x1aa>
 8006a88:	2900      	cmp	r1, #0
 8006a8a:	d111      	bne.n	8006ab0 <_vfiprintf_r+0x130>
 8006a8c:	e017      	b.n	8006abe <_vfiprintf_r+0x13e>
 8006a8e:	3601      	adds	r6, #1
 8006a90:	e7af      	b.n	80069f2 <_vfiprintf_r+0x72>
 8006a92:	9b05      	ldr	r3, [sp, #20]
 8006a94:	6822      	ldr	r2, [r4, #0]
 8006a96:	1ac0      	subs	r0, r0, r3
 8006a98:	2301      	movs	r3, #1
 8006a9a:	4083      	lsls	r3, r0
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	0035      	movs	r5, r6
 8006aa0:	6023      	str	r3, [r4, #0]
 8006aa2:	e7cc      	b.n	8006a3e <_vfiprintf_r+0xbe>
 8006aa4:	9b07      	ldr	r3, [sp, #28]
 8006aa6:	1d19      	adds	r1, r3, #4
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	9107      	str	r1, [sp, #28]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	db01      	blt.n	8006ab4 <_vfiprintf_r+0x134>
 8006ab0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ab2:	e004      	b.n	8006abe <_vfiprintf_r+0x13e>
 8006ab4:	425b      	negs	r3, r3
 8006ab6:	60e3      	str	r3, [r4, #12]
 8006ab8:	2302      	movs	r3, #2
 8006aba:	4313      	orrs	r3, r2
 8006abc:	6023      	str	r3, [r4, #0]
 8006abe:	7833      	ldrb	r3, [r6, #0]
 8006ac0:	2b2e      	cmp	r3, #46	@ 0x2e
 8006ac2:	d10c      	bne.n	8006ade <_vfiprintf_r+0x15e>
 8006ac4:	7873      	ldrb	r3, [r6, #1]
 8006ac6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ac8:	d134      	bne.n	8006b34 <_vfiprintf_r+0x1b4>
 8006aca:	9b07      	ldr	r3, [sp, #28]
 8006acc:	3602      	adds	r6, #2
 8006ace:	1d1a      	adds	r2, r3, #4
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	9207      	str	r2, [sp, #28]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	da01      	bge.n	8006adc <_vfiprintf_r+0x15c>
 8006ad8:	2301      	movs	r3, #1
 8006ada:	425b      	negs	r3, r3
 8006adc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ade:	4d32      	ldr	r5, [pc, #200]	@ (8006ba8 <_vfiprintf_r+0x228>)
 8006ae0:	2203      	movs	r2, #3
 8006ae2:	0028      	movs	r0, r5
 8006ae4:	7831      	ldrb	r1, [r6, #0]
 8006ae6:	f000 fb37 	bl	8007158 <memchr>
 8006aea:	2800      	cmp	r0, #0
 8006aec:	d006      	beq.n	8006afc <_vfiprintf_r+0x17c>
 8006aee:	2340      	movs	r3, #64	@ 0x40
 8006af0:	1b40      	subs	r0, r0, r5
 8006af2:	4083      	lsls	r3, r0
 8006af4:	6822      	ldr	r2, [r4, #0]
 8006af6:	3601      	adds	r6, #1
 8006af8:	4313      	orrs	r3, r2
 8006afa:	6023      	str	r3, [r4, #0]
 8006afc:	7831      	ldrb	r1, [r6, #0]
 8006afe:	2206      	movs	r2, #6
 8006b00:	482a      	ldr	r0, [pc, #168]	@ (8006bac <_vfiprintf_r+0x22c>)
 8006b02:	1c75      	adds	r5, r6, #1
 8006b04:	7621      	strb	r1, [r4, #24]
 8006b06:	f000 fb27 	bl	8007158 <memchr>
 8006b0a:	2800      	cmp	r0, #0
 8006b0c:	d040      	beq.n	8006b90 <_vfiprintf_r+0x210>
 8006b0e:	4b28      	ldr	r3, [pc, #160]	@ (8006bb0 <_vfiprintf_r+0x230>)
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d122      	bne.n	8006b5a <_vfiprintf_r+0x1da>
 8006b14:	2207      	movs	r2, #7
 8006b16:	9b07      	ldr	r3, [sp, #28]
 8006b18:	3307      	adds	r3, #7
 8006b1a:	4393      	bics	r3, r2
 8006b1c:	3308      	adds	r3, #8
 8006b1e:	9307      	str	r3, [sp, #28]
 8006b20:	6963      	ldr	r3, [r4, #20]
 8006b22:	9a04      	ldr	r2, [sp, #16]
 8006b24:	189b      	adds	r3, r3, r2
 8006b26:	6163      	str	r3, [r4, #20]
 8006b28:	e762      	b.n	80069f0 <_vfiprintf_r+0x70>
 8006b2a:	4343      	muls	r3, r0
 8006b2c:	002e      	movs	r6, r5
 8006b2e:	2101      	movs	r1, #1
 8006b30:	189b      	adds	r3, r3, r2
 8006b32:	e7a4      	b.n	8006a7e <_vfiprintf_r+0xfe>
 8006b34:	2300      	movs	r3, #0
 8006b36:	200a      	movs	r0, #10
 8006b38:	0019      	movs	r1, r3
 8006b3a:	3601      	adds	r6, #1
 8006b3c:	6063      	str	r3, [r4, #4]
 8006b3e:	7832      	ldrb	r2, [r6, #0]
 8006b40:	1c75      	adds	r5, r6, #1
 8006b42:	3a30      	subs	r2, #48	@ 0x30
 8006b44:	2a09      	cmp	r2, #9
 8006b46:	d903      	bls.n	8006b50 <_vfiprintf_r+0x1d0>
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d0c8      	beq.n	8006ade <_vfiprintf_r+0x15e>
 8006b4c:	9109      	str	r1, [sp, #36]	@ 0x24
 8006b4e:	e7c6      	b.n	8006ade <_vfiprintf_r+0x15e>
 8006b50:	4341      	muls	r1, r0
 8006b52:	002e      	movs	r6, r5
 8006b54:	2301      	movs	r3, #1
 8006b56:	1889      	adds	r1, r1, r2
 8006b58:	e7f1      	b.n	8006b3e <_vfiprintf_r+0x1be>
 8006b5a:	aa07      	add	r2, sp, #28
 8006b5c:	9200      	str	r2, [sp, #0]
 8006b5e:	0021      	movs	r1, r4
 8006b60:	003a      	movs	r2, r7
 8006b62:	4b14      	ldr	r3, [pc, #80]	@ (8006bb4 <_vfiprintf_r+0x234>)
 8006b64:	9803      	ldr	r0, [sp, #12]
 8006b66:	e000      	b.n	8006b6a <_vfiprintf_r+0x1ea>
 8006b68:	bf00      	nop
 8006b6a:	9004      	str	r0, [sp, #16]
 8006b6c:	9b04      	ldr	r3, [sp, #16]
 8006b6e:	3301      	adds	r3, #1
 8006b70:	d1d6      	bne.n	8006b20 <_vfiprintf_r+0x1a0>
 8006b72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b74:	07db      	lsls	r3, r3, #31
 8006b76:	d405      	bmi.n	8006b84 <_vfiprintf_r+0x204>
 8006b78:	89bb      	ldrh	r3, [r7, #12]
 8006b7a:	059b      	lsls	r3, r3, #22
 8006b7c:	d402      	bmi.n	8006b84 <_vfiprintf_r+0x204>
 8006b7e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006b80:	f7ff fdd8 	bl	8006734 <__retarget_lock_release_recursive>
 8006b84:	89bb      	ldrh	r3, [r7, #12]
 8006b86:	065b      	lsls	r3, r3, #25
 8006b88:	d500      	bpl.n	8006b8c <_vfiprintf_r+0x20c>
 8006b8a:	e71e      	b.n	80069ca <_vfiprintf_r+0x4a>
 8006b8c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006b8e:	e71e      	b.n	80069ce <_vfiprintf_r+0x4e>
 8006b90:	aa07      	add	r2, sp, #28
 8006b92:	9200      	str	r2, [sp, #0]
 8006b94:	0021      	movs	r1, r4
 8006b96:	003a      	movs	r2, r7
 8006b98:	4b06      	ldr	r3, [pc, #24]	@ (8006bb4 <_vfiprintf_r+0x234>)
 8006b9a:	9803      	ldr	r0, [sp, #12]
 8006b9c:	f000 f87c 	bl	8006c98 <_printf_i>
 8006ba0:	e7e3      	b.n	8006b6a <_vfiprintf_r+0x1ea>
 8006ba2:	46c0      	nop			@ (mov r8, r8)
 8006ba4:	080072e4 	.word	0x080072e4
 8006ba8:	080072ea 	.word	0x080072ea
 8006bac:	080072ee 	.word	0x080072ee
 8006bb0:	00000000 	.word	0x00000000
 8006bb4:	0800695b 	.word	0x0800695b

08006bb8 <_printf_common>:
 8006bb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bba:	0016      	movs	r6, r2
 8006bbc:	9301      	str	r3, [sp, #4]
 8006bbe:	688a      	ldr	r2, [r1, #8]
 8006bc0:	690b      	ldr	r3, [r1, #16]
 8006bc2:	000c      	movs	r4, r1
 8006bc4:	9000      	str	r0, [sp, #0]
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	da00      	bge.n	8006bcc <_printf_common+0x14>
 8006bca:	0013      	movs	r3, r2
 8006bcc:	0022      	movs	r2, r4
 8006bce:	6033      	str	r3, [r6, #0]
 8006bd0:	3243      	adds	r2, #67	@ 0x43
 8006bd2:	7812      	ldrb	r2, [r2, #0]
 8006bd4:	2a00      	cmp	r2, #0
 8006bd6:	d001      	beq.n	8006bdc <_printf_common+0x24>
 8006bd8:	3301      	adds	r3, #1
 8006bda:	6033      	str	r3, [r6, #0]
 8006bdc:	6823      	ldr	r3, [r4, #0]
 8006bde:	069b      	lsls	r3, r3, #26
 8006be0:	d502      	bpl.n	8006be8 <_printf_common+0x30>
 8006be2:	6833      	ldr	r3, [r6, #0]
 8006be4:	3302      	adds	r3, #2
 8006be6:	6033      	str	r3, [r6, #0]
 8006be8:	6822      	ldr	r2, [r4, #0]
 8006bea:	2306      	movs	r3, #6
 8006bec:	0015      	movs	r5, r2
 8006bee:	401d      	ands	r5, r3
 8006bf0:	421a      	tst	r2, r3
 8006bf2:	d027      	beq.n	8006c44 <_printf_common+0x8c>
 8006bf4:	0023      	movs	r3, r4
 8006bf6:	3343      	adds	r3, #67	@ 0x43
 8006bf8:	781b      	ldrb	r3, [r3, #0]
 8006bfa:	1e5a      	subs	r2, r3, #1
 8006bfc:	4193      	sbcs	r3, r2
 8006bfe:	6822      	ldr	r2, [r4, #0]
 8006c00:	0692      	lsls	r2, r2, #26
 8006c02:	d430      	bmi.n	8006c66 <_printf_common+0xae>
 8006c04:	0022      	movs	r2, r4
 8006c06:	9901      	ldr	r1, [sp, #4]
 8006c08:	9800      	ldr	r0, [sp, #0]
 8006c0a:	9d08      	ldr	r5, [sp, #32]
 8006c0c:	3243      	adds	r2, #67	@ 0x43
 8006c0e:	47a8      	blx	r5
 8006c10:	3001      	adds	r0, #1
 8006c12:	d025      	beq.n	8006c60 <_printf_common+0xa8>
 8006c14:	2206      	movs	r2, #6
 8006c16:	6823      	ldr	r3, [r4, #0]
 8006c18:	2500      	movs	r5, #0
 8006c1a:	4013      	ands	r3, r2
 8006c1c:	2b04      	cmp	r3, #4
 8006c1e:	d105      	bne.n	8006c2c <_printf_common+0x74>
 8006c20:	6833      	ldr	r3, [r6, #0]
 8006c22:	68e5      	ldr	r5, [r4, #12]
 8006c24:	1aed      	subs	r5, r5, r3
 8006c26:	43eb      	mvns	r3, r5
 8006c28:	17db      	asrs	r3, r3, #31
 8006c2a:	401d      	ands	r5, r3
 8006c2c:	68a3      	ldr	r3, [r4, #8]
 8006c2e:	6922      	ldr	r2, [r4, #16]
 8006c30:	4293      	cmp	r3, r2
 8006c32:	dd01      	ble.n	8006c38 <_printf_common+0x80>
 8006c34:	1a9b      	subs	r3, r3, r2
 8006c36:	18ed      	adds	r5, r5, r3
 8006c38:	2600      	movs	r6, #0
 8006c3a:	42b5      	cmp	r5, r6
 8006c3c:	d120      	bne.n	8006c80 <_printf_common+0xc8>
 8006c3e:	2000      	movs	r0, #0
 8006c40:	e010      	b.n	8006c64 <_printf_common+0xac>
 8006c42:	3501      	adds	r5, #1
 8006c44:	68e3      	ldr	r3, [r4, #12]
 8006c46:	6832      	ldr	r2, [r6, #0]
 8006c48:	1a9b      	subs	r3, r3, r2
 8006c4a:	42ab      	cmp	r3, r5
 8006c4c:	ddd2      	ble.n	8006bf4 <_printf_common+0x3c>
 8006c4e:	0022      	movs	r2, r4
 8006c50:	2301      	movs	r3, #1
 8006c52:	9901      	ldr	r1, [sp, #4]
 8006c54:	9800      	ldr	r0, [sp, #0]
 8006c56:	9f08      	ldr	r7, [sp, #32]
 8006c58:	3219      	adds	r2, #25
 8006c5a:	47b8      	blx	r7
 8006c5c:	3001      	adds	r0, #1
 8006c5e:	d1f0      	bne.n	8006c42 <_printf_common+0x8a>
 8006c60:	2001      	movs	r0, #1
 8006c62:	4240      	negs	r0, r0
 8006c64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006c66:	2030      	movs	r0, #48	@ 0x30
 8006c68:	18e1      	adds	r1, r4, r3
 8006c6a:	3143      	adds	r1, #67	@ 0x43
 8006c6c:	7008      	strb	r0, [r1, #0]
 8006c6e:	0021      	movs	r1, r4
 8006c70:	1c5a      	adds	r2, r3, #1
 8006c72:	3145      	adds	r1, #69	@ 0x45
 8006c74:	7809      	ldrb	r1, [r1, #0]
 8006c76:	18a2      	adds	r2, r4, r2
 8006c78:	3243      	adds	r2, #67	@ 0x43
 8006c7a:	3302      	adds	r3, #2
 8006c7c:	7011      	strb	r1, [r2, #0]
 8006c7e:	e7c1      	b.n	8006c04 <_printf_common+0x4c>
 8006c80:	0022      	movs	r2, r4
 8006c82:	2301      	movs	r3, #1
 8006c84:	9901      	ldr	r1, [sp, #4]
 8006c86:	9800      	ldr	r0, [sp, #0]
 8006c88:	9f08      	ldr	r7, [sp, #32]
 8006c8a:	321a      	adds	r2, #26
 8006c8c:	47b8      	blx	r7
 8006c8e:	3001      	adds	r0, #1
 8006c90:	d0e6      	beq.n	8006c60 <_printf_common+0xa8>
 8006c92:	3601      	adds	r6, #1
 8006c94:	e7d1      	b.n	8006c3a <_printf_common+0x82>
	...

08006c98 <_printf_i>:
 8006c98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c9a:	b08b      	sub	sp, #44	@ 0x2c
 8006c9c:	9206      	str	r2, [sp, #24]
 8006c9e:	000a      	movs	r2, r1
 8006ca0:	3243      	adds	r2, #67	@ 0x43
 8006ca2:	9307      	str	r3, [sp, #28]
 8006ca4:	9005      	str	r0, [sp, #20]
 8006ca6:	9203      	str	r2, [sp, #12]
 8006ca8:	7e0a      	ldrb	r2, [r1, #24]
 8006caa:	000c      	movs	r4, r1
 8006cac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006cae:	2a78      	cmp	r2, #120	@ 0x78
 8006cb0:	d809      	bhi.n	8006cc6 <_printf_i+0x2e>
 8006cb2:	2a62      	cmp	r2, #98	@ 0x62
 8006cb4:	d80b      	bhi.n	8006cce <_printf_i+0x36>
 8006cb6:	2a00      	cmp	r2, #0
 8006cb8:	d100      	bne.n	8006cbc <_printf_i+0x24>
 8006cba:	e0ba      	b.n	8006e32 <_printf_i+0x19a>
 8006cbc:	497a      	ldr	r1, [pc, #488]	@ (8006ea8 <_printf_i+0x210>)
 8006cbe:	9104      	str	r1, [sp, #16]
 8006cc0:	2a58      	cmp	r2, #88	@ 0x58
 8006cc2:	d100      	bne.n	8006cc6 <_printf_i+0x2e>
 8006cc4:	e08e      	b.n	8006de4 <_printf_i+0x14c>
 8006cc6:	0025      	movs	r5, r4
 8006cc8:	3542      	adds	r5, #66	@ 0x42
 8006cca:	702a      	strb	r2, [r5, #0]
 8006ccc:	e022      	b.n	8006d14 <_printf_i+0x7c>
 8006cce:	0010      	movs	r0, r2
 8006cd0:	3863      	subs	r0, #99	@ 0x63
 8006cd2:	2815      	cmp	r0, #21
 8006cd4:	d8f7      	bhi.n	8006cc6 <_printf_i+0x2e>
 8006cd6:	f7f9 fa17 	bl	8000108 <__gnu_thumb1_case_shi>
 8006cda:	0016      	.short	0x0016
 8006cdc:	fff6001f 	.word	0xfff6001f
 8006ce0:	fff6fff6 	.word	0xfff6fff6
 8006ce4:	001ffff6 	.word	0x001ffff6
 8006ce8:	fff6fff6 	.word	0xfff6fff6
 8006cec:	fff6fff6 	.word	0xfff6fff6
 8006cf0:	0036009f 	.word	0x0036009f
 8006cf4:	fff6007e 	.word	0xfff6007e
 8006cf8:	00b0fff6 	.word	0x00b0fff6
 8006cfc:	0036fff6 	.word	0x0036fff6
 8006d00:	fff6fff6 	.word	0xfff6fff6
 8006d04:	0082      	.short	0x0082
 8006d06:	0025      	movs	r5, r4
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	3542      	adds	r5, #66	@ 0x42
 8006d0c:	1d11      	adds	r1, r2, #4
 8006d0e:	6019      	str	r1, [r3, #0]
 8006d10:	6813      	ldr	r3, [r2, #0]
 8006d12:	702b      	strb	r3, [r5, #0]
 8006d14:	2301      	movs	r3, #1
 8006d16:	e09e      	b.n	8006e56 <_printf_i+0x1be>
 8006d18:	6818      	ldr	r0, [r3, #0]
 8006d1a:	6809      	ldr	r1, [r1, #0]
 8006d1c:	1d02      	adds	r2, r0, #4
 8006d1e:	060d      	lsls	r5, r1, #24
 8006d20:	d50b      	bpl.n	8006d3a <_printf_i+0xa2>
 8006d22:	6806      	ldr	r6, [r0, #0]
 8006d24:	601a      	str	r2, [r3, #0]
 8006d26:	2e00      	cmp	r6, #0
 8006d28:	da03      	bge.n	8006d32 <_printf_i+0x9a>
 8006d2a:	232d      	movs	r3, #45	@ 0x2d
 8006d2c:	9a03      	ldr	r2, [sp, #12]
 8006d2e:	4276      	negs	r6, r6
 8006d30:	7013      	strb	r3, [r2, #0]
 8006d32:	4b5d      	ldr	r3, [pc, #372]	@ (8006ea8 <_printf_i+0x210>)
 8006d34:	270a      	movs	r7, #10
 8006d36:	9304      	str	r3, [sp, #16]
 8006d38:	e018      	b.n	8006d6c <_printf_i+0xd4>
 8006d3a:	6806      	ldr	r6, [r0, #0]
 8006d3c:	601a      	str	r2, [r3, #0]
 8006d3e:	0649      	lsls	r1, r1, #25
 8006d40:	d5f1      	bpl.n	8006d26 <_printf_i+0x8e>
 8006d42:	b236      	sxth	r6, r6
 8006d44:	e7ef      	b.n	8006d26 <_printf_i+0x8e>
 8006d46:	6808      	ldr	r0, [r1, #0]
 8006d48:	6819      	ldr	r1, [r3, #0]
 8006d4a:	c940      	ldmia	r1!, {r6}
 8006d4c:	0605      	lsls	r5, r0, #24
 8006d4e:	d402      	bmi.n	8006d56 <_printf_i+0xbe>
 8006d50:	0640      	lsls	r0, r0, #25
 8006d52:	d500      	bpl.n	8006d56 <_printf_i+0xbe>
 8006d54:	b2b6      	uxth	r6, r6
 8006d56:	6019      	str	r1, [r3, #0]
 8006d58:	4b53      	ldr	r3, [pc, #332]	@ (8006ea8 <_printf_i+0x210>)
 8006d5a:	270a      	movs	r7, #10
 8006d5c:	9304      	str	r3, [sp, #16]
 8006d5e:	2a6f      	cmp	r2, #111	@ 0x6f
 8006d60:	d100      	bne.n	8006d64 <_printf_i+0xcc>
 8006d62:	3f02      	subs	r7, #2
 8006d64:	0023      	movs	r3, r4
 8006d66:	2200      	movs	r2, #0
 8006d68:	3343      	adds	r3, #67	@ 0x43
 8006d6a:	701a      	strb	r2, [r3, #0]
 8006d6c:	6863      	ldr	r3, [r4, #4]
 8006d6e:	60a3      	str	r3, [r4, #8]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	db06      	blt.n	8006d82 <_printf_i+0xea>
 8006d74:	2104      	movs	r1, #4
 8006d76:	6822      	ldr	r2, [r4, #0]
 8006d78:	9d03      	ldr	r5, [sp, #12]
 8006d7a:	438a      	bics	r2, r1
 8006d7c:	6022      	str	r2, [r4, #0]
 8006d7e:	4333      	orrs	r3, r6
 8006d80:	d00c      	beq.n	8006d9c <_printf_i+0x104>
 8006d82:	9d03      	ldr	r5, [sp, #12]
 8006d84:	0030      	movs	r0, r6
 8006d86:	0039      	movs	r1, r7
 8006d88:	f7f9 fa4e 	bl	8000228 <__aeabi_uidivmod>
 8006d8c:	9b04      	ldr	r3, [sp, #16]
 8006d8e:	3d01      	subs	r5, #1
 8006d90:	5c5b      	ldrb	r3, [r3, r1]
 8006d92:	702b      	strb	r3, [r5, #0]
 8006d94:	0033      	movs	r3, r6
 8006d96:	0006      	movs	r6, r0
 8006d98:	429f      	cmp	r7, r3
 8006d9a:	d9f3      	bls.n	8006d84 <_printf_i+0xec>
 8006d9c:	2f08      	cmp	r7, #8
 8006d9e:	d109      	bne.n	8006db4 <_printf_i+0x11c>
 8006da0:	6823      	ldr	r3, [r4, #0]
 8006da2:	07db      	lsls	r3, r3, #31
 8006da4:	d506      	bpl.n	8006db4 <_printf_i+0x11c>
 8006da6:	6862      	ldr	r2, [r4, #4]
 8006da8:	6923      	ldr	r3, [r4, #16]
 8006daa:	429a      	cmp	r2, r3
 8006dac:	dc02      	bgt.n	8006db4 <_printf_i+0x11c>
 8006dae:	2330      	movs	r3, #48	@ 0x30
 8006db0:	3d01      	subs	r5, #1
 8006db2:	702b      	strb	r3, [r5, #0]
 8006db4:	9b03      	ldr	r3, [sp, #12]
 8006db6:	1b5b      	subs	r3, r3, r5
 8006db8:	6123      	str	r3, [r4, #16]
 8006dba:	9b07      	ldr	r3, [sp, #28]
 8006dbc:	0021      	movs	r1, r4
 8006dbe:	9300      	str	r3, [sp, #0]
 8006dc0:	9805      	ldr	r0, [sp, #20]
 8006dc2:	9b06      	ldr	r3, [sp, #24]
 8006dc4:	aa09      	add	r2, sp, #36	@ 0x24
 8006dc6:	f7ff fef7 	bl	8006bb8 <_printf_common>
 8006dca:	3001      	adds	r0, #1
 8006dcc:	d148      	bne.n	8006e60 <_printf_i+0x1c8>
 8006dce:	2001      	movs	r0, #1
 8006dd0:	4240      	negs	r0, r0
 8006dd2:	b00b      	add	sp, #44	@ 0x2c
 8006dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dd6:	2220      	movs	r2, #32
 8006dd8:	6809      	ldr	r1, [r1, #0]
 8006dda:	430a      	orrs	r2, r1
 8006ddc:	6022      	str	r2, [r4, #0]
 8006dde:	2278      	movs	r2, #120	@ 0x78
 8006de0:	4932      	ldr	r1, [pc, #200]	@ (8006eac <_printf_i+0x214>)
 8006de2:	9104      	str	r1, [sp, #16]
 8006de4:	0021      	movs	r1, r4
 8006de6:	3145      	adds	r1, #69	@ 0x45
 8006de8:	700a      	strb	r2, [r1, #0]
 8006dea:	6819      	ldr	r1, [r3, #0]
 8006dec:	6822      	ldr	r2, [r4, #0]
 8006dee:	c940      	ldmia	r1!, {r6}
 8006df0:	0610      	lsls	r0, r2, #24
 8006df2:	d402      	bmi.n	8006dfa <_printf_i+0x162>
 8006df4:	0650      	lsls	r0, r2, #25
 8006df6:	d500      	bpl.n	8006dfa <_printf_i+0x162>
 8006df8:	b2b6      	uxth	r6, r6
 8006dfa:	6019      	str	r1, [r3, #0]
 8006dfc:	07d3      	lsls	r3, r2, #31
 8006dfe:	d502      	bpl.n	8006e06 <_printf_i+0x16e>
 8006e00:	2320      	movs	r3, #32
 8006e02:	4313      	orrs	r3, r2
 8006e04:	6023      	str	r3, [r4, #0]
 8006e06:	2e00      	cmp	r6, #0
 8006e08:	d001      	beq.n	8006e0e <_printf_i+0x176>
 8006e0a:	2710      	movs	r7, #16
 8006e0c:	e7aa      	b.n	8006d64 <_printf_i+0xcc>
 8006e0e:	2220      	movs	r2, #32
 8006e10:	6823      	ldr	r3, [r4, #0]
 8006e12:	4393      	bics	r3, r2
 8006e14:	6023      	str	r3, [r4, #0]
 8006e16:	e7f8      	b.n	8006e0a <_printf_i+0x172>
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	680d      	ldr	r5, [r1, #0]
 8006e1c:	1d10      	adds	r0, r2, #4
 8006e1e:	6949      	ldr	r1, [r1, #20]
 8006e20:	6018      	str	r0, [r3, #0]
 8006e22:	6813      	ldr	r3, [r2, #0]
 8006e24:	062e      	lsls	r6, r5, #24
 8006e26:	d501      	bpl.n	8006e2c <_printf_i+0x194>
 8006e28:	6019      	str	r1, [r3, #0]
 8006e2a:	e002      	b.n	8006e32 <_printf_i+0x19a>
 8006e2c:	066d      	lsls	r5, r5, #25
 8006e2e:	d5fb      	bpl.n	8006e28 <_printf_i+0x190>
 8006e30:	8019      	strh	r1, [r3, #0]
 8006e32:	2300      	movs	r3, #0
 8006e34:	9d03      	ldr	r5, [sp, #12]
 8006e36:	6123      	str	r3, [r4, #16]
 8006e38:	e7bf      	b.n	8006dba <_printf_i+0x122>
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	1d11      	adds	r1, r2, #4
 8006e3e:	6019      	str	r1, [r3, #0]
 8006e40:	6815      	ldr	r5, [r2, #0]
 8006e42:	2100      	movs	r1, #0
 8006e44:	0028      	movs	r0, r5
 8006e46:	6862      	ldr	r2, [r4, #4]
 8006e48:	f000 f986 	bl	8007158 <memchr>
 8006e4c:	2800      	cmp	r0, #0
 8006e4e:	d001      	beq.n	8006e54 <_printf_i+0x1bc>
 8006e50:	1b40      	subs	r0, r0, r5
 8006e52:	6060      	str	r0, [r4, #4]
 8006e54:	6863      	ldr	r3, [r4, #4]
 8006e56:	6123      	str	r3, [r4, #16]
 8006e58:	2300      	movs	r3, #0
 8006e5a:	9a03      	ldr	r2, [sp, #12]
 8006e5c:	7013      	strb	r3, [r2, #0]
 8006e5e:	e7ac      	b.n	8006dba <_printf_i+0x122>
 8006e60:	002a      	movs	r2, r5
 8006e62:	6923      	ldr	r3, [r4, #16]
 8006e64:	9906      	ldr	r1, [sp, #24]
 8006e66:	9805      	ldr	r0, [sp, #20]
 8006e68:	9d07      	ldr	r5, [sp, #28]
 8006e6a:	47a8      	blx	r5
 8006e6c:	3001      	adds	r0, #1
 8006e6e:	d0ae      	beq.n	8006dce <_printf_i+0x136>
 8006e70:	6823      	ldr	r3, [r4, #0]
 8006e72:	079b      	lsls	r3, r3, #30
 8006e74:	d415      	bmi.n	8006ea2 <_printf_i+0x20a>
 8006e76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e78:	68e0      	ldr	r0, [r4, #12]
 8006e7a:	4298      	cmp	r0, r3
 8006e7c:	daa9      	bge.n	8006dd2 <_printf_i+0x13a>
 8006e7e:	0018      	movs	r0, r3
 8006e80:	e7a7      	b.n	8006dd2 <_printf_i+0x13a>
 8006e82:	0022      	movs	r2, r4
 8006e84:	2301      	movs	r3, #1
 8006e86:	9906      	ldr	r1, [sp, #24]
 8006e88:	9805      	ldr	r0, [sp, #20]
 8006e8a:	9e07      	ldr	r6, [sp, #28]
 8006e8c:	3219      	adds	r2, #25
 8006e8e:	47b0      	blx	r6
 8006e90:	3001      	adds	r0, #1
 8006e92:	d09c      	beq.n	8006dce <_printf_i+0x136>
 8006e94:	3501      	adds	r5, #1
 8006e96:	68e3      	ldr	r3, [r4, #12]
 8006e98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e9a:	1a9b      	subs	r3, r3, r2
 8006e9c:	42ab      	cmp	r3, r5
 8006e9e:	dcf0      	bgt.n	8006e82 <_printf_i+0x1ea>
 8006ea0:	e7e9      	b.n	8006e76 <_printf_i+0x1de>
 8006ea2:	2500      	movs	r5, #0
 8006ea4:	e7f7      	b.n	8006e96 <_printf_i+0x1fe>
 8006ea6:	46c0      	nop			@ (mov r8, r8)
 8006ea8:	080072f5 	.word	0x080072f5
 8006eac:	08007306 	.word	0x08007306

08006eb0 <__sflush_r>:
 8006eb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006eb2:	220c      	movs	r2, #12
 8006eb4:	5e8b      	ldrsh	r3, [r1, r2]
 8006eb6:	0005      	movs	r5, r0
 8006eb8:	000c      	movs	r4, r1
 8006eba:	071a      	lsls	r2, r3, #28
 8006ebc:	d456      	bmi.n	8006f6c <__sflush_r+0xbc>
 8006ebe:	684a      	ldr	r2, [r1, #4]
 8006ec0:	2a00      	cmp	r2, #0
 8006ec2:	dc02      	bgt.n	8006eca <__sflush_r+0x1a>
 8006ec4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8006ec6:	2a00      	cmp	r2, #0
 8006ec8:	dd4e      	ble.n	8006f68 <__sflush_r+0xb8>
 8006eca:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006ecc:	2f00      	cmp	r7, #0
 8006ece:	d04b      	beq.n	8006f68 <__sflush_r+0xb8>
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	2080      	movs	r0, #128	@ 0x80
 8006ed4:	682e      	ldr	r6, [r5, #0]
 8006ed6:	602a      	str	r2, [r5, #0]
 8006ed8:	001a      	movs	r2, r3
 8006eda:	0140      	lsls	r0, r0, #5
 8006edc:	6a21      	ldr	r1, [r4, #32]
 8006ede:	4002      	ands	r2, r0
 8006ee0:	4203      	tst	r3, r0
 8006ee2:	d033      	beq.n	8006f4c <__sflush_r+0x9c>
 8006ee4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006ee6:	89a3      	ldrh	r3, [r4, #12]
 8006ee8:	075b      	lsls	r3, r3, #29
 8006eea:	d506      	bpl.n	8006efa <__sflush_r+0x4a>
 8006eec:	6863      	ldr	r3, [r4, #4]
 8006eee:	1ad2      	subs	r2, r2, r3
 8006ef0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d001      	beq.n	8006efa <__sflush_r+0x4a>
 8006ef6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006ef8:	1ad2      	subs	r2, r2, r3
 8006efa:	2300      	movs	r3, #0
 8006efc:	0028      	movs	r0, r5
 8006efe:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006f00:	6a21      	ldr	r1, [r4, #32]
 8006f02:	47b8      	blx	r7
 8006f04:	89a2      	ldrh	r2, [r4, #12]
 8006f06:	1c43      	adds	r3, r0, #1
 8006f08:	d106      	bne.n	8006f18 <__sflush_r+0x68>
 8006f0a:	6829      	ldr	r1, [r5, #0]
 8006f0c:	291d      	cmp	r1, #29
 8006f0e:	d846      	bhi.n	8006f9e <__sflush_r+0xee>
 8006f10:	4b29      	ldr	r3, [pc, #164]	@ (8006fb8 <__sflush_r+0x108>)
 8006f12:	40cb      	lsrs	r3, r1
 8006f14:	07db      	lsls	r3, r3, #31
 8006f16:	d542      	bpl.n	8006f9e <__sflush_r+0xee>
 8006f18:	2300      	movs	r3, #0
 8006f1a:	6063      	str	r3, [r4, #4]
 8006f1c:	6923      	ldr	r3, [r4, #16]
 8006f1e:	6023      	str	r3, [r4, #0]
 8006f20:	04d2      	lsls	r2, r2, #19
 8006f22:	d505      	bpl.n	8006f30 <__sflush_r+0x80>
 8006f24:	1c43      	adds	r3, r0, #1
 8006f26:	d102      	bne.n	8006f2e <__sflush_r+0x7e>
 8006f28:	682b      	ldr	r3, [r5, #0]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d100      	bne.n	8006f30 <__sflush_r+0x80>
 8006f2e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006f30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f32:	602e      	str	r6, [r5, #0]
 8006f34:	2900      	cmp	r1, #0
 8006f36:	d017      	beq.n	8006f68 <__sflush_r+0xb8>
 8006f38:	0023      	movs	r3, r4
 8006f3a:	3344      	adds	r3, #68	@ 0x44
 8006f3c:	4299      	cmp	r1, r3
 8006f3e:	d002      	beq.n	8006f46 <__sflush_r+0x96>
 8006f40:	0028      	movs	r0, r5
 8006f42:	f7ff fbf9 	bl	8006738 <_free_r>
 8006f46:	2300      	movs	r3, #0
 8006f48:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f4a:	e00d      	b.n	8006f68 <__sflush_r+0xb8>
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	0028      	movs	r0, r5
 8006f50:	47b8      	blx	r7
 8006f52:	0002      	movs	r2, r0
 8006f54:	1c43      	adds	r3, r0, #1
 8006f56:	d1c6      	bne.n	8006ee6 <__sflush_r+0x36>
 8006f58:	682b      	ldr	r3, [r5, #0]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d0c3      	beq.n	8006ee6 <__sflush_r+0x36>
 8006f5e:	2b1d      	cmp	r3, #29
 8006f60:	d001      	beq.n	8006f66 <__sflush_r+0xb6>
 8006f62:	2b16      	cmp	r3, #22
 8006f64:	d11a      	bne.n	8006f9c <__sflush_r+0xec>
 8006f66:	602e      	str	r6, [r5, #0]
 8006f68:	2000      	movs	r0, #0
 8006f6a:	e01e      	b.n	8006faa <__sflush_r+0xfa>
 8006f6c:	690e      	ldr	r6, [r1, #16]
 8006f6e:	2e00      	cmp	r6, #0
 8006f70:	d0fa      	beq.n	8006f68 <__sflush_r+0xb8>
 8006f72:	680f      	ldr	r7, [r1, #0]
 8006f74:	600e      	str	r6, [r1, #0]
 8006f76:	1bba      	subs	r2, r7, r6
 8006f78:	9201      	str	r2, [sp, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	079b      	lsls	r3, r3, #30
 8006f7e:	d100      	bne.n	8006f82 <__sflush_r+0xd2>
 8006f80:	694a      	ldr	r2, [r1, #20]
 8006f82:	60a2      	str	r2, [r4, #8]
 8006f84:	9b01      	ldr	r3, [sp, #4]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	ddee      	ble.n	8006f68 <__sflush_r+0xb8>
 8006f8a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006f8c:	0032      	movs	r2, r6
 8006f8e:	001f      	movs	r7, r3
 8006f90:	0028      	movs	r0, r5
 8006f92:	9b01      	ldr	r3, [sp, #4]
 8006f94:	6a21      	ldr	r1, [r4, #32]
 8006f96:	47b8      	blx	r7
 8006f98:	2800      	cmp	r0, #0
 8006f9a:	dc07      	bgt.n	8006fac <__sflush_r+0xfc>
 8006f9c:	89a2      	ldrh	r2, [r4, #12]
 8006f9e:	2340      	movs	r3, #64	@ 0x40
 8006fa0:	2001      	movs	r0, #1
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	b21b      	sxth	r3, r3
 8006fa6:	81a3      	strh	r3, [r4, #12]
 8006fa8:	4240      	negs	r0, r0
 8006faa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006fac:	9b01      	ldr	r3, [sp, #4]
 8006fae:	1836      	adds	r6, r6, r0
 8006fb0:	1a1b      	subs	r3, r3, r0
 8006fb2:	9301      	str	r3, [sp, #4]
 8006fb4:	e7e6      	b.n	8006f84 <__sflush_r+0xd4>
 8006fb6:	46c0      	nop			@ (mov r8, r8)
 8006fb8:	20400001 	.word	0x20400001

08006fbc <_fflush_r>:
 8006fbc:	690b      	ldr	r3, [r1, #16]
 8006fbe:	b570      	push	{r4, r5, r6, lr}
 8006fc0:	0005      	movs	r5, r0
 8006fc2:	000c      	movs	r4, r1
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d102      	bne.n	8006fce <_fflush_r+0x12>
 8006fc8:	2500      	movs	r5, #0
 8006fca:	0028      	movs	r0, r5
 8006fcc:	bd70      	pop	{r4, r5, r6, pc}
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	d004      	beq.n	8006fdc <_fflush_r+0x20>
 8006fd2:	6a03      	ldr	r3, [r0, #32]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d101      	bne.n	8006fdc <_fflush_r+0x20>
 8006fd8:	f7ff f99a 	bl	8006310 <__sinit>
 8006fdc:	220c      	movs	r2, #12
 8006fde:	5ea3      	ldrsh	r3, [r4, r2]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d0f1      	beq.n	8006fc8 <_fflush_r+0xc>
 8006fe4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006fe6:	07d2      	lsls	r2, r2, #31
 8006fe8:	d404      	bmi.n	8006ff4 <_fflush_r+0x38>
 8006fea:	059b      	lsls	r3, r3, #22
 8006fec:	d402      	bmi.n	8006ff4 <_fflush_r+0x38>
 8006fee:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ff0:	f7ff fb9f 	bl	8006732 <__retarget_lock_acquire_recursive>
 8006ff4:	0028      	movs	r0, r5
 8006ff6:	0021      	movs	r1, r4
 8006ff8:	f7ff ff5a 	bl	8006eb0 <__sflush_r>
 8006ffc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ffe:	0005      	movs	r5, r0
 8007000:	07db      	lsls	r3, r3, #31
 8007002:	d4e2      	bmi.n	8006fca <_fflush_r+0xe>
 8007004:	89a3      	ldrh	r3, [r4, #12]
 8007006:	059b      	lsls	r3, r3, #22
 8007008:	d4df      	bmi.n	8006fca <_fflush_r+0xe>
 800700a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800700c:	f7ff fb92 	bl	8006734 <__retarget_lock_release_recursive>
 8007010:	e7db      	b.n	8006fca <_fflush_r+0xe>
	...

08007014 <__swhatbuf_r>:
 8007014:	b570      	push	{r4, r5, r6, lr}
 8007016:	000e      	movs	r6, r1
 8007018:	001d      	movs	r5, r3
 800701a:	230e      	movs	r3, #14
 800701c:	5ec9      	ldrsh	r1, [r1, r3]
 800701e:	0014      	movs	r4, r2
 8007020:	b096      	sub	sp, #88	@ 0x58
 8007022:	2900      	cmp	r1, #0
 8007024:	da0c      	bge.n	8007040 <__swhatbuf_r+0x2c>
 8007026:	89b2      	ldrh	r2, [r6, #12]
 8007028:	2380      	movs	r3, #128	@ 0x80
 800702a:	0011      	movs	r1, r2
 800702c:	4019      	ands	r1, r3
 800702e:	421a      	tst	r2, r3
 8007030:	d114      	bne.n	800705c <__swhatbuf_r+0x48>
 8007032:	2380      	movs	r3, #128	@ 0x80
 8007034:	00db      	lsls	r3, r3, #3
 8007036:	2000      	movs	r0, #0
 8007038:	6029      	str	r1, [r5, #0]
 800703a:	6023      	str	r3, [r4, #0]
 800703c:	b016      	add	sp, #88	@ 0x58
 800703e:	bd70      	pop	{r4, r5, r6, pc}
 8007040:	466a      	mov	r2, sp
 8007042:	f000 f853 	bl	80070ec <_fstat_r>
 8007046:	2800      	cmp	r0, #0
 8007048:	dbed      	blt.n	8007026 <__swhatbuf_r+0x12>
 800704a:	23f0      	movs	r3, #240	@ 0xf0
 800704c:	9901      	ldr	r1, [sp, #4]
 800704e:	021b      	lsls	r3, r3, #8
 8007050:	4019      	ands	r1, r3
 8007052:	4b04      	ldr	r3, [pc, #16]	@ (8007064 <__swhatbuf_r+0x50>)
 8007054:	18c9      	adds	r1, r1, r3
 8007056:	424b      	negs	r3, r1
 8007058:	4159      	adcs	r1, r3
 800705a:	e7ea      	b.n	8007032 <__swhatbuf_r+0x1e>
 800705c:	2100      	movs	r1, #0
 800705e:	2340      	movs	r3, #64	@ 0x40
 8007060:	e7e9      	b.n	8007036 <__swhatbuf_r+0x22>
 8007062:	46c0      	nop			@ (mov r8, r8)
 8007064:	ffffe000 	.word	0xffffe000

08007068 <__smakebuf_r>:
 8007068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800706a:	2602      	movs	r6, #2
 800706c:	898b      	ldrh	r3, [r1, #12]
 800706e:	0005      	movs	r5, r0
 8007070:	000c      	movs	r4, r1
 8007072:	b085      	sub	sp, #20
 8007074:	4233      	tst	r3, r6
 8007076:	d007      	beq.n	8007088 <__smakebuf_r+0x20>
 8007078:	0023      	movs	r3, r4
 800707a:	3347      	adds	r3, #71	@ 0x47
 800707c:	6023      	str	r3, [r4, #0]
 800707e:	6123      	str	r3, [r4, #16]
 8007080:	2301      	movs	r3, #1
 8007082:	6163      	str	r3, [r4, #20]
 8007084:	b005      	add	sp, #20
 8007086:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007088:	ab03      	add	r3, sp, #12
 800708a:	aa02      	add	r2, sp, #8
 800708c:	f7ff ffc2 	bl	8007014 <__swhatbuf_r>
 8007090:	9f02      	ldr	r7, [sp, #8]
 8007092:	9001      	str	r0, [sp, #4]
 8007094:	0039      	movs	r1, r7
 8007096:	0028      	movs	r0, r5
 8007098:	f7ff fbba 	bl	8006810 <_malloc_r>
 800709c:	2800      	cmp	r0, #0
 800709e:	d108      	bne.n	80070b2 <__smakebuf_r+0x4a>
 80070a0:	220c      	movs	r2, #12
 80070a2:	5ea3      	ldrsh	r3, [r4, r2]
 80070a4:	059a      	lsls	r2, r3, #22
 80070a6:	d4ed      	bmi.n	8007084 <__smakebuf_r+0x1c>
 80070a8:	2203      	movs	r2, #3
 80070aa:	4393      	bics	r3, r2
 80070ac:	431e      	orrs	r6, r3
 80070ae:	81a6      	strh	r6, [r4, #12]
 80070b0:	e7e2      	b.n	8007078 <__smakebuf_r+0x10>
 80070b2:	2380      	movs	r3, #128	@ 0x80
 80070b4:	89a2      	ldrh	r2, [r4, #12]
 80070b6:	6020      	str	r0, [r4, #0]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	81a3      	strh	r3, [r4, #12]
 80070bc:	9b03      	ldr	r3, [sp, #12]
 80070be:	6120      	str	r0, [r4, #16]
 80070c0:	6167      	str	r7, [r4, #20]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d00c      	beq.n	80070e0 <__smakebuf_r+0x78>
 80070c6:	0028      	movs	r0, r5
 80070c8:	230e      	movs	r3, #14
 80070ca:	5ee1      	ldrsh	r1, [r4, r3]
 80070cc:	f000 f820 	bl	8007110 <_isatty_r>
 80070d0:	2800      	cmp	r0, #0
 80070d2:	d005      	beq.n	80070e0 <__smakebuf_r+0x78>
 80070d4:	2303      	movs	r3, #3
 80070d6:	89a2      	ldrh	r2, [r4, #12]
 80070d8:	439a      	bics	r2, r3
 80070da:	3b02      	subs	r3, #2
 80070dc:	4313      	orrs	r3, r2
 80070de:	81a3      	strh	r3, [r4, #12]
 80070e0:	89a3      	ldrh	r3, [r4, #12]
 80070e2:	9a01      	ldr	r2, [sp, #4]
 80070e4:	4313      	orrs	r3, r2
 80070e6:	81a3      	strh	r3, [r4, #12]
 80070e8:	e7cc      	b.n	8007084 <__smakebuf_r+0x1c>
	...

080070ec <_fstat_r>:
 80070ec:	2300      	movs	r3, #0
 80070ee:	b570      	push	{r4, r5, r6, lr}
 80070f0:	4d06      	ldr	r5, [pc, #24]	@ (800710c <_fstat_r+0x20>)
 80070f2:	0004      	movs	r4, r0
 80070f4:	0008      	movs	r0, r1
 80070f6:	0011      	movs	r1, r2
 80070f8:	602b      	str	r3, [r5, #0]
 80070fa:	f7fa fb1a 	bl	8001732 <_fstat>
 80070fe:	1c43      	adds	r3, r0, #1
 8007100:	d103      	bne.n	800710a <_fstat_r+0x1e>
 8007102:	682b      	ldr	r3, [r5, #0]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d000      	beq.n	800710a <_fstat_r+0x1e>
 8007108:	6023      	str	r3, [r4, #0]
 800710a:	bd70      	pop	{r4, r5, r6, pc}
 800710c:	200003c8 	.word	0x200003c8

08007110 <_isatty_r>:
 8007110:	2300      	movs	r3, #0
 8007112:	b570      	push	{r4, r5, r6, lr}
 8007114:	4d06      	ldr	r5, [pc, #24]	@ (8007130 <_isatty_r+0x20>)
 8007116:	0004      	movs	r4, r0
 8007118:	0008      	movs	r0, r1
 800711a:	602b      	str	r3, [r5, #0]
 800711c:	f7fa fb17 	bl	800174e <_isatty>
 8007120:	1c43      	adds	r3, r0, #1
 8007122:	d103      	bne.n	800712c <_isatty_r+0x1c>
 8007124:	682b      	ldr	r3, [r5, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d000      	beq.n	800712c <_isatty_r+0x1c>
 800712a:	6023      	str	r3, [r4, #0]
 800712c:	bd70      	pop	{r4, r5, r6, pc}
 800712e:	46c0      	nop			@ (mov r8, r8)
 8007130:	200003c8 	.word	0x200003c8

08007134 <_sbrk_r>:
 8007134:	2300      	movs	r3, #0
 8007136:	b570      	push	{r4, r5, r6, lr}
 8007138:	4d06      	ldr	r5, [pc, #24]	@ (8007154 <_sbrk_r+0x20>)
 800713a:	0004      	movs	r4, r0
 800713c:	0008      	movs	r0, r1
 800713e:	602b      	str	r3, [r5, #0]
 8007140:	f7fa fb1a 	bl	8001778 <_sbrk>
 8007144:	1c43      	adds	r3, r0, #1
 8007146:	d103      	bne.n	8007150 <_sbrk_r+0x1c>
 8007148:	682b      	ldr	r3, [r5, #0]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d000      	beq.n	8007150 <_sbrk_r+0x1c>
 800714e:	6023      	str	r3, [r4, #0]
 8007150:	bd70      	pop	{r4, r5, r6, pc}
 8007152:	46c0      	nop			@ (mov r8, r8)
 8007154:	200003c8 	.word	0x200003c8

08007158 <memchr>:
 8007158:	b2c9      	uxtb	r1, r1
 800715a:	1882      	adds	r2, r0, r2
 800715c:	4290      	cmp	r0, r2
 800715e:	d101      	bne.n	8007164 <memchr+0xc>
 8007160:	2000      	movs	r0, #0
 8007162:	4770      	bx	lr
 8007164:	7803      	ldrb	r3, [r0, #0]
 8007166:	428b      	cmp	r3, r1
 8007168:	d0fb      	beq.n	8007162 <memchr+0xa>
 800716a:	3001      	adds	r0, #1
 800716c:	e7f6      	b.n	800715c <memchr+0x4>
	...

08007170 <_init>:
 8007170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007172:	46c0      	nop			@ (mov r8, r8)
 8007174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007176:	bc08      	pop	{r3}
 8007178:	469e      	mov	lr, r3
 800717a:	4770      	bx	lr

0800717c <_fini>:
 800717c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800717e:	46c0      	nop			@ (mov r8, r8)
 8007180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007182:	bc08      	pop	{r3}
 8007184:	469e      	mov	lr, r3
 8007186:	4770      	bx	lr
