# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"test_sim_func_synth.v" \
"../../../../../../vivado-tutorial-master/vivado_tutorial.srcs/sim_1/new/test_sim.v" \

# Do not sort compile order
nosort
