Expected integral \(non-'real'\) input to
Output port connection '[A-z]+' connects real to non-real
Wire inputs its own output, creating circular logic
Variable has same name as instance
Instance has the same name as port
Variable has same name as CELLINLINE
Operator ASSIGNW expected non-complex non-double Assign RHS in width check
Input port connection '[A-z]+' expected non-complex non-double pin connection in width check
Unsupported tristate port expression: VARREF '__Vcellinpt__
Unsupported tristate construct: INITITEM

Settle region did not converge
