# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../assign_2_board.srcs/sources_1/imports/sources_1/new/fsm.v" \
"../../../../assign_2_board.srcs/sources_1/imports/sources_1/new/sequencer.v" \
"../../../../assign_2_board.srcs/sources_1/imports/sources_1/imports/new/shiftreg.v" \
"../../../../assign_2_board.srcs/sim_1/imports/new/sequencer_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
