<html><body><samp><pre>
<!@TC:1519962126>
#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 7 6.1
#Hostname: EE139PC18

# Thu Mar 01 22:42:06 2018

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1519962127> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016</a>
@N: : <!@TM:1519962127> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: : <!@TM:1519962127> | : Running Verilog Compiler in System Verilog mode 
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\proasic3e.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\PID Project\SPI_recieveer\hdl\spi_clk.v" (library work)
@I::"C:\PID Project\SPI_recieveer\hdl\spi_ctl.v" (library work)
@I::"C:\PID Project\SPI_recieveer\hdl\spi_pts.v" (library work)
@I::"C:\PID Project\SPI_recieveer\hdl\spi_stp.v" (library work)
@I::"C:\PID Project\SPI_recieveer\hdl\spi_rx.v" (library work)
Verilog syntax check successful!
Selecting top level module spi_rx
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\PID Project\SPI_recieveer\hdl\spi_clk.v:21:7:21:14:@N:CG364:@XP_MSG">spi_clk.v(21)</a><!@TM:1519962127> | Synthesizing module spi_clk in library work.

	DIVIDER=32'b00000000000000000000000000010100
   Generated name = spi_clk_20s

<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\PID Project\SPI_recieveer\hdl\spi_clk.v:30:0:30:6:@W:CL271:@XP_MSG">spi_clk.v(30)</a><!@TM:1519962127> | Pruning unused bits 5 to 1 of cur_clk[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\PID Project\SPI_recieveer\hdl\spi_ctl.v:21:7:21:14:@N:CG364:@XP_MSG">spi_ctl.v(21)</a><!@TM:1519962127> | Synthesizing module spi_ctl in library work.

	ADC_WIDTH=32'b00000000000000000000000000001000
	NUM_CHANNELS=32'b00000000000000000000000000000001
   Generated name = spi_ctl_8s_1s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\PID Project\SPI_recieveer\hdl\spi_pts.v:21:7:21:14:@N:CG364:@XP_MSG">spi_pts.v(21)</a><!@TM:1519962127> | Synthesizing module spi_pts in library work.

	CHAN_WIDTH=32'b00000000000000000000000000000101
   Generated name = spi_pts_5s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\PID Project\SPI_recieveer\hdl\spi_stp.v:21:7:21:14:@N:CG364:@XP_MSG">spi_stp.v(21)</a><!@TM:1519962127> | Synthesizing module spi_stp in library work.

	ADC_WIDTH=32'b00000000000000000000000000001000
   Generated name = spi_stp_8s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\PID Project\SPI_recieveer\hdl\spi_rx.v:21:7:21:13:@N:CG364:@XP_MSG">spi_rx.v(21)</a><!@TM:1519962127> | Synthesizing module spi_rx in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 01 22:42:06 2018

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1519962127> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 01 22:42:07 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 01 22:42:07 2018

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1519962128> | Running in 64-bit mode 
Options changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Mar 01 22:42:08 2018

###########################################################]
Pre-mapping Report

# Thu Mar 01 22:42:08 2018

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1519962128> | No constraint file specified. 
@L: C:\PID Project\SPI_recieveer\synthesis\spi_rx_scck.rpt 
Printing clock  summary report in "C:\PID Project\SPI_recieveer\synthesis\spi_rx_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1519962128> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1519962128> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                     Requested     Requested     Clock        Clock                   Clock
Clock                                     Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------
spi_clk_20s|cur_clk_inferred_clock[0]     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     30   
spi_rx|clk                                100.0 MHz     10.000        inferred     Inferred_clkgroup_1     7    
================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\pid project\spi_recieveer\hdl\spi_ctl.v:39:0:39:6:@W:MT530:@XP_MSG">spi_ctl.v(39)</a><!@TM:1519962128> | Found inferred clock spi_clk_20s|cur_clk_inferred_clock[0] which controls 30 sequential elements including SPICTL.cnt[15:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\pid project\spi_recieveer\hdl\spi_clk.v:30:0:30:6:@W:MT530:@XP_MSG">spi_clk.v(30)</a><!@TM:1519962128> | Found inferred clock spi_rx|clk which controls 7 sequential elements including SPICLK.counter[5:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1519962128> | Writing default property annotation file C:\PID Project\SPI_recieveer\synthesis\spi_rx.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 23MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 01 22:42:08 2018

###########################################################]
Map & Optimize Report

# Thu Mar 01 22:42:08 2018

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1519962129> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1519962129> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\pid project\spi_recieveer\hdl\spi_clk.v:39:17:39:27:@N:MF238:@XP_MSG">spi_clk.v(39)</a><!@TM:1519962129> | Found 6-bit incrementor, 'un3_counter[5:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\pid project\spi_recieveer\hdl\spi_ctl.v:47:15:47:23:@N:MF238:@XP_MSG">spi_ctl.v(47)</a><!@TM:1519962129> | Found 16-bit incrementor, 'un2_cnt[15:0]'

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pid project\spi_recieveer\hdl\spi_pts.v:34:0:34:6:@W:MO160:@XP_MSG">spi_pts.v(34)</a><!@TM:1519962129> | Register bit PTS.sr[0] (in view view:work.spi_rx(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pid project\spi_recieveer\hdl\spi_pts.v:34:0:34:6:@W:MO160:@XP_MSG">spi_pts.v(34)</a><!@TM:1519962129> | Register bit PTS.sr[1] (in view view:work.spi_rx(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\pid project\spi_recieveer\hdl\spi_pts.v:34:0:34:6:@W:MO160:@XP_MSG">spi_pts.v(34)</a><!@TM:1519962129> | Register bit PTS.sr[2] (in view view:work.spi_rx(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name     Fanout, notes                 
-------------------------------------------------------------
n_rst_pad / Y                  34 : 34 asynchronous set/reset
=============================================================


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

Buffering n_rst_c, fanout 34 segments 2

Added 1 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 instances converted, 27 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
<a href="@|S:clk@|E:SPICLK.counter[5]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       clk                 port                   7          SPICLK.counter[5]
=========================================================================================
======================================================================= Gated/Generated Clocks =======================================================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance     Explanation                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:SPICLK.cur_clk[0]@|E:STP.sr[7]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       SPICLK.cur_clk[0]     DFN1C0                 27         STP.sr[7]           No generated or derived clock directive on output of sequential instance
======================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

Writing Analyst data base C:\PID Project\SPI_recieveer\synthesis\synwork\spi_rx_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

Writing EDIF Netlist and constraint files
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1519962129> | Found inferred clock spi_rx|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1519962129> | Found inferred clock spi_clk_20s|cur_clk_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:SPICLK.cur_clk[0]"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Mar 01 22:42:09 2018
#


Top view:               spi_rx
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3e
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1519962129> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1519962129> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -2.696

                                          Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                            Frequency     Frequency     Period        Period        Slack      Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------
spi_clk_20s|cur_clk_inferred_clock[0]     100.0 MHz     65.0 MHz      10.000        15.391        -2.696     inferred     Inferred_clkgroup_0
spi_rx|clk                                100.0 MHz     162.6 MHz     10.000        6.149         3.851      inferred     Inferred_clkgroup_1
=============================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack  |  constraint  slack  |  constraint  slack   |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_clk_20s|cur_clk_inferred_clock[0]  spi_clk_20s|cur_clk_inferred_clock[0]  |  10.000      1.667  |  10.000      8.248  |  5.000       -2.696  |  No paths    -    
spi_rx|clk                             spi_rx|clk                             |  10.000      3.851  |  No paths    -      |  No paths    -       |  No paths    -    
=====================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: spi_clk_20s|cur_clk_inferred_clock[0]</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                   Starting                                                                 Arrival           
Instance           Reference                                 Type       Pin     Net         Time        Slack 
                   Clock                                                                                      
--------------------------------------------------------------------------------------------------------------
SPICTL.cnt[7]      spi_clk_20s|cur_clk_inferred_clock[0]     DFN1C0     Q       cnt[7]      0.737       -2.696
SPICTL.cnt[14]     spi_clk_20s|cur_clk_inferred_clock[0]     DFN1C0     Q       cnt[14]     0.737       -2.179
SPICTL.cnt[1]      spi_clk_20s|cur_clk_inferred_clock[0]     DFN1C0     Q       cnt[1]      0.737       -2.166
SPICTL.cnt[2]      spi_clk_20s|cur_clk_inferred_clock[0]     DFN1C0     Q       cnt[2]      0.737       -2.042
SPICTL.cnt[3]      spi_clk_20s|cur_clk_inferred_clock[0]     DFN1C0     Q       cnt[3]      0.737       -1.924
SPICTL.cnt[4]      spi_clk_20s|cur_clk_inferred_clock[0]     DFN1C0     Q       cnt[4]      0.737       -1.780
SPICTL.cnt[9]      spi_clk_20s|cur_clk_inferred_clock[0]     DFN1C0     Q       cnt[9]      0.737       -1.681
SPICTL.cnt[13]     spi_clk_20s|cur_clk_inferred_clock[0]     DFN1C0     Q       cnt[13]     0.737       -1.669
SPICTL.cnt[6]      spi_clk_20s|cur_clk_inferred_clock[0]     DFN1C0     Q       cnt[6]      0.737       -1.665
SPICTL.cnt[8]      spi_clk_20s|cur_clk_inferred_clock[0]     DFN1C0     Q       cnt[8]      0.737       -1.641
==============================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                   Starting                                                                Required           
Instance           Reference                                 Type         Pin     Net      Time         Slack 
                   Clock                                                                                      
--------------------------------------------------------------------------------------------------------------
STP.sr[0]          spi_clk_20s|cur_clk_inferred_clock[0]     DFN0E0C0     E       N_5      4.392        -2.696
STP.sr[1]          spi_clk_20s|cur_clk_inferred_clock[0]     DFN0E0C0     E       N_5      4.392        -2.696
STP.sr[2]          spi_clk_20s|cur_clk_inferred_clock[0]     DFN0E0C0     E       N_5      4.392        -2.696
STP.sr[3]          spi_clk_20s|cur_clk_inferred_clock[0]     DFN0E0C0     E       N_5      4.392        -2.696
STP.sr[4]          spi_clk_20s|cur_clk_inferred_clock[0]     DFN0E0C0     E       N_5      4.392        -2.696
STP.sr[5]          spi_clk_20s|cur_clk_inferred_clock[0]     DFN0E0C0     E       N_5      4.392        -2.696
STP.sr[6]          spi_clk_20s|cur_clk_inferred_clock[0]     DFN0E0C0     E       N_5      4.392        -2.696
STP.sr[7]          spi_clk_20s|cur_clk_inferred_clock[0]     DFN0E0C0     E       N_5      4.392        -2.696
SPICTL.cnt[12]     spi_clk_20s|cur_clk_inferred_clock[0]     DFN1C0       D       I_35     9.461        1.667 
SPICTL.cnt[11]     spi_clk_20s|cur_clk_inferred_clock[0]     DFN1C0       D       I_32     9.461        1.830 
==============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\PID Project\SPI_recieveer\synthesis\spi_rx.srr:srsfC:\PID Project\SPI_recieveer\synthesis\spi_rx.srs:fp:23151:24531:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.392

    - Propagation time:                      7.087
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.696

    Number of logic level(s):                4
    Starting point:                          SPICTL.cnt[7] / Q
    Ending point:                            STP.sr[0] / E
    The start point is clocked by            spi_clk_20s|cur_clk_inferred_clock[0] [rising] on pin CLK
    The end   point is clocked by            spi_clk_20s|cur_clk_inferred_clock[0] [falling] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
SPICTL.cnt[7]               DFN1C0       Q        Out     0.737     0.737       -         
cnt[7]                      Net          -        -       1.184     -           4         
SPICTL.cnt_RNIG2TQ[14]      NOR2         B        In      -         1.921       -         
SPICTL.cnt_RNIG2TQ[14]      NOR2         Y        Out     0.646     2.567       -         
next_state8_0_a2_0_9_1      Net          -        -       0.322     -           1         
SPICTL.cnt_RNIC0LM1[15]     NOR3A        A        In      -         2.889       -         
SPICTL.cnt_RNIC0LM1[15]     NOR3A        Y        Out     0.664     3.552       -         
next_state8_0_a2_0_9_4      Net          -        -       0.322     -           1         
SPICTL.cnt_RNI4TEC3[5]      NOR3C        C        In      -         3.874       -         
SPICTL.cnt_RNI4TEC3[5]      NOR3C        Y        Out     0.666     4.540       -         
next_state8_0_a2_0_9        Net          -        -       0.386     -           2         
SPICTL.state_RNIMD796       AO1B         B        In      -         4.925       -         
SPICTL.state_RNIMD796       AO1B         Y        Out     0.454     5.379       -         
N_5                         Net          -        -       1.708     -           10        
STP.sr[0]                   DFN0E0C0     E        In      -         7.087       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.696 is 3.775(49.1%) logic and 3.921(50.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.392

    - Propagation time:                      7.087
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.696

    Number of logic level(s):                4
    Starting point:                          SPICTL.cnt[7] / Q
    Ending point:                            STP.sr[7] / E
    The start point is clocked by            spi_clk_20s|cur_clk_inferred_clock[0] [rising] on pin CLK
    The end   point is clocked by            spi_clk_20s|cur_clk_inferred_clock[0] [falling] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
SPICTL.cnt[7]               DFN1C0       Q        Out     0.737     0.737       -         
cnt[7]                      Net          -        -       1.184     -           4         
SPICTL.cnt_RNIG2TQ[14]      NOR2         B        In      -         1.921       -         
SPICTL.cnt_RNIG2TQ[14]      NOR2         Y        Out     0.646     2.567       -         
next_state8_0_a2_0_9_1      Net          -        -       0.322     -           1         
SPICTL.cnt_RNIC0LM1[15]     NOR3A        A        In      -         2.889       -         
SPICTL.cnt_RNIC0LM1[15]     NOR3A        Y        Out     0.664     3.552       -         
next_state8_0_a2_0_9_4      Net          -        -       0.322     -           1         
SPICTL.cnt_RNI4TEC3[5]      NOR3C        C        In      -         3.874       -         
SPICTL.cnt_RNI4TEC3[5]      NOR3C        Y        Out     0.666     4.540       -         
next_state8_0_a2_0_9        Net          -        -       0.386     -           2         
SPICTL.state_RNIMD796       AO1B         B        In      -         4.925       -         
SPICTL.state_RNIMD796       AO1B         Y        Out     0.454     5.379       -         
N_5                         Net          -        -       1.708     -           10        
STP.sr[7]                   DFN0E0C0     E        In      -         7.087       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.696 is 3.775(49.1%) logic and 3.921(50.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.392

    - Propagation time:                      7.087
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.696

    Number of logic level(s):                4
    Starting point:                          SPICTL.cnt[7] / Q
    Ending point:                            STP.sr[6] / E
    The start point is clocked by            spi_clk_20s|cur_clk_inferred_clock[0] [rising] on pin CLK
    The end   point is clocked by            spi_clk_20s|cur_clk_inferred_clock[0] [falling] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
SPICTL.cnt[7]               DFN1C0       Q        Out     0.737     0.737       -         
cnt[7]                      Net          -        -       1.184     -           4         
SPICTL.cnt_RNIG2TQ[14]      NOR2         B        In      -         1.921       -         
SPICTL.cnt_RNIG2TQ[14]      NOR2         Y        Out     0.646     2.567       -         
next_state8_0_a2_0_9_1      Net          -        -       0.322     -           1         
SPICTL.cnt_RNIC0LM1[15]     NOR3A        A        In      -         2.889       -         
SPICTL.cnt_RNIC0LM1[15]     NOR3A        Y        Out     0.664     3.552       -         
next_state8_0_a2_0_9_4      Net          -        -       0.322     -           1         
SPICTL.cnt_RNI4TEC3[5]      NOR3C        C        In      -         3.874       -         
SPICTL.cnt_RNI4TEC3[5]      NOR3C        Y        Out     0.666     4.540       -         
next_state8_0_a2_0_9        Net          -        -       0.386     -           2         
SPICTL.state_RNIMD796       AO1B         B        In      -         4.925       -         
SPICTL.state_RNIMD796       AO1B         Y        Out     0.454     5.379       -         
N_5                         Net          -        -       1.708     -           10        
STP.sr[6]                   DFN0E0C0     E        In      -         7.087       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.696 is 3.775(49.1%) logic and 3.921(50.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.392

    - Propagation time:                      7.087
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.696

    Number of logic level(s):                4
    Starting point:                          SPICTL.cnt[7] / Q
    Ending point:                            STP.sr[5] / E
    The start point is clocked by            spi_clk_20s|cur_clk_inferred_clock[0] [rising] on pin CLK
    The end   point is clocked by            spi_clk_20s|cur_clk_inferred_clock[0] [falling] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
SPICTL.cnt[7]               DFN1C0       Q        Out     0.737     0.737       -         
cnt[7]                      Net          -        -       1.184     -           4         
SPICTL.cnt_RNIG2TQ[14]      NOR2         B        In      -         1.921       -         
SPICTL.cnt_RNIG2TQ[14]      NOR2         Y        Out     0.646     2.567       -         
next_state8_0_a2_0_9_1      Net          -        -       0.322     -           1         
SPICTL.cnt_RNIC0LM1[15]     NOR3A        A        In      -         2.889       -         
SPICTL.cnt_RNIC0LM1[15]     NOR3A        Y        Out     0.664     3.552       -         
next_state8_0_a2_0_9_4      Net          -        -       0.322     -           1         
SPICTL.cnt_RNI4TEC3[5]      NOR3C        C        In      -         3.874       -         
SPICTL.cnt_RNI4TEC3[5]      NOR3C        Y        Out     0.666     4.540       -         
next_state8_0_a2_0_9        Net          -        -       0.386     -           2         
SPICTL.state_RNIMD796       AO1B         B        In      -         4.925       -         
SPICTL.state_RNIMD796       AO1B         Y        Out     0.454     5.379       -         
N_5                         Net          -        -       1.708     -           10        
STP.sr[5]                   DFN0E0C0     E        In      -         7.087       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.696 is 3.775(49.1%) logic and 3.921(50.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.392

    - Propagation time:                      7.087
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.696

    Number of logic level(s):                4
    Starting point:                          SPICTL.cnt[7] / Q
    Ending point:                            STP.sr[4] / E
    The start point is clocked by            spi_clk_20s|cur_clk_inferred_clock[0] [rising] on pin CLK
    The end   point is clocked by            spi_clk_20s|cur_clk_inferred_clock[0] [falling] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
SPICTL.cnt[7]               DFN1C0       Q        Out     0.737     0.737       -         
cnt[7]                      Net          -        -       1.184     -           4         
SPICTL.cnt_RNIG2TQ[14]      NOR2         B        In      -         1.921       -         
SPICTL.cnt_RNIG2TQ[14]      NOR2         Y        Out     0.646     2.567       -         
next_state8_0_a2_0_9_1      Net          -        -       0.322     -           1         
SPICTL.cnt_RNIC0LM1[15]     NOR3A        A        In      -         2.889       -         
SPICTL.cnt_RNIC0LM1[15]     NOR3A        Y        Out     0.664     3.552       -         
next_state8_0_a2_0_9_4      Net          -        -       0.322     -           1         
SPICTL.cnt_RNI4TEC3[5]      NOR3C        C        In      -         3.874       -         
SPICTL.cnt_RNI4TEC3[5]      NOR3C        Y        Out     0.666     4.540       -         
next_state8_0_a2_0_9        Net          -        -       0.386     -           2         
SPICTL.state_RNIMD796       AO1B         B        In      -         4.925       -         
SPICTL.state_RNIMD796       AO1B         Y        Out     0.454     5.379       -         
N_5                         Net          -        -       1.708     -           10        
STP.sr[4]                   DFN0E0C0     E        In      -         7.087       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.696 is 3.775(49.1%) logic and 3.921(50.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: spi_rx|clk</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                           Arrival          
Instance              Reference      Type       Pin     Net              Time        Slack
                      Clock                                                               
------------------------------------------------------------------------------------------
SPICLK.counter[3]     spi_rx|clk     DFN1C0     Q       counter[3]       0.737       3.851
SPICLK.counter[0]     spi_rx|clk     DFN1C0     Q       counter[0]       0.737       3.973
SPICLK.counter[1]     spi_rx|clk     DFN1C0     Q       counter[1]       0.737       3.975
SPICLK.counter[2]     spi_rx|clk     DFN1C0     Q       counter[2]       0.737       3.990
SPICLK.counter[4]     spi_rx|clk     DFN1C0     Q       counter[4]       0.737       5.179
SPICLK.cur_clk[0]     spi_rx|clk     DFN1C0     Q       cur_clk_i[0]     0.737       5.335
SPICLK.counter[5]     spi_rx|clk     DFN1C0     Q       counter[5]       0.737       5.753
==========================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                             Required          
Instance              Reference      Type       Pin     Net                Time         Slack
                      Clock                                                                  
---------------------------------------------------------------------------------------------
SPICLK.cur_clk[0]     spi_rx|clk     DFN1C0     D       cur_clk_RNO[0]     9.461        3.851
SPICLK.counter[4]     spi_rx|clk     DFN1C0     D       counter_3[4]       9.461        3.973
SPICLK.counter[2]     spi_rx|clk     DFN1C0     D       counter_3[2]       9.427        4.150
SPICLK.counter[5]     spi_rx|clk     DFN1C0     D       I_14               9.461        4.856
SPICLK.counter[3]     spi_rx|clk     DFN1C0     D       I_9                9.461        5.706
SPICLK.counter[1]     spi_rx|clk     DFN1C0     D       I_5                9.461        6.187
SPICLK.counter[0]     spi_rx|clk     DFN1C0     D       I_4                9.461        6.472
=============================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\PID Project\SPI_recieveer\synthesis\spi_rx.srr:srsfC:\PID Project\SPI_recieveer\synthesis\spi_rx.srs:fp:39581:40685:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      5.610
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.851

    Number of logic level(s):                3
    Starting point:                          SPICLK.counter[3] / Q
    Ending point:                            SPICLK.cur_clk[0] / D
    The start point is clocked by            spi_rx|clk [rising] on pin CLK
    The end   point is clocked by            spi_rx|clk [rising] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                          Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
SPICLK.counter[3]             DFN1C0     Q        Out     0.737     0.737       -         
counter[3]                    Net        -        -       1.184     -           4         
SPICLK.counter_RNITIHB[2]     NOR2       B        In      -         1.921       -         
SPICLK.counter_RNITIHB[2]     NOR2       Y        Out     0.646     2.567       -         
cur_clk6_1                    Net        -        -       0.322     -           1         
SPICLK.counter_RNIU93N[5]     NOR3B      B        In      -         2.889       -         
SPICLK.counter_RNIU93N[5]     NOR3B      Y        Out     0.624     3.512       -         
cur_clk6_3                    Net        -        -       0.806     -           3         
SPICLK.cur_clk_RNO[0]         AX1C       B        In      -         4.319       -         
SPICLK.cur_clk_RNO[0]         AX1C       Y        Out     0.970     5.289       -         
cur_clk_RNO[0]                Net        -        -       0.322     -           1         
SPICLK.cur_clk[0]             DFN1C0     D        In      -         5.610       -         
==========================================================================================
Total path delay (propagation time + setup) of 6.149 is 3.516(57.2%) logic and 2.633(42.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 110MB)

--------------------------------------------------------------------------------
Target Part: A3PE1500_PQFP208_STD
<a name=cellReport21></a>Report for cell spi_rx.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2     3      1.0        3.0
              AND3    20      1.0       20.0
              AO1B     1      1.0        1.0
              AOI1     1      1.0        1.0
             AOI1B     2      1.0        2.0
              AX1C     1      1.0        1.0
              BUFF     1      1.0        1.0
               GND     5      0.0        0.0
               INV     2      1.0        2.0
              NOR2     6      1.0        6.0
             NOR2A     2      1.0        2.0
             NOR2B     9      1.0        9.0
             NOR3A     1      1.0        1.0
             NOR3B     2      1.0        2.0
             NOR3C     3      1.0        3.0
              OR2A     1      1.0        1.0
              OR2B     1      1.0        1.0
               VCC     5      0.0        0.0
              XOR2    20      1.0       20.0


          DFN0E0C0     8      1.0        8.0
            DFN1C0    24      1.0       24.0
          DFN1E1C0     2      1.0        2.0
                   -----          ----------
             TOTAL   120               110.0


  IO Cell usage:
              cell count
             INBUF     3
            OUTBUF    11
                   -----
             TOTAL    14


Core Cells         : 110 of 38400 (0%)
IO Cells           : 14

  RAM/ROM Usage Summary
Block Rams : 0 of 60 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 24MB peak: 110MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Mar 01 22:42:09 2018

###########################################################]

</pre></samp></body></html>
