// Seed: 387190787
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input  logic id_0,
    output tri1  id_1,
    input  tri1  id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  wor   id_5,
    input  tri   id_6,
    input  logic id_7
    , id_11,
    input  wire  id_8,
    input  wor   id_9
);
  wire id_12;
  xor primCall (id_4, id_2, id_9, id_11, id_8, id_6, id_3, id_0);
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  always id_11 <= id_0.id_7;
endmodule
