<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CU_TOP</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./CU_TOP.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./CU_TOP_DataSheet.xml</name><userFileType>log</userFileType></file><file fileid="2"><name>./CU_TOP_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="3"><name>../../Actel/DirectCore/COREUART/5.6.102/COREUART.cxf</name><userFileType>CXF</userFileType></file><file fileid="4"><name>./FPGA_UART/CU_TOP_FPGA_UART_COREUART.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="5"><name>./CU_TOP.vhd</name><fileType>VHDLSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module id_library="DirectCore" id_name="COREUART" id_vendor="Actel" id_version="5.6.102" module_class="SpiritModule" name="COREUART" state="GOOD" type="3"/><module file="hdl\CUTTER_PWM.vhd" module_class="HdlModule" name="CUTTER_PWM" state="GOOD" type="2"/><module file="hdl\System_clock.vhd" module_class="HdlModule" name="system_clock" state="GOOD" type="2"/><module file="hdl\UART_reset_monitor.vhd" module_class="HdlModule" name="UART_reset_monitor" state="GOOD" type="2"/><module file="hdl\WOLF_CONTROLLER.vhd" module_class="HdlModule" name="WOLF_CONTROLLER" state="GOOD" type="2"/></dependentModules></vendorExtensions><model><signals><signal><name>CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWRONRESET</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CUTTER</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>L1_GPS_PWR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>VHF_PWR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LED2</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SENS_MEM_L5_PWR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SAT_PWR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRESSURE_PWR</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FPGA_UART_RX</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FPGA_UART_TX</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LED1</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>