// Seed: 3319851545
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    output wand id_2
);
  wire id_4;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    input tri id_6,
    output tri0 id_7,
    input supply1 id_8,
    output wor id_9,
    output uwire id_10,
    input tri1 id_11
);
  always $display;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9
  );
endmodule
module module_2;
  supply0 id_1;
  assign id_2 = 1;
  assign id_1 = -1 & (id_1);
  tri0 id_3 = -1'b0;
  wire id_4, id_5;
  assign id_2 = 1;
  wire id_6, id_7;
  int  id_8;
  wire id_9;
endmodule
module module_3;
  id_1(
      -1
  );
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
