// Seed: 4048662082
module module_0 (
    output tri   id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wor   id_3
);
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input tri1 void id_3,
    output supply0 id_4,
    input wire id_5,
    output logic id_6,
    input wand id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri0 id_10,
    input wand id_11,
    input tri id_12
);
  always id_6 <= 1;
  module_0(
      id_1, id_5, id_8, id_4
  );
endmodule
