# Reading pref.tcl
# do FIFO_Memory_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/MSEE/5361/Week2/Assignment5_VHDLFIFO/AAC2M2H2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:03:36 on Nov 12,2022
# vcom -reportprogress 300 -93 -work work D:/MSEE/5361/Week2/Assignment5_VHDLFIFO/AAC2M2H2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIFO_Memory
# -- Compiling architecture RTL of FIFO_Memory
# End time: 14:03:36 on Nov 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work D:/MSEE/5361/Week2/Assignment5_VHDLFIFO/AAC2M2H2_tb.vhdp
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:03:45 on Nov 12,2022
# vcom -reportprogress 300 -work work D:/MSEE/5361/Week2/Assignment5_VHDLFIFO/AAC2M2H2_tb.vhdp 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package NUMERIC_BIT_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AAC2M2H2_tb
# -- Compiling architecture behavioral of AAC2M2H2_tb
# End time: 14:03:45 on Nov 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.aac2m2h2_tb
# vsim work.aac2m2h2_tb 
# Start time: 14:03:50 on Nov 12,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_bit(body)
# Loading ieee.numeric_bit_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.aac2m2h2_tb(behavioral)
# Loading work.fifo_memory(rtl)
add wave -position end  sim:/aac2m2h2_tb/clk_tb
add wave -position end  sim:/aac2m2h2_tb/rst_tb
add wave -position end  sim:/aac2m2h2_tb/RdPtrClr_tb
add wave -position end  sim:/aac2m2h2_tb/WrPtrClr_tb
add wave -position end  sim:/aac2m2h2_tb/rdinc_tb
add wave -position end  sim:/aac2m2h2_tb/wrinc_tb
add wave -position end  sim:/aac2m2h2_tb/DataIn_tb
add wave -position end  sim:/aac2m2h2_tb/DataOut_tb
add wave -position end  sim:/aac2m2h2_tb/rden_tb
add wave -position end  sim:/aac2m2h2_tb/wren_tb
add wave -position end  sim:/aac2m2h2_tb/simend
add wave -position end  sim:/aac2m2h2_tb/ValidCheck
add wave -position end  sim:/aac2m2h2_tb/ROM
add wave -position end  sim:/aac2m2h2_tb/delay
add wave -position end  sim:/aac2m2h2_tb/Points
run -all
# ** Note: Incorrect Count - should be 1
#    Time: 295 ns  Iteration: 0  Instance: /aac2m2h2_tb
# ** Note: This simulation is complete
#    Time: 335 ns  Iteration: 0  Instance: /aac2m2h2_tb
# End time: 14:04:52 on Nov 12,2022, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
