v 20010722
T 500 3600 2 10 1 1 0 6
uref=U?
T 300 50 9 10 1 0 0 0
4006
T 2000 950 5 10 0 0 0 0
device=4006
T 2000 1150 5 10 0 0 0 0
footprint=None
T 2000 1350 5 10 0 0 0 0
net=VSS:7
T 2000 1550 5 10 0 0 0 0
net=VDD:14
P 0 700 300 700 1
{
T 100 750 5 8 1 1 0 0
pin1=3
T 425 700 3 8 1 1 0 0
label=CLK
T 425 700 5 8 0 1 0 2
type=in
}
L 400 700 300 775 3 0 0 0 -1 -1
L 400 700 300 625 3 0 0 0 -1 -1
P 0 1100 300 1100 1
{
T 100 1150 5 8 1 1 0 0
pin2=6
T 350 1100 3 8 1 1 0 0
label=4D
T 350 1100 5 8 0 1 0 2
type=in
}
P 0 1500 300 1500 1
{
T 100 1550 5 8 1 1 0 0
pin3=5
T 350 1500 3 8 1 1 0 0
label=3D
T 350 1500 5 8 0 1 0 2
type=in
}
P 0 2300 300 2300 1
{
T 100 2350 5 8 1 1 0 0
pin4=4
T 350 2300 3 8 1 1 0 0
label=2D
T 350 2300 5 8 0 1 0 2
type=in
}
P 0 3100 300 3100 1
{
T 100 3150 5 8 1 1 0 0
pin5=1
T 350 3100 3 8 1 1 0 0
label=1D
T 350 3100 5 8 0 1 0 2
type=in
}
P 1600 700 1300 700 1
{
T 1400 750 5 8 1 1 0 0
pin6=9
T 1250 700 3 8 1 1 0 6
label=4Q5
T 1250 700 5 8 0 1 0 8
type=out
}
P 1600 1100 1300 1100 1
{
T 1400 1150 5 8 1 1 0 0
pin7=8
T 1250 1100 3 8 1 1 0 6
label=4Q4
T 1250 1100 5 8 0 1 0 8
type=out
}
P 1600 1500 1300 1500 1
{
T 1400 1550 5 8 1 1 0 0
pin8=10
T 1250 1500 3 8 1 1 0 6
label=3Q4
T 1250 1500 5 8 0 1 0 8
type=out
}
P 1600 1900 1300 1900 1
{
T 1400 1950 5 8 1 1 0 0
pin9=12
T 1250 1900 3 8 1 1 0 6
label=2Q5
T 1250 1900 5 8 0 1 0 8
type=out
}
P 1600 2300 1300 2300 1
{
T 1400 2350 5 8 1 1 0 0
pin10=11
T 1250 2300 3 8 1 1 0 6
label=2Q4
T 1250 2300 5 8 0 1 0 8
type=out
}
P 1600 2700 1400 2700 1
{
T 1400 2750 5 8 1 1 0 0
pin11=2
T 1250 2700 3 8 1 1 0 6
label=1Q4
T 1250 2700 5 8 0 1 0 8
type=out
}
V 1350 2700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1600 3100 1300 3100 1
{
T 1400 3150 5 8 1 1 0 0
pin12=13
T 1250 3100 3 8 1 1 0 6
label=1Q4
T 1250 3100 5 8 0 1 0 8
type=out
}
B 300 300 1000 3200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 990 2840 1250 2840 3 0 0 0 -1 -1
