INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab3/Lab3.srcs/sources_1/new/Vend_Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vend_Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andi/GIT/Embedded Systems/Embedded-Systems-Labs/Lab3/Lab3.srcs/sim_1/new/tb_Vend_Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Vend_Main
