==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection sim 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname vinc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1019.574 MB.
INFO: [HLS 200-10] Analyzing design file '/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.34 seconds. CPU system time: 0.67 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1021.410 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rourab/Auto_FastFlow_fpga/auto_fast_flow/vinc/vinc/vinc/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/rourab/Auto_FastFlow_fpga/auto_fast_flow/vinc/vinc/vinc/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 55 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/rourab/Auto_FastFlow_fpga/auto_fast_flow/vinc/vinc/vinc/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/rourab/Auto_FastFlow_fpga/auto_fast_flow/vinc/vinc/vinc/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'in1' for cosimulation. (/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:79:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'out' for cosimulation. (/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:79:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'mem_rd'(/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:44:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:44:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'mem_wr'(/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:62:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:62:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.89 seconds. CPU system time: 0.82 seconds. Elapsed time: 8.25 seconds; current allocated memory: 1023.398 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1023.398 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1023.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1023.895 MB.
INFO: [XFORM 203-510] Pipelining loop 'mem_wr' (/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:62) in function 'store_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mem_rd' (/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:44) in function 'load_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'execute' (/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:54) in function 'compute_inc' automatically.
WARNING: [HLS 200-805] An internal stream 'out_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'in_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'vinc' (/home/rourab/Auto_FastFlow_fpga/kernels_src/vinc/vinc.cpp:79), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'load_input'
	 'compute_inc'
	 'store_result'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vinc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_Pipeline_mem_rd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_inc_Pipeline_execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_inc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result_Pipeline_mem_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_wr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'mem_wr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vinc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_store_result_U0 (from entry_proc_U0 to store_result_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.081 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_Pipeline_mem_rd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_Pipeline_mem_rd' pipeline 'mem_rd' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_mem_rd/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_mem_rd/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_mem_rd/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_mem_rd/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_mem_rd/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_mem_rd/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_mem_rd/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_mem_rd/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_mem_rd/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_mem_rd/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_mem_rd/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_Pipeline_mem_rd/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_Pipeline_mem_rd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_inc_Pipeline_execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_inc_Pipeline_execute' pipeline 'execute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_inc_Pipeline_execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_inc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_inc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_result_Pipeline_mem_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_result_Pipeline_mem_wr' pipeline 'mem_wr' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_result_Pipeline_mem_wr/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_result_Pipeline_mem_wr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vinc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vinc/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vinc/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vinc/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vinc/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vinc' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in1', 'out_r', 'size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vinc'.
INFO: [RTMG 210-285] Implementing FIFO 'out_r_c_U(vinc_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_c9_U(vinc_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream_U(vinc_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_c_U(vinc_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_U(vinc_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_result_U0_U(vinc_start_for_store_result_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_inc_U0_U(vinc_start_for_compute_inc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for vinc.
INFO: [VLOG 209-307] Generating Verilog RTL for vinc.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.41 seconds. CPU system time: 1.79 seconds. Elapsed time: 16.76 seconds; current allocated memory: 105.895 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file vinc/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 19.34 seconds. CPU system time: 1.64 seconds. Elapsed time: 22.66 seconds; current allocated memory: 6.684 MB.
INFO: [HLS 200-1510] Running: close_project 
