<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_S_U_e07500bb_0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_e07500bb_0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_S_U_e07500bb_0')">rsnoc_z_H_R_G_G2_S_U_e07500bb_0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.60</td>
<td class="s9 cl rt"><a href="mod1900.html#Line" > 98.61</a></td>
<td class="s5 cl rt"><a href="mod1900.html#Cond" > 53.33</a></td>
<td class="s8 cl rt"><a href="mod1900.html#Toggle" > 87.68</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1900.html#Branch" > 82.76</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1900.html#inst_tag_168857"  onclick="showContent('inst_tag_168857')">config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ist</a></td>
<td class="s8 cl rt"> 80.60</td>
<td class="s9 cl rt"><a href="mod1900.html#Line" > 98.61</a></td>
<td class="s5 cl rt"><a href="mod1900.html#Cond" > 53.33</a></td>
<td class="s8 cl rt"><a href="mod1900.html#Toggle" > 87.68</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1900.html#Branch" > 82.76</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_S_U_e07500bb_0'>
<hr>
<a name="inst_tag_168857"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy42.html#tag_urg_inst_168857" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ist</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.60</td>
<td class="s9 cl rt"><a href="mod1900.html#Line" > 98.61</a></td>
<td class="s5 cl rt"><a href="mod1900.html#Cond" > 53.33</a></td>
<td class="s8 cl rt"><a href="mod1900.html#Toggle" > 87.68</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1900.html#Branch" > 82.76</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.48</td>
<td class="s9 cl rt"> 98.73</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s7 cl rt"> 70.16</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.70</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 94.96</td>
<td class="s9 cl rt"> 98.82</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 83.18</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.82</td>
<td class="wht cl rt"></td>
<td><a href="mod2294.html#inst_tag_196876" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1773.html#inst_tag_148921" id="tag_urg_inst_148921">Icb</a></td>
<td class="s7 cl rt"> 78.35</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.04</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2570.html#inst_tag_217436" id="tag_urg_inst_217436">ud</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2570.html#inst_tag_217435" id="tag_urg_inst_217435">ud124</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2739_0.html#inst_tag_238564" id="tag_urg_inst_238564">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_S_U_e07500bb_0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1900.html" >rsnoc_z_H_R_G_G2_S_U_e07500bb_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>72</td><td>71</td><td>98.61</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273356</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273361</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273369</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>273385</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273429</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273447</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273453</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273460</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273465</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273482</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273490</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273497</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273503</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273510</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>273519</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
273355                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273356     1/1          		if ( ! Sys_Clk_RstN )
273357     1/1          			Acc_Addr &lt;= #1.0 ( 32'b0 );
273358     1/1          		else if ( CmdTx_Vld &amp; NextTx )
273359     1/1          			Acc_Addr &lt;= #1.0 ( Cur_NextAddr );
                        MISSING_ELSE
273360                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273361     1/1          		if ( ! Sys_Clk_RstN )
273362     1/1          			Acc_Len1 &lt;= #1.0 ( 6'b0 );
273363     1/1          		else if ( CmdTx_Vld &amp; NextTx )
273364     1/1          			Acc_Len1 &lt;= #1.0 ( Cur_NextLen1 );
                        MISSING_ELSE
273365                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud124( .I( Acc_MatchId ) , .O( u_123 ) );
273366                  	assign uAcc_Width1_caseSel =
273367                  		{ u_123 [7] , u_123 [6] , u_123 [5] , u_123 [4] , u_123 [3] , u_123 [2] , u_123 [1] } ;
273368                  	always @( uAcc_Width1_caseSel ) begin
273369     1/1          		case ( uAcc_Width1_caseSel )
273370     1/1          			7'b0000001 : Acc_Width1 = 8'b00000011 ;
273371     1/1          			7'b0000010 : Acc_Width1 = 8'b00000011 ;
273372     1/1          			7'b0000100 : Acc_Width1 = 8'b00000011 ;
273373     1/1          			7'b0001000 : Acc_Width1 = 8'b00001111 ;
273374     1/1          			7'b0010000 : Acc_Width1 = 8'b00000111 ;
273375     1/1          			7'b0100000 : Acc_Width1 = 8'b00000011 ;
273376     1/1          			7'b1000000 : Acc_Width1 = 8'b00000011 ;
273377     1/1          			7'b0       : Acc_Width1 = 8'b00000011 ;
273378     1/1          			default    : Acc_Width1 = 8'b0 ;
273379                  		endcase
273380                  	end
273381                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud( .I( CmdRx_MatchId ) , .O( u_64 ) );
273382                  	assign uGen_Width1_caseSel =
273383                  		{ u_64 [7] , u_64 [6] , u_64 [5] , u_64 [4] , u_64 [3] , u_64 [2] , u_64 [1] } ;
273384                  	always @( uGen_Width1_caseSel ) begin
273385     1/1          		case ( uGen_Width1_caseSel )
273386     1/1          			7'b0000001 : Gen_Width1 = 8'b00000011 ;
273387     1/1          			7'b0000010 : Gen_Width1 = 8'b00000011 ;
273388     1/1          			7'b0000100 : Gen_Width1 = 8'b00000011 ;
273389     1/1          			7'b0001000 : Gen_Width1 = 8'b00001111 ;
273390     <font color = "red">0/1     ==>  			7'b0010000 : Gen_Width1 = 8'b00000111 ;</font>
273391     1/1          			7'b0100000 : Gen_Width1 = 8'b00000011 ;
273392     1/1          			7'b1000000 : Gen_Width1 = 8'b00000011 ;
273393     1/1          			7'b0       : Gen_Width1 = 8'b00000011 ;
273394     1/1          			default    : Gen_Width1 = 8'b0 ;
273395                  		endcase
273396                  	end
273397                  	rsnoc_z_H_R_G_G2_Sa_Cb_d6ccef0b Icb(
273398                  		.Addr( Cur_Addr )
273399                  	,	.CrossB1( Cur_CrossB1 )
273400                  	,	.Len1( Cur_Len1 )
273401                  	,	.Len1S( Len1S_Cross )
273402                  	,	.MaxLen1( Cur_MaxLen1 )
273403                  	,	.Split( Split_Cross )
273404                  	,	.Sys_Clk( Sys_Clk )
273405                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
273406                  	,	.Sys_Clk_En( Sys_Clk_En )
273407                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
273408                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
273409                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
273410                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
273411                  	,	.Sys_Pwr_Idle( )
273412                  	,	.Sys_Pwr_WakeUp( )
273413                  	,	.Width1( Cur_Width1 )
273414                  	);
273415                  	assign Bypass = ( GenRx_Req_BurstType == 1'b1 &amp; ~ RxPre | RxPre | Cur_Strm ) &amp; Idle;
273416                  	assign RxWrap = CmdRx_Vld &amp; GenRx_Req_BurstType == 1'b1;
273417                  	assign WdCnt = CmdTx_Vld ? Cur_Len1S [5:2] | { 4 { ( Err | RxWrap ) }  } : u_3346;
273418                  	assign GenTx_Req_Last =
273419                  		GenRx_Req_Last
273420                  		|		~ Idle &amp; Ret_Opc == 3'b000
273421                  		|			~ Idle &amp; Ret_Opc == 3'b100 &amp; WdCnt == 4'b0
273422                  		|			Idle &amp; CmdRx_Vld &amp; GenRx_Req_Opc == 3'b100 &amp; WdCnt == 4'b0;
273423                  	assign CmdTx_Vld = u_379f;
273424                  	assign Cur_BurstAlign = Idle ? 1'b0 : 1'b0;
273425                  	assign CurSplit = ~ Cur_BurstAlign &amp; Split_Cross &amp; ~ Bypass;
273426                  	assign Err = CurSplit &amp; Idle &amp; CmdRx_Vld &amp; ( u_6afb | u_fa7a | Cur_Strm );
273427                  	assign CmdTx_Err = Err;
273428                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273429     1/1          		if ( ! Sys_Clk_RstN )
273430     1/1          			Ret_Opc &lt;= #1.0 ( 3'b0 );
273431     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
273432     1/1          			Ret_Opc &lt;= #1.0 ( GenRx_Req_Opc );
                        MISSING_ELSE
273433                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
273434                  		.Clk( Sys_Clk )
273435                  	,	.Clk_ClkS( Sys_Clk_ClkS )
273436                  	,	.Clk_En( Sys_Clk_En )
273437                  	,	.Clk_EnS( Sys_Clk_EnS )
273438                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
273439                  	,	.Clk_RstN( Sys_Clk_RstN )
273440                  	,	.Clk_Tm( Sys_Clk_Tm )
273441                  	,	.En( CmdRx_Vld &amp; Idle &amp; NextTx )
273442                  	,	.O( Cur_Strm )
273443                  	,	.Reset( ~ GenRx_Req_Lock )
273444                  	,	.Set( RxPreStrm )
273445                  	);
273446                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273447     1/1          		if ( ! Sys_Clk_RstN )
273448     1/1          			u_3346 &lt;= #1.0 ( 4'b0 );
273449     1/1          		else if ( NextTx )
273450     1/1          			u_3346 &lt;= #1.0 ( WdCnt - 4'b0001 );
                        MISSING_ELSE
273451                  	assign uCur_Len1S_caseSel = { ~ Cur_BurstAlign &amp; Split_Cross &amp; ~ Bypass } ;
273452                  	always @( Cur_Len1 or Len1S_Cross or uCur_Len1S_caseSel ) begin
273453     1/1          		case ( uCur_Len1S_caseSel )
273454     1/1          			1'b1    : Cur_Len1S = Len1S_Cross ;
273455     1/1          			1'b0    : Cur_Len1S = Cur_Len1 ;
273456     1/1          			default : Cur_Len1S = 6'b0 ;
273457                  		endcase
273458                  	end
273459                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273460     1/1          		if ( ! Sys_Clk_RstN )
273461     1/1          			u_379f &lt;= #1.0 ( 1'b1 );
273462     1/1          		else if ( NextTx )
273463     1/1          			u_379f &lt;= #1.0 ( GenTx_Req_Last );
                        MISSING_ELSE
273464                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273465     1/1          		if ( ! Sys_Clk_RstN )
273466     1/1          			Idle &lt;= #1.0 ( 1'b1 );
273467     1/1          		else if ( NextTx &amp; CmdTx_Vld )
273468     1/1          			Idle &lt;= #1.0 ( End );
                        MISSING_ELSE
273469                  	assign CmdTx_GenId = CmdRx_GenId;
273470                  	assign CmdTx_MatchId = Idle ? CmdRx_MatchId : Acc_MatchId;
273471                  	assign CmdTx_Split = ~ End;
273472                  	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
273473                  	assign CmdTx_StrmRatio = CmdRx_StrmRatio;
273474                  	assign CmdTx_StrmType = CmdRx_StrmType;
273475                  	assign CmdTx_StrmValid = CmdRx_StrmValid;
273476                  	assign CmdTx_SubWord = 1'b0;
273477                  	assign GenRx_Req_Rdy = GenTx_Req_Rdy &amp; ( Idle | ~ CmdRx_Vld );
273478                  	assign GenTx_Req_Addr = Cur_Addr;
273479                  	assign GenTx_Req_Be = GenRx_Req_Be;
273480                  	assign GenTx_Req_BurstType = Idle ? GenRx_Req_BurstType : Ret_BurstType;
273481                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273482     1/1          		if ( ! Sys_Clk_RstN )
273483     1/1          			Ret_BurstType &lt;= #1.0 ( 1'b0 );
273484     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
273485     1/1          			Ret_BurstType &lt;= #1.0 ( GenRx_Req_BurstType );
                        MISSING_ELSE
273486                  	assign GenTx_Req_Data = GenRx_Req_Data;
273487                  	assign GenTx_Req_Len1 = Err ? GenRx_Req_Len1 : Cur_Len1S;
273488                  	assign GenTx_Req_Lock = ( Idle ? GenRx_Req_Lock : Ret_Lock );
273489                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273490     1/1          		if ( ! Sys_Clk_RstN )
273491     1/1          			Ret_Lock &lt;= #1.0 ( 1'b0 );
273492     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
273493     1/1          			Ret_Lock &lt;= #1.0 ( GenRx_Req_Lock );
                        MISSING_ELSE
273494                  	assign GenTx_Req_Opc = Idle ? GenRx_Req_Opc : Ret_Opc;
273495                  	assign GenTx_Req_SeqId = Idle ? GenRx_Req_SeqId : Ret_SeqId;
273496                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273497     1/1          		if ( ! Sys_Clk_RstN )
273498     1/1          			Ret_SeqId &lt;= #1.0 ( 4'b0 );
273499     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
273500     1/1          			Ret_SeqId &lt;= #1.0 ( GenRx_Req_SeqId );
                        MISSING_ELSE
273501                  	assign GenTx_Req_SeqUnOrdered = Idle ? GenRx_Req_SeqUnOrdered : Ret_SeqUnOrdered;
273502                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273503     1/1          		if ( ! Sys_Clk_RstN )
273504     1/1          			Ret_SeqUnOrdered &lt;= #1.0 ( 1'b0 );
273505     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
273506     1/1          			Ret_SeqUnOrdered &lt;= #1.0 ( GenRx_Req_SeqUnOrdered );
                        MISSING_ELSE
273507                  	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique &amp; Idle &amp; ( ~ CurSplit | Err );
273508                  	assign GenTx_Req_User = Idle ? GenRx_Req_User : Ret_User;
273509                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273510     1/1          		if ( ! Sys_Clk_RstN )
273511     1/1          			Ret_User &lt;= #1.0 ( 8'b0 );
273512     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
273513     1/1          			Ret_User &lt;= #1.0 ( GenRx_Req_User );
                        MISSING_ELSE
273514                  	assign Pwr_Split_Idle = Idle;
273515                  	assign Sys_Pwr_Idle = Pwr_Split_Idle;
273516                  	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
273517                  	assign Translation_Key = { Ret_Mode , Acc_Addr [31:2] };
273518                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
273519     1/1          		if ( ! Sys_Clk_RstN )
273520     1/1          			Ret_Mode &lt;= #1.0 ( 1'b0 );
273521     1/1          		else if ( CmdRx_Vld &amp; Idle &amp; NextTx )
273522     1/1          			Ret_Mode &lt;= #1.0 ( CmdRx_Mode );
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1900.html" >rsnoc_z_H_R_G_G2_S_U_e07500bb_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>30</td><td>16</td><td>53.33</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>30</td><td>16</td><td>53.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273347
 EXPRESSION (Idle ? GenRx_Req_Addr : Acc_Addr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273348
 EXPRESSION (Idle ? 63'b000000000000000000000000000000000000000000000000000111111111111 : 63'b000000000000000000000000000000000000000000000000000111111111111)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273351
 EXPRESSION (Idle ? GenRx_Req_Len1 : Acc_Len1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273352
 EXPRESSION (Idle ? 12'b000000111111 : 12'b000000111111)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273354
 EXPRESSION (Idle ? Gen_Width1 : Acc_Width1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273417
 EXPRESSION (CmdTx_Vld ? ((Cur_Len1S[5:2] | {4 {(Err | RxWrap)}})) : u_3346)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273424
 EXPRESSION (Idle ? 1'b0 : 1'b0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273470
 EXPRESSION (Idle ? CmdRx_MatchId : Acc_MatchId)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273480
 EXPRESSION (Idle ? GenRx_Req_BurstType : Ret_BurstType)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273487
 EXPRESSION (Err ? GenRx_Req_Len1 : Cur_Len1S)
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273488
 EXPRESSION (Idle ? GenRx_Req_Lock : Ret_Lock)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273494
 EXPRESSION (Idle ? GenRx_Req_Opc : Ret_Opc)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273495
 EXPRESSION (Idle ? GenRx_Req_SeqId : Ret_SeqId)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273501
 EXPRESSION (Idle ? GenRx_Req_SeqUnOrdered : Ret_SeqUnOrdered)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       273508
 EXPRESSION (Idle ? GenRx_Req_User : Ret_User)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1900.html" >rsnoc_z_H_R_G_G2_S_U_e07500bb_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">60</td>
<td class="rt">32</td>
<td class="rt">53.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">544</td>
<td class="rt">477</td>
<td class="rt">87.68 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">272</td>
<td class="rt">240</td>
<td class="rt">88.24 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">272</td>
<td class="rt">237</td>
<td class="rt">87.13 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">60</td>
<td class="rt">32</td>
<td class="rt">53.33 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">544</td>
<td class="rt">477</td>
<td class="rt">87.68 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">272</td>
<td class="rt">240</td>
<td class="rt">88.24 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">272</td>
<td class="rt">237</td>
<td class="rt">87.13 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_CurIsWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_GenId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmLen1MSB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmRatio[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmRatio[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmValid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx_CurIsWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_GenId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Split</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmLen1MSB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmRatio[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmRatio[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmValid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Found</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_Key[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[29:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_Key[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_MatchId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_MatchId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_MatchId[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1900.html" >rsnoc_z_H_R_G_G2_S_U_e07500bb_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">87</td>
<td class="rt">72</td>
<td class="rt">82.76 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">273347</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">273348</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">273351</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">273352</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">273354</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">273417</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">273424</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">273470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">273480</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">273487</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">273488</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">273494</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">273495</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">273501</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">273508</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273356</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273361</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">273369</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">273385</td>
<td class="rt">9</td>
<td class="rt">8</td>
<td class="rt">88.89 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273429</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273447</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">273453</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273460</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273465</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273482</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273490</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273497</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273503</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273510</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">273519</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273347     	assign Cur_Addr = Idle ? GenRx_Req_Addr : Acc_Addr;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273348     	assign Cur_CrossB1 = Idle ? 63'b000000000000000000000000000000000000000000000000000111111111111 : 63'b000000000000000000000000000000000000000000000000000111111111111;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273351     	assign Cur_Len1 = Idle ? GenRx_Req_Len1 : Acc_Len1;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273352     	assign Cur_MaxLen1 = Idle ? 12'b000000111111 : 12'b000000111111;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273354     	assign Cur_Width1 = Idle ? Gen_Width1 : Acc_Width1;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273417     	assign WdCnt = CmdTx_Vld ? Cur_Len1S [5:2] | { 4 { ( Err | RxWrap ) }  } : u_3346;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273424     	assign Cur_BurstAlign = Idle ? 1'b0 : 1'b0;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273470     	assign CmdTx_MatchId = Idle ? CmdRx_MatchId : Acc_MatchId;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273480     	assign GenTx_Req_BurstType = Idle ? GenRx_Req_BurstType : Ret_BurstType;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "green">==></font>  
           	                                  <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273487     	assign GenTx_Req_Len1 = Err ? GenRx_Req_Len1 : Cur_Len1S;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273488     	assign GenTx_Req_Lock = ( Idle ? GenRx_Req_Lock : Ret_Lock );
           	                               <font color = "red">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273494     	assign GenTx_Req_Opc = Idle ? GenRx_Req_Opc : Ret_Opc;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273495     	assign GenTx_Req_SeqId = Idle ? GenRx_Req_SeqId : Ret_SeqId;
           	                              <font color = "red">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273501     	assign GenTx_Req_SeqUnOrdered = Idle ? GenRx_Req_SeqUnOrdered : Ret_SeqUnOrdered;
           	                                     <font color = "red">-1-</font>  
           	                                     <font color = "green">==></font>  
           	                                     <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273508     	assign GenTx_Req_User = Idle ? GenRx_Req_User : Ret_User;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273356     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273357     			Acc_Addr <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
273358     		else if ( CmdTx_Vld & NextTx )
           		     <font color = "green">-2-</font>  
273359     			Acc_Addr <= #1.0 ( Cur_NextAddr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273361     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273362     			Acc_Len1 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
273363     		else if ( CmdTx_Vld & NextTx )
           		     <font color = "green">-2-</font>  
273364     			Acc_Len1 <= #1.0 ( Cur_NextLen1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273369     		case ( uAcc_Width1_caseSel )
           		<font color = "green">-1-</font>                   
273370     			7'b0000001 : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
273371     			7'b0000010 : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
273372     			7'b0000100 : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
273373     			7'b0001000 : Acc_Width1 = 8'b00001111 ;
           <font color = "green">			==></font>
273374     			7'b0010000 : Acc_Width1 = 8'b00000111 ;
           <font color = "green">			==></font>
273375     			7'b0100000 : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
273376     			7'b1000000 : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
273377     			7'b0       : Acc_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
273378     			default    : Acc_Width1 = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>7'b0000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0100000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273385     		case ( uGen_Width1_caseSel )
           		<font color = "red">-1-</font>                   
273386     			7'b0000001 : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
273387     			7'b0000010 : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
273388     			7'b0000100 : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
273389     			7'b0001000 : Gen_Width1 = 8'b00001111 ;
           <font color = "green">			==></font>
273390     			7'b0010000 : Gen_Width1 = 8'b00000111 ;
           <font color = "red">			==></font>
273391     			7'b0100000 : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
273392     			7'b1000000 : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
273393     			7'b0       : Gen_Width1 = 8'b00000011 ;
           <font color = "green">			==></font>
273394     			default    : Gen_Width1 = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>7'b0000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0001000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0100000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273429     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273430     			Ret_Opc <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
273431     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
273432     			Ret_Opc <= #1.0 ( GenRx_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273447     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273448     			u_3346 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
273449     		else if ( NextTx )
           		     <font color = "green">-2-</font>  
273450     			u_3346 <= #1.0 ( WdCnt - 4'b0001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273453     		case ( uCur_Len1S_caseSel )
           		<font color = "green">-1-</font>                  
273454     			1'b1    : Cur_Len1S = Len1S_Cross ;
           <font color = "green">			==></font>
273455     			1'b0    : Cur_Len1S = Cur_Len1 ;
           <font color = "green">			==></font>
273456     			default : Cur_Len1S = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273460     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273461     			u_379f <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
273462     		else if ( NextTx )
           		     <font color = "green">-2-</font>  
273463     			u_379f <= #1.0 ( GenTx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273465     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273466     			Idle <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
273467     		else if ( NextTx & CmdTx_Vld )
           		     <font color = "green">-2-</font>  
273468     			Idle <= #1.0 ( End );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273482     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273483     			Ret_BurstType <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
273484     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
273485     			Ret_BurstType <= #1.0 ( GenRx_Req_BurstType );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273490     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273491     			Ret_Lock <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
273492     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
273493     			Ret_Lock <= #1.0 ( GenRx_Req_Lock );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273497     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273498     			Ret_SeqId <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
273499     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
273500     			Ret_SeqId <= #1.0 ( GenRx_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273503     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273504     			Ret_SeqUnOrdered <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
273505     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
273506     			Ret_SeqUnOrdered <= #1.0 ( GenRx_Req_SeqUnOrdered );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273510     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273511     			Ret_User <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
273512     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
273513     			Ret_User <= #1.0 ( GenRx_Req_User );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
273519     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
273520     			Ret_Mode <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
273521     		else if ( CmdRx_Vld & Idle & NextTx )
           		     <font color = "green">-2-</font>  
273522     			Ret_Mode <= #1.0 ( CmdRx_Mode );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_168857">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_S_U_e07500bb_0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
