Emulation Examples
==================================
This section contains Emulation Examples.

 __Examples Table__ 

Example        | Description           | Key Concepts / Keywords 
---------------|-----------------------|-------------------------
[external_io_cpp/][]|This example will demonstrate emulation of Xilinx Device's IO with a C++ based external process .|__Key__ __Concepts__<br> - [Traffic Generator](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Using-I/O-Traffic-Generators)<br> - [Traffic generation using C++](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Writing-Traffic-Generators-in-C)<br>__Keywords__<br> - [sim_ipc_axis_master](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Adding-Traffic-Generators-to-Your-Design)<br> - [sim_ipc_axis_slave](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Adding-Traffic-Generators-to-Your-Design)<br> - [gt_master](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Using-I/O-Traffic-Generators)<br> - [gt_slave](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Using-I/O-Traffic-Generators)
[external_io_py/][]|This example will demonstrate emulation of Xilinx Device's IO with a Python based external process.|__Key__ __Concepts__<br> - [Traffic Generator](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Using-I/O-Traffic-Generators)<br> - [Traffic generation using Python](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Writing-Traffic-Generators-in-Python)<br>__Keywords__<br> - [sim_ipc_axis_master](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Adding-Traffic-Generators-to-Your-Design)<br> - [sim_ipc_axis_slave](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Adding-Traffic-Generators-to-Your-Design)<br> - [gt_master](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Using-I/O-Traffic-Generators)<br> - [gt_slave](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Using-I/O-Traffic-Generators)
[hls_wrapper_xo_gen/][]|This is an example of systemC TLM wrapper and XO generation for a given HLS kernel function.|__Key__ __Concepts__<br> - [SystemC](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Working-with-SystemC-Models)<br>__Keywords__<br> - [create_sc_xo](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Working-with-SystemC-Models)<br> - [ap_ctrl_none](https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/Block-Level-Control-Protocols)
[systemc_vadd/][]|This is simple example of vector addition to describe usage of custom SystemC in Vitis Environment.|__Key__ __Concepts__<br> - [SystemC](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Working-with-SystemC-Models)<br>__Keywords__<br> - [create_sc_xo](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Working-with-SystemC-Models)<br> - [xtlm_ap_ctrl_hs](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Coding-a-SystemC-Model)

[.]:.
[external_io_cpp/]:external_io_cpp/
[external_io_py/]:external_io_py/
[hls_wrapper_xo_gen/]:hls_wrapper_xo_gen/
[systemc_vadd/]:systemc_vadd/
