module module_0 (
    input [id_1 : id_1] id_2,
    input logic id_3,
    input id_4,
    output [id_2 : id_3] id_5,
    output [(  id_5  ) : id_2] id_6,
    input logic id_7,
    input id_8,
    output id_9
);
  id_10 id_11 (
      .id_5(id_4),
      .id_8(1)
  );
endmodule
