Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 22 10:09:17 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file manageScene_control_sets_placed.rpt
| Design       : manageScene
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    52 |
| Unused register locations in slices containing registers |   317 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           30 |
|      2 |            2 |
|      3 |            1 |
|      4 |            2 |
|      5 |            1 |
|      8 |            1 |
|      9 |            5 |
|     10 |            4 |
|     14 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             132 |           81 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           17 |
| Yes          | No                    | No                     |              72 |           33 |
| Yes          | No                    | Yes                    |               3 |            2 |
| Yes          | Yes                   | No                     |              43 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------+-----------------------------------------+------------------+----------------+
|           Clock Signal          |         Enable Signal        |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------------------+------------------------------+-----------------------------------------+------------------+----------------+
|  genblk1[22].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
| ~ats/crdTime[1]_i_2_n_0         |                              | ats/changeScene_reg[0]_P                |                1 |              1 |
|  fdivTarget2/clkDiv_reg_0       | changeScene[2]_i_1_n_0       | ats/isDie                               |                1 |              1 |
|  genblk1[0].fdiv2/clkDiv_reg_0  |                              |                                         |                1 |              1 |
|  genblk1[20].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  genblk1[1].fdiv2/clkDiv_reg_0  |                              |                                         |                1 |              1 |
|  genblk1[24].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  genblk1[23].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  genblk1[21].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  genblk1[19].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  genblk1[10].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  genblk1[27].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  clk_IBUF_BUFG                  |                              | nolabel_line66/TxD_i_1_n_0              |                1 |              1 |
|  genblk1[2].fdiv2/clkDiv_reg_0  |                              |                                         |                1 |              1 |
|  genblk1[25].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  genblk1[26].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  genblk1[3].fdiv2/clkDiv_reg_0  |                              |                                         |                1 |              1 |
|  genblk1[5].fdiv2/clkDiv_reg_0  |                              |                                         |                1 |              1 |
|  genblk1[9].fdiv2/clkDiv_reg_0  |                              |                                         |                1 |              1 |
|  genblk1[6].fdiv2/clkDiv_reg_0  |                              |                                         |                1 |              1 |
|  genblk1[7].fdiv2/clkDiv_reg_0  |                              |                                         |                1 |              1 |
|  genblk1[4].fdiv2/clkDiv_reg_0  |                              |                                         |                1 |              1 |
|  genblk1[8].fdiv2/clkDiv_reg_0  |                              |                                         |                1 |              1 |
|  genblk1[16].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  genblk1[11].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  genblk1[13].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  genblk1[15].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  genblk1[14].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  genblk1[12].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  genblk1[17].fdiv2/clkDiv_reg_0 |                              |                                         |                1 |              1 |
|  fdivTarget2/clkDiv_reg_0       | changeScene[2]_i_1_n_0       | ats/changeScene_reg[0]_P_0              |                1 |              2 |
|  newpic                         |                              |                                         |                2 |              2 |
|  fdivTarget2/clkDiv_reg_0       |                              |                                         |                2 |              3 |
|  clk_IBUF_BUFG                  | receiver_unit/bitcounter     | receiver_unit/bitcounter[3]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG                  | nolabel_line66/bitcounter    | nolabel_line66/bitcounter[3]_i_1__0_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                  | receiver_unit/direc16_out    |                                         |                2 |              5 |
|  vga_sync_unit/p_tick           |                              |                                         |                5 |              8 |
|  clk_IBUF_BUFG                  | receiver_unit/rxshiftreg     |                                         |                3 |              9 |
|  newpic                         | ats/x_pos[9]_i_1_n_0         | ats/clear                               |                3 |              9 |
|  targetClk_BUFG                 |                              | ats/ec1/newSpeed_y[9]_i_1__0_n_0        |                2 |              9 |
|  targetClk_BUFG                 |                              | ats/ec1/newSpeed_x[9]_i_1_n_0           |                3 |              9 |
|  targetClk_BUFG                 |                              | ats/ec2/newSpeed_y[9]_i_1_n_0           |                2 |              9 |
|  clk_IBUF_BUFG                  | ats/ec2/E[0]                 |                                         |                3 |             10 |
|  clk_IBUF_BUFG                  | nolabel_line66/rightshiftreg |                                         |                2 |             10 |
|  clk_IBUF_BUFG                  | vga_sync_unit/p_tick         |                                         |                8 |             10 |
|  newpic                         | ats/y_pos[9]_i_2_n_0         | ats/clear                               |                4 |             10 |
|  clk_IBUF_BUFG                  |                              | receiver_unit/counter[0]_i_1_n_0        |                4 |             14 |
|  clk_IBUF_BUFG                  |                              | nolabel_line66/counter[0]_i_1__0_n_0    |                4 |             14 |
|  clk_IBUF_BUFG                  | transmit1                    | receiver_unit/direc16_out               |                4 |             16 |
|  clk_IBUF_BUFG                  | vga_sync_unit/v_count_reg0   |                                         |               15 |             28 |
|  targetClk_BUFG                 |                              |                                         |               14 |             43 |
|  clk_IBUF_BUFG                  |                              |                                         |               31 |             49 |
+---------------------------------+------------------------------+-----------------------------------------+------------------+----------------+


