{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 13:18:12 2017 " "Info: Processing started: Thu Sep 14 13:18:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HC11_moc -c HC11_moc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HC11_moc -c HC11_moc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom1-SYN " "Info: Found design unit 1: lpm_rom1-SYN" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom1 " "Info: Found entity 1: lpm_rom1" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub3-SYN " "Info: Found design unit 1: lpm_add_sub3-SYN" {  } { { "lpm_add_sub3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub3 " "Info: Found entity 1: lpm_add_sub3" {  } { { "lpm_add_sub3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub4-SYN " "Info: Found design unit 1: lpm_add_sub4-SYN" {  } { { "lpm_add_sub4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub4 " "Info: Found entity 1: lpm_add_sub4" {  } { { "lpm_add_sub4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff3-SYN " "Info: Found design unit 1: lpm_ff3-SYN" {  } { { "lpm_ff3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff3 " "Info: Found entity 1: lpm_ff3" {  } { { "lpm_ff3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file regs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Info: Found entity 1: regs" {  } { { "regs.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/regs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff4-SYN " "Info: Found design unit 1: lpm_ff4-SYN" {  } { { "lpm_ff4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff4 " "Info: Found entity 1: lpm_ff4" {  } { { "lpm_ff4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/PC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff5-SYN " "Info: Found design unit 1: lpm_ff5-SYN" {  } { { "lpm_ff5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff5.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff5 " "Info: Found entity 1: lpm_ff5" {  } { { "lpm_ff5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff6-SYN " "Info: Found design unit 1: lpm_ff6-SYN" {  } { { "lpm_ff6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff6 " "Info: Found entity 1: lpm_ff6" {  } { { "lpm_ff6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff7-SYN " "Info: Found design unit 1: lpm_ff7-SYN" {  } { { "lpm_ff7.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff7.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff7 " "Info: Found entity 1: lpm_ff7" {  } { { "lpm_ff7.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Info: Found design unit 1: lpm_mux4-SYN" {  } { { "lpm_mux4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux4.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info: Found entity 1: lpm_mux4" {  } { { "lpm_mux4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux5-SYN " "Info: Found design unit 1: lpm_mux5-SYN" {  } { { "lpm_mux5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux5.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Info: Found entity 1: lpm_mux5" {  } { { "lpm_mux5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "HC11_moc.bdf 1 1 " "Warning: Using design file HC11_moc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HC11_moc " "Info: Found entity 1: HC11_moc" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HC11_moc " "Info: Elaborating entity \"HC11_moc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 1656 1784 704 "C" "" } { 720 1656 1784 736 "Z" "" } { 704 1656 1784 720 "V" "" } { 704 1784 1784 720 "" "" } { 720 1784 1784 736 "" "" } { 736 1784 1784 752 "" "" } { 736 1656 1784 752 "N" "" } { 752 1784 2176 752 "" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Flags\[3..0\] " "Warning: Pin \"Flags\[3..0\]\" is missing source" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 744 2176 2352 760 "Flags\[3..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "HC11_moc.bdf" "inst" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 672 1464 1656 800 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.vhd 2 1 " "Warning: Using design file lpm_mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Info: Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 ALU:inst\|lpm_mux2:inst9 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"ALU:inst\|lpm_mux2:inst9\"" {  } { { "ALU.bdf" "inst9" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 1016 1984 2112 1152 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux2.vhd" "lpm_mux_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 116 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 5 " "Info: Parameter \"LPM_SIZE\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 116 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c3e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_c3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c3e " "Info: Found entity 1: mux_c3e" {  } { { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c3e ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\|mux_c3e:auto_generated " "Info: Elaborating entity \"mux_c3e\" for hierarchy \"ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\|mux_c3e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub3 ALU:inst\|lpm_add_sub3:inst24 " "Info: Elaborating entity \"lpm_add_sub3\" for hierarchy \"ALU:inst\|lpm_add_sub3:inst24\"" {  } { { "ALU.bdf" "inst24" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 736 1672 1800 896 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub3.vhd" "lpm_add_sub_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rvi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rvi " "Info: Found entity 1: add_sub_rvi" {  } { { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rvi ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated " "Info: Elaborating entity \"add_sub_rvi\" for hierarchy \"ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ff2.vhd 2 1 " "Warning: Using design file lpm_ff2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff2-SYN " "Info: Found design unit 1: lpm_ff2-SYN" {  } { { "lpm_ff2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff2 " "Info: Found entity 1: lpm_ff2" {  } { { "lpm_ff2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff2 ALU:inst\|lpm_ff2:inst3 " "Info: Elaborating entity \"lpm_ff2\" for hierarchy \"ALU:inst\|lpm_ff2:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 464 1664 1760 608 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff2.vhd" "lpm_ff_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff2.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff2.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_ff2:inst3\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ff2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff2.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub4 ALU:inst\|lpm_add_sub4:inst25 " "Info: Elaborating entity \"lpm_add_sub4\" for hierarchy \"ALU:inst\|lpm_add_sub4:inst25\"" {  } { { "ALU.bdf" "inst25" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 736 1832 1960 896 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub4.vhd" "lpm_add_sub_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s0j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_s0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s0j " "Info: Found entity 1: add_sub_s0j" {  } { { "db/add_sub_s0j.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_s0j.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_s0j ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated " "Info: Elaborating entity \"add_sub_s0j\" for hierarchy \"ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_and0.vhd 2 1 " "Warning: Using design file lpm_and0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and0-SYN " "Info: Found design unit 1: lpm_and0-SYN" {  } { { "lpm_and0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and0 " "Info: Found entity 1: lpm_and0" {  } { { "lpm_and0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and0 ALU:inst\|lpm_and0:inst6 " "Info: Elaborating entity \"lpm_and0\" for hierarchy \"ALU:inst\|lpm_and0:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 736 2008 2072 800 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND ALU:inst\|lpm_and0:inst6\|LPM_AND:lpm_and_component " "Info: Elaborating entity \"LPM_AND\" for hierarchy \"ALU:inst\|lpm_and0:inst6\|LPM_AND:lpm_and_component\"" {  } { { "lpm_and0.vhd" "lpm_and_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and0.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_and0:inst6\|LPM_AND:lpm_and_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_and0:inst6\|LPM_AND:lpm_and_component\"" {  } { { "lpm_and0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and0.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_and0:inst6\|LPM_AND:lpm_and_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_and0:inst6\|LPM_AND:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_and0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and0.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_or0.vhd 2 1 " "Warning: Using design file lpm_or0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or0-SYN " "Info: Found design unit 1: lpm_or0-SYN" {  } { { "lpm_or0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or0 " "Info: Found entity 1: lpm_or0" {  } { { "lpm_or0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or0 ALU:inst\|lpm_or0:inst7 " "Info: Elaborating entity \"lpm_or0\" for hierarchy \"ALU:inst\|lpm_or0:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 736 2128 2192 800 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR ALU:inst\|lpm_or0:inst7\|LPM_OR:lpm_or_component " "Info: Elaborating entity \"LPM_OR\" for hierarchy \"ALU:inst\|lpm_or0:inst7\|LPM_OR:lpm_or_component\"" {  } { { "lpm_or0.vhd" "lpm_or_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or0.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_or0:inst7\|LPM_OR:lpm_or_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_or0:inst7\|LPM_OR:lpm_or_component\"" {  } { { "lpm_or0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or0.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_or0:inst7\|LPM_OR:lpm_or_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_or0:inst7\|LPM_OR:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Info: Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_or0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or0.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_xor0.vhd 2 1 " "Warning: Using design file lpm_xor0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_xor0-SYN " "Info: Found design unit 1: lpm_xor0-SYN" {  } { { "lpm_xor0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor0 " "Info: Found entity 1: lpm_xor0" {  } { { "lpm_xor0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor0 ALU:inst\|lpm_xor0:inst8 " "Info: Elaborating entity \"lpm_xor0\" for hierarchy \"ALU:inst\|lpm_xor0:inst8\"" {  } { { "ALU.bdf" "inst8" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 736 2248 2312 800 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR ALU:inst\|lpm_xor0:inst8\|LPM_XOR:lpm_xor_component " "Info: Elaborating entity \"LPM_XOR\" for hierarchy \"ALU:inst\|lpm_xor0:inst8\|LPM_XOR:lpm_xor_component\"" {  } { { "lpm_xor0.vhd" "lpm_xor_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor0.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_xor0:inst8\|LPM_XOR:lpm_xor_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_xor0:inst8\|LPM_XOR:lpm_xor_component\"" {  } { { "lpm_xor0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor0.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_xor0:inst8\|LPM_XOR:lpm_xor_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_xor0:inst8\|LPM_XOR:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Info: Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_xor0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor0.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode1.vhd 2 1 " "Warning: Using design file lpm_decode1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode1-SYN " "Info: Found design unit 1: lpm_decode1-SYN" {  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Info: Found entity 1: lpm_decode1" {  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 ALU:inst\|lpm_decode1:inst2 " "Info: Elaborating entity \"lpm_decode1\" for hierarchy \"ALU:inst\|lpm_decode1:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 1464 1816 1944 1592 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.vhd" "lpm_decode_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Info: Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s6f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s6f " "Info: Found entity 1: decode_s6f" {  } { { "db/decode_s6f.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/decode_s6f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s6f ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_s6f:auto_generated " "Info: Elaborating entity \"decode_s6f\" for hierarchy \"ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_s6f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs regs:inst17 " "Info: Elaborating entity \"regs\" for hierarchy \"regs:inst17\"" {  } { { "HC11_moc.bdf" "inst17" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 448 1456 1672 544 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux4 regs:inst17\|lpm_mux4:inst9 " "Info: Elaborating entity \"lpm_mux4\" for hierarchy \"regs:inst17\|lpm_mux4:inst9\"" {  } { { "regs.bdf" "inst9" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/regs.bdf" { { 328 1104 1240 456 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff7 regs:inst17\|lpm_ff7:inst8 " "Info: Elaborating entity \"lpm_ff7\" for hierarchy \"regs:inst17\|lpm_ff7:inst8\"" {  } { { "regs.bdf" "inst8" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/regs.bdf" { { 568 808 952 664 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.vhd 2 1 " "Warning: Using design file lpm_decode0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Info: Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 regs:inst17\|lpm_decode0:inst4 " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"regs:inst17\|lpm_decode0:inst4\"" {  } { { "regs.bdf" "inst4" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/regs.bdf" { { 360 504 632 504 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "lpm_decode_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Info: Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst6 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst6\"" {  } { { "HC11_moc.bdf" "inst6" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 680 512 680 808 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 PC:inst6\|lpm_mux0:inst " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"PC:inst6\|lpm_mux0:inst\"" {  } { { "PC.bdf" "inst" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/PC.bdf" { { 320 720 856 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "lpm_mux_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_73e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73e " "Info: Found entity 1: mux_73e" {  } { { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_73e PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\|mux_73e:auto_generated " "Info: Elaborating entity \"mux_73e\" for hierarchy \"PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\|mux_73e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff6 PC:inst6\|lpm_ff6:inst2 " "Info: Elaborating entity \"lpm_ff6\" for hierarchy \"PC:inst6\|lpm_ff6:inst2\"" {  } { { "PC.bdf" "inst2" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/PC.bdf" { { 520 728 872 616 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff6.vhd" "lpm_ff_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ff6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub0.vhd 2 1 " "Warning: Using design file lpm_add_sub0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Info: Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 PC:inst6\|lpm_add_sub0:inst6 " "Info: Elaborating entity \"lpm_add_sub0\" for hierarchy \"PC:inst6\|lpm_add_sub0:inst6\"" {  } { { "PC.bdf" "inst6" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/PC.bdf" { { 496 928 1088 592 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom1 lpm_rom1:OP_code " "Info: Elaborating entity \"lpm_rom1\" for hierarchy \"lpm_rom1:OP_code\"" {  } { { "HC11_moc.bdf" "OP_code" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 680 768 928 760 "OP_code" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom1:OP_code\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom1.vhd" "altsyncram_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom1:OP_code\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom1:OP_code\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file op_code.mif " "Info: Parameter \"init_file\" = \"op_code.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f671.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f671 " "Info: Found entity 1: altsyncram_f671" {  } { { "db/altsyncram_f671.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_f671.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f671 lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated " "Info: Elaborating entity \"altsyncram_f671\" for hierarchy \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_f671.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_f671.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 680 768 928 760 "OP_code" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_f671.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_f671.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 680 768 928 760 "OP_code" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_f671.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_f671.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 680 768 928 760 "OP_code" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_f671.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_f671.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 680 768 928 760 "OP_code" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_f671.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_f671.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 680 768 928 760 "OP_code" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_f671.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_f671.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 680 768 928 760 "OP_code" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_f671.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_f671.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 680 768 928 760 "OP_code" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_f671:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_f671.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_f671.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 680 768 928 760 "OP_code" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Flags\[3\] GND " "Warning (13410): Pin \"Flags\[3\]\" is stuck at GND" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 744 2176 2352 760 "Flags\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Flags\[2\] GND " "Warning (13410): Pin \"Flags\[2\]\" is stuck at GND" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 744 2176 2352 760 "Flags\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Flags\[1\] GND " "Warning (13410): Pin \"Flags\[1\]\" is stuck at GND" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 744 2176 2352 760 "Flags\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Flags\[0\] GND " "Warning (13410): Pin \"Flags\[0\]\" is stuck at GND" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 744 2176 2352 760 "Flags\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Warning: Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ld/cnt " "Warning (15610): No output dependent on input pin \"ld/cnt\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 720 224 392 736 "ld/cnt" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_rst " "Warning (15610): No output dependent on input pin \"pc_rst\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 752 224 392 768 "pc_rst" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SP\[7\] " "Warning (15610): No output dependent on input pin \"SP\[7\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SP\[6\] " "Warning (15610): No output dependent on input pin \"SP\[6\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SP\[5\] " "Warning (15610): No output dependent on input pin \"SP\[5\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SP\[4\] " "Warning (15610): No output dependent on input pin \"SP\[4\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SP\[3\] " "Warning (15610): No output dependent on input pin \"SP\[3\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SP\[2\] " "Warning (15610): No output dependent on input pin \"SP\[2\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SP\[1\] " "Warning (15610): No output dependent on input pin \"SP\[1\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SP\[0\] " "Warning (15610): No output dependent on input pin \"SP\[0\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Info: Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Info: Implemented 127 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 13:18:26 2017 " "Info: Processing ended: Thu Sep 14 13:18:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 13:18:27 2017 " "Info: Processing started: Thu Sep 14 13:18:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "HC11_moc EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"HC11_moc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "Warning: No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Flags\[3\] " "Info: Pin Flags\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 744 2176 2352 760 "Flags\[3..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Flags\[2\] " "Info: Pin Flags\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 744 2176 2352 760 "Flags\[3..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Flags\[1\] " "Info: Pin Flags\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 744 2176 2352 760 "Flags\[3..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Flags\[0\] " "Info: Pin Flags\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 744 2176 2352 760 "Flags\[3..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[7\] " "Info: Pin result\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 760 2176 2352 776 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[6\] " "Info: Pin result\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 760 2176 2352 776 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[5\] " "Info: Pin result\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 760 2176 2352 776 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Info: Pin result\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 760 2176 2352 776 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Info: Pin result\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 760 2176 2352 776 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Info: Pin result\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 760 2176 2352 776 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Info: Pin result\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 760 2176 2352 776 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Info: Pin result\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 760 2176 2352 776 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld/cnt " "Info: Pin ld/cnt not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ld/cnt } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 720 224 392 736 "ld/cnt" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld/cnt } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_rst " "Info: Pin pc_rst not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { pc_rst } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 752 224 392 768 "pc_rst" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[7\] " "Info: Pin SP\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[6\] " "Info: Pin SP\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[5\] " "Info: Pin SP\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[4\] " "Info: Pin SP\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[3\] " "Info: Pin SP\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[2\] " "Info: Pin SP\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[1\] " "Info: Pin SP\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[0\] " "Info: Pin SP\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 224 392 720 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_sel\[0\] " "Info: Pin ALU_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ALU_sel[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 1072 1136 1304 1088 "ALU_sel\[2..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_sel\[1\] " "Info: Pin ALU_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ALU_sel[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 1072 1136 1304 1088 "ALU_sel\[2..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_sel\[2\] " "Info: Pin ALU_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ALU_sel[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 1072 1136 1304 1088 "ALU_sel\[2..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_sel18\[1\] " "Info: Pin ALU_sel18\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ALU_sel18[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 1088 1136 1304 1104 "ALU_sel18\[2..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel18[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_sel18\[0\] " "Info: Pin ALU_sel18\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ALU_sel18[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 1088 1136 1304 1104 "ALU_sel18\[2..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel18[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_sel18\[2\] " "Info: Pin ALU_sel18\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ALU_sel18[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 1088 1136 1304 1104 "ALU_sel18\[2..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel18[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { clk } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T2 " "Info: Pin T2 not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { T2 } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 1056 1136 1304 1072 "T2" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T1 " "Info: Pin T1 not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { T1 } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 1040 1136 1304 1056 "T1" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { clk } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 3.3V 18 12 0 " "Info: Number of I/O pins in group: 30 (unused VREF, 3.3V VCCIO, 18 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\] register regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] -5.596 ns " "Info: Slack time is -5.596 ns between source register \"ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.761 ns + Largest register register " "Info: + Largest register to register requirement is 0.761 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.608 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clk~clkctrl 2 COMB Unassigned 56 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG Unassigned 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.608 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clk~clkctrl 2 COMB Unassigned 56 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG Unassigned 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.608 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clk~clkctrl 2 COMB Unassigned 56 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG Unassigned 6 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.608 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clk~clkctrl 2 COMB Unassigned 56 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG Unassigned 6 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns   " "Info:   Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns   " "Info:   Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.357 ns - Longest register register " "Info: - Longest register to register delay is 6.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.517 ns) 1.288 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~3 2 COMB Unassigned 2 " "Info: 2: + IC(0.771 ns) + CELL(0.517 ns) = 1.288 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.746 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~4 3 COMB Unassigned 1 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 1.746 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.322 ns) 2.963 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~2 4 COMB Unassigned 1 " "Info: 4: + IC(0.895 ns) + CELL(0.322 ns) = 2.963 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~4 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.545 ns) 3.873 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~3 5 COMB Unassigned 1 " "Info: 5: + IC(0.365 ns) + CELL(0.545 ns) = 3.873 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.545 ns) 5.109 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~4 6 COMB Unassigned 6 " "Info: 6: + IC(0.691 ns) + CELL(0.545 ns) = 5.109 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.096 ns) 6.357 ns regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] 7 REG Unassigned 1 " "Info: 7: + IC(1.152 ns) + CELL(0.096 ns) = 6.357 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.483 ns ( 39.06 % ) " "Info: Total cell delay = 2.483 ns ( 39.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.874 ns ( 60.94 % ) " "Info: Total interconnect delay = 3.874 ns ( 60.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.357 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~4 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.357 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~4 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.357 ns register register " "Info: Estimated most critical path is register to register delay of 6.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LAB_X36_Y18 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y18; Fanout = 6; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.517 ns) 1.288 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~3 2 COMB LAB_X37_Y18 2 " "Info: 2: + IC(0.771 ns) + CELL(0.517 ns) = 1.288 ns; Loc. = LAB_X37_Y18; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.746 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~4 3 COMB LAB_X37_Y18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 1.746 ns; Loc. = LAB_X37_Y18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|op_1~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.322 ns) 2.963 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~2 4 COMB LAB_X35_Y18 1 " "Info: 4: + IC(0.895 ns) + CELL(0.322 ns) = 2.963 ns; Loc. = LAB_X35_Y18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~4 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.545 ns) 3.873 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~3 5 COMB LAB_X36_Y18 1 " "Info: 5: + IC(0.365 ns) + CELL(0.545 ns) = 3.873 ns; Loc. = LAB_X36_Y18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.545 ns) 5.109 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~4 6 COMB LAB_X32_Y18 6 " "Info: 6: + IC(0.691 ns) + CELL(0.545 ns) = 5.109 ns; Loc. = LAB_X32_Y18; Fanout = 6; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.096 ns) 6.357 ns regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] 7 REG LAB_X35_Y18 1 " "Info: 7: + IC(1.152 ns) + CELL(0.096 ns) = 6.357 ns; Loc. = LAB_X35_Y18; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.483 ns ( 39.06 % ) " "Info: Total cell delay = 2.483 ns ( 39.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.874 ns ( 60.94 % ) " "Info: Total interconnect delay = 3.874 ns ( 60.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.357 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|op_1~4 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Warning: Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Flags\[3\] 0 " "Info: Pin \"Flags\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Flags\[2\] 0 " "Info: Pin \"Flags\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Flags\[1\] 0 " "Info: Pin \"Flags\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Flags\[0\] 0 " "Info: Pin \"Flags\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[7\] 0 " "Info: Pin \"result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[6\] 0 " "Info: Pin \"result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[5\] 0 " "Info: Pin \"result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[4\] 0 " "Info: Pin \"result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[3\] 0 " "Info: Pin \"result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[2\] 0 " "Info: Pin \"result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[1\] 0 " "Info: Pin \"result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[0\] 0 " "Info: Pin \"result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Flags\[3\] GND " "Info: Pin Flags\[3\] has GND driving its datain port" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 744 2176 2352 760 "Flags\[3..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Flags\[2\] GND " "Info: Pin Flags\[2\] has GND driving its datain port" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 744 2176 2352 760 "Flags\[3..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Flags\[1\] GND " "Info: Pin Flags\[1\] has GND driving its datain port" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 744 2176 2352 760 "Flags\[3..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Flags\[0\] GND " "Info: Pin Flags\[0\] has GND driving its datain port" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 744 2176 2352 760 "Flags\[3..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 13:18:30 2017 " "Info: Processing ended: Thu Sep 14 13:18:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 13:18:31 2017 " "Info: Processing started: Thu Sep 14 13:18:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 13:18:32 2017 " "Info: Processing ended: Thu Sep 14 13:18:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 13:18:32 2017 " "Info: Processing started: Thu Sep 14 13:18:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } } { "c:/quartus iii/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus iii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] register regs:inst17\|lpm_ff7:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] 164.47 MHz 6.08 ns Internal " "Info: Clock \"clk\" has Internal fmax of 164.47 MHz between source register \"ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"regs:inst17\|lpm_ff7:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (period= 6.08 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.841 ns + Longest register register " "Info: + Longest register to register delay is 5.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X37_Y18_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y18_N7; Fanout = 4; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.620 ns) 1.250 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~1 2 COMB LCCOMB_X36_Y18_N14 2 " "Info: 2: + IC(0.630 ns) + CELL(0.620 ns) = 1.250 ns; Loc. = LCCOMB_X36_Y18_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.330 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~3 3 COMB LCCOMB_X36_Y18_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.330 ns; Loc. = LCCOMB_X36_Y18_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.788 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~4 4 COMB LCCOMB_X36_Y18_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 1.788 ns; Loc. = LCCOMB_X36_Y18_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.322 ns) 2.901 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~2 5 COMB LCCOMB_X35_Y18_N18 1 " "Info: 5: + IC(0.791 ns) + CELL(0.322 ns) = 2.901 ns; Loc. = LCCOMB_X35_Y18_N18; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~4 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.178 ns) 3.607 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~3 6 COMB LCCOMB_X36_Y18_N6 1 " "Info: 6: + IC(0.528 ns) + CELL(0.178 ns) = 3.607 ns; Loc. = LCCOMB_X36_Y18_N6; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.178 ns) 4.594 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~4 7 COMB LCCOMB_X32_Y18_N0 6 " "Info: 7: + IC(0.809 ns) + CELL(0.178 ns) = 4.594 ns; Loc. = LCCOMB_X32_Y18_N0; Fanout = 6; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result2w~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.413 ns) 5.841 ns regs:inst17\|lpm_ff7:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] 8 REG LCFF_X35_Y18_N17 1 " "Info: 8: + IC(0.834 ns) + CELL(0.413 ns) = 5.841 ns; Loc. = LCFF_X35_Y18_N17; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 regs:inst17|lpm_ff7:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.249 ns ( 38.50 % ) " "Info: Total cell delay = 2.249 ns ( 38.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.592 ns ( 61.50 % ) " "Info: Total interconnect delay = 3.592 ns ( 61.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~4 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 regs:inst17|lpm_ff7:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~4 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 {} regs:inst17|lpm_ff7:inst5|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.630ns 0.000ns 0.000ns 0.791ns 0.528ns 0.809ns 0.834ns } { 0.000ns 0.620ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.854 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns regs:inst17\|lpm_ff7:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X35_Y18_N17 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X35_Y18_N17; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl regs:inst17|lpm_ff7:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:inst5|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X37_Y18_N7 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X37_Y18_N7; Fanout = 4; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:inst5|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~4 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 regs:inst17|lpm_ff7:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "5.841 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~4 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result2w~4 {} regs:inst17|lpm_ff7:inst5|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.630ns 0.000ns 0.000ns 0.791ns 0.528ns 0.809ns 0.834ns } { 0.000ns 0.620ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.413ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:inst5|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:inst5|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] ALU_sel\[1\] clk 9.190 ns register " "Info: tsu for register \"regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"ALU_sel\[1\]\", clock pin = \"clk\") is 9.190 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.082 ns + Longest pin register " "Info: + Longest pin to register delay is 12.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns ALU_sel\[1\] 1 PIN PIN_B15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_B15; Fanout = 6; PIN Node = 'ALU_sel\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel[1] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 1072 1136 1304 1088 "ALU_sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.764 ns) + CELL(0.461 ns) 7.058 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result7w~5 2 COMB LCCOMB_X34_Y18_N6 5 " "Info: 2: + IC(5.764 ns) + CELL(0.461 ns) = 7.058 ns; Loc. = LCCOMB_X34_Y18_N6; Fanout = 5; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result7w~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.225 ns" { ALU_sel[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.516 ns) 9.482 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~2 3 COMB LCCOMB_X37_Y18_N10 1 " "Info: 3: + IC(1.908 ns) + CELL(0.516 ns) = 9.482 ns; Loc. = LCCOMB_X37_Y18_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 9.949 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~3 4 COMB LCCOMB_X37_Y18_N12 1 " "Info: 4: + IC(0.289 ns) + CELL(0.178 ns) = 9.949 ns; Loc. = LCCOMB_X37_Y18_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.178 ns) 10.921 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~4 5 COMB LCCOMB_X34_Y18_N14 6 " "Info: 5: + IC(0.794 ns) + CELL(0.178 ns) = 10.921 ns; Loc. = LCCOMB_X34_Y18_N14; Fanout = 6; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.178 ns) 11.986 ns regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\]~feeder 6 COMB LCCOMB_X35_Y18_N22 1 " "Info: 6: + IC(0.887 ns) + CELL(0.178 ns) = 11.986 ns; Loc. = LCCOMB_X35_Y18_N22; Fanout = 1; COMB Node = 'regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\]~feeder'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.082 ns regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] 7 REG LCFF_X35_Y18_N23 1 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 12.082 ns; Loc. = LCFF_X35_Y18_N23; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5]~feeder regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.440 ns ( 20.20 % ) " "Info: Total cell delay = 2.440 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.642 ns ( 79.80 % ) " "Info: Total interconnect delay = 9.642 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "12.082 ns" { ALU_sel[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5]~feeder regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "12.082 ns" { ALU_sel[1] {} ALU_sel[1]~combout {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 {} regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5]~feeder {} regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 5.764ns 1.908ns 0.289ns 0.794ns 0.887ns 0.000ns } { 0.000ns 0.833ns 0.461ns 0.516ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X35_Y18_N23 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X35_Y18_N23; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "12.082 ns" { ALU_sel[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5]~feeder regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "12.082 ns" { ALU_sel[1] {} ALU_sel[1]~combout {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 {} regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5]~feeder {} regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 5.764ns 1.908ns 0.289ns 0.794ns 0.887ns 0.000ns } { 0.000ns 0.833ns 0.461ns 0.516ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:inst7|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk result\[5\] ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 12.313 ns register " "Info: tco from clock \"clk\" to destination pin \"result\[5\]\" through register \"ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 12.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X37_Y18_N7 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X37_Y18_N7; Fanout = 4; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.182 ns + Longest register pin " "Info: + Longest register to pin delay is 9.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X37_Y18_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y18_N7; Fanout = 4; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.630 ns) + CELL(0.620 ns) 1.250 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~1 2 COMB LCCOMB_X36_Y18_N14 2 " "Info: 2: + IC(0.630 ns) + CELL(0.620 ns) = 1.250 ns; Loc. = LCCOMB_X36_Y18_N14; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.330 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~3 3 COMB LCCOMB_X36_Y18_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.330 ns; Loc. = LCCOMB_X36_Y18_N16; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.410 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~5 4 COMB LCCOMB_X36_Y18_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.410 ns; Loc. = LCCOMB_X36_Y18_N18; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.490 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~7 5 COMB LCCOMB_X36_Y18_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.490 ns; Loc. = LCCOMB_X36_Y18_N20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~7'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~5 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.570 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~9 6 COMB LCCOMB_X36_Y18_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.570 ns; Loc. = LCCOMB_X36_Y18_N22; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~9'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~7 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.028 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~10 7 COMB LCCOMB_X36_Y18_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 2.028 ns; Loc. = LCCOMB_X36_Y18_N24; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|op_1~10'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~9 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.178 ns) 3.005 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~2 8 COMB LCCOMB_X37_Y18_N10 1 " "Info: 8: + IC(0.799 ns) + CELL(0.178 ns) = 3.005 ns; Loc. = LCCOMB_X37_Y18_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~10 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 3.472 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~3 9 COMB LCCOMB_X37_Y18_N12 1 " "Info: 9: + IC(0.289 ns) + CELL(0.178 ns) = 3.472 ns; Loc. = LCCOMB_X37_Y18_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.178 ns) 4.444 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~4 10 COMB LCCOMB_X34_Y18_N14 6 " "Info: 10: + IC(0.794 ns) + CELL(0.178 ns) = 4.444 ns; Loc. = LCCOMB_X34_Y18_N14; Fanout = 6; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.752 ns) + CELL(2.986 ns) 9.182 ns result\[5\] 11 PIN PIN_F14 0 " "Info: 11: + IC(1.752 ns) + CELL(2.986 ns) = 9.182 ns; Loc. = PIN_F14; Fanout = 0; PIN Node = 'result\[5\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "4.738 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 result[5] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 760 2176 2352 776 "result\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.918 ns ( 53.56 % ) " "Info: Total cell delay = 4.918 ns ( 53.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.264 ns ( 46.44 % ) " "Info: Total interconnect delay = 4.264 ns ( 46.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.182 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~5 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~7 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~9 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~10 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 result[5] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.182 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~5 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~7 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~9 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~10 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 {} result[5] {} } { 0.000ns 0.630ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.799ns 0.289ns 0.794ns 1.752ns } { 0.000ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.182 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~5 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~7 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~9 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~10 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 result[5] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.182 ns" { ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~1 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~3 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~5 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~7 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~9 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|op_1~10 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 {} result[5] {} } { 0.000ns 0.630ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.799ns 0.289ns 0.794ns 1.752ns } { 0.000ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.178ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ALU_sel\[1\] result\[5\] 15.659 ns Longest " "Info: Longest tpd from source pin \"ALU_sel\[1\]\" to destination pin \"result\[5\]\" is 15.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns ALU_sel\[1\] 1 PIN PIN_B15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_B15; Fanout = 6; PIN Node = 'ALU_sel\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel[1] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 1072 1136 1304 1088 "ALU_sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.764 ns) + CELL(0.461 ns) 7.058 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result7w~5 2 COMB LCCOMB_X34_Y18_N6 5 " "Info: 2: + IC(5.764 ns) + CELL(0.461 ns) = 7.058 ns; Loc. = LCCOMB_X34_Y18_N6; Fanout = 5; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result7w~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.225 ns" { ALU_sel[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.908 ns) + CELL(0.516 ns) 9.482 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~2 3 COMB LCCOMB_X37_Y18_N10 1 " "Info: 3: + IC(1.908 ns) + CELL(0.516 ns) = 9.482 ns; Loc. = LCCOMB_X37_Y18_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 9.949 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~3 4 COMB LCCOMB_X37_Y18_N12 1 " "Info: 4: + IC(0.289 ns) + CELL(0.178 ns) = 9.949 ns; Loc. = LCCOMB_X37_Y18_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.178 ns) 10.921 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~4 5 COMB LCCOMB_X34_Y18_N14 6 " "Info: 5: + IC(0.794 ns) + CELL(0.178 ns) = 10.921 ns; Loc. = LCCOMB_X34_Y18_N14; Fanout = 6; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result5w~4'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.752 ns) + CELL(2.986 ns) 15.659 ns result\[5\] 6 PIN PIN_F14 0 " "Info: 6: + IC(1.752 ns) + CELL(2.986 ns) = 15.659 ns; Loc. = PIN_F14; Fanout = 0; PIN Node = 'result\[5\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "4.738 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 result[5] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 760 2176 2352 776 "result\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.152 ns ( 32.90 % ) " "Info: Total cell delay = 5.152 ns ( 32.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.507 ns ( 67.10 % ) " "Info: Total interconnect delay = 10.507 ns ( 67.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "15.659 ns" { ALU_sel[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 result[5] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "15.659 ns" { ALU_sel[1] {} ALU_sel[1]~combout {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result7w~5 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~2 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~3 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result5w~4 {} result[5] {} } { 0.000ns 0.000ns 5.764ns 1.908ns 0.289ns 0.794ns 1.752ns } { 0.000ns 0.833ns 0.461ns 0.516ns 0.178ns 0.178ns 2.986ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\] ALU_sel18\[2\] clk -3.663 ns register " "Info: th for register \"ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"ALU_sel18\[2\]\", clock pin = \"clk\") is -3.663 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 736 224 392 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X36_Y18_N31 6 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X36_Y18_N31; Fanout = 6; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.803 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns ALU_sel18\[2\] 1 PIN PIN_J15 13 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J15; Fanout = 13; PIN Node = 'ALU_sel18\[2\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_sel18[2] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 1088 1136 1304 1104 "ALU_sel18\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.665 ns) + CELL(0.178 ns) 6.707 ns regs:inst17\|lpm_mux4:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result4w~2 2 COMB LCCOMB_X36_Y18_N30 2 " "Info: 2: + IC(5.665 ns) + CELL(0.178 ns) = 6.707 ns; Loc. = LCCOMB_X36_Y18_N30; Fanout = 2; COMB Node = 'regs:inst17\|lpm_mux4:inst9\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result4w~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.843 ns" { ALU_sel18[2] regs:inst17|lpm_mux4:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~2 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.803 ns ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X36_Y18_N31 6 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.803 ns; Loc. = LCFF_X36_Y18_N31; Fanout = 6; REG Node = 'ALU:inst\|lpm_ff2:inst4\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { regs:inst17|lpm_mux4:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~2 ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 16.73 % ) " "Info: Total cell delay = 1.138 ns ( 16.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.665 ns ( 83.27 % ) " "Info: Total interconnect delay = 5.665 ns ( 83.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { ALU_sel18[2] regs:inst17|lpm_mux4:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~2 ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.803 ns" { ALU_sel18[2] {} ALU_sel18[2]~combout {} regs:inst17|lpm_mux4:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~2 {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 5.665ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { ALU_sel18[2] regs:inst17|lpm_mux4:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~2 ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.803 ns" { ALU_sel18[2] {} ALU_sel18[2]~combout {} regs:inst17|lpm_mux4:inst9|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~2 {} ALU:inst|lpm_ff2:inst4|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 5.665ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 13:18:33 2017 " "Info: Processing ended: Thu Sep 14 13:18:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Info: Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
