{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742806288646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742806288650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 16:51:28 2025 " "Processing started: Mon Mar 24 16:51:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742806288650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806288650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806288650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742806288883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742806288883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk_1Hz CLK_1Hz chengfaqi.v(15) " "Verilog HDL Declaration information at chengfaqi.v(15): object \"clk_1Hz\" differs only in case from object \"CLK_1Hz\" in the same scope" {  } { { "UserCode/chengfaqi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742806295419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk_1000Hz CLK_1000Hz chengfaqi.v(22) " "Verilog HDL Declaration information at chengfaqi.v(22): object \"clk_1000Hz\" differs only in case from object \"CLK_1000Hz\" in the same scope" {  } { { "UserCode/chengfaqi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742806295419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usercode/chengfaqi.v 1 1 " "Found 1 design units, including 1 entities, in source file usercode/chengfaqi.v" { { "Info" "ISGN_ENTITY_NAME" "1 chengfaqi " "Found entity 1: chengfaqi" {  } { { "UserCode/chengfaqi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806295420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806295420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usercode/muxa.v 1 1 " "Found 1 design units, including 1 entities, in source file usercode/muxa.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxa " "Found entity 1: muxa" {  } { { "UserCode/muxa.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/muxa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806295421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806295421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FrequencyDivider.v(11) " "Verilog HDL information at FrequencyDivider.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "UserCode/FrequencyDivider.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/FrequencyDivider.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742806295421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usercode/frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file usercode/frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "UserCode/FrequencyDivider.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/FrequencyDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806295421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806295421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usercode/ecode.v 1 1 " "Found 1 design units, including 1 entities, in source file usercode/ecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecode " "Found entity 1: ecode" {  } { { "UserCode/ecode.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/ecode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806295424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806295424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usercode/dtob.v 0 0 " "Found 0 design units, including 0 entities, in source file usercode/dtob.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806295425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usercode/decl7s.v 1 1 " "Found 1 design units, including 1 entities, in source file usercode/decl7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 decl7s " "Found entity 1: decl7s" {  } { { "UserCode/decl7s.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/decl7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806295425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806295425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.v 1 1 " "Found 1 design units, including 1 entities, in source file multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/multi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806295428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806295428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chengfaqi " "Elaborating entity \"chengfaqi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742806295454 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy_wire chengfaqi.v(74) " "Verilog HDL or VHDL warning at chengfaqi.v(74): object \"dummy_wire\" assigned a value but never read" {  } { { "UserCode/chengfaqi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742806295457 "|chengfaqi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chengfaqi.v(34) " "Verilog HDL assignment warning at chengfaqi.v(34): truncated value with size 32 to match size of target (3)" {  } { { "UserCode/chengfaqi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742806295458 "|chengfaqi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "116 32 chengfaqi.v(44) " "Verilog HDL assignment warning at chengfaqi.v(44): truncated value with size 116 to match size of target (32)" {  } { { "UserCode/chengfaqi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742806295458 "|chengfaqi"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "乘法器模块初始化完成！ chengfaqi.v(70) " "Verilog HDL Display System Task info at chengfaqi.v(70): 乘法器模块初始化完成！" {  } { { "UserCode/chengfaqi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 70 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806295458 "|chengfaqi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:CLK_1Hz " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:CLK_1Hz\"" {  } { { "UserCode/chengfaqi.v" "CLK_1Hz" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806295473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:CLK_1000Hz " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:CLK_1000Hz\"" {  } { { "UserCode/chengfaqi.v" "CLK_1000Hz" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806295477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi multi:multi_inst " "Elaborating entity \"multi\" for hierarchy \"multi:multi_inst\"" {  } { { "UserCode/chengfaqi.v" "multi_inst" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806295486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram multi:multi_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"multi:multi_inst\|altsyncram:altsyncram_component\"" {  } { { "multi.v" "altsyncram_component" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/multi.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806295535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multi:multi_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"multi:multi_inst\|altsyncram:altsyncram_component\"" {  } { { "multi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/multi.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806295543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multi:multi_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"multi:multi_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806295543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806295543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806295543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./UserCode/multi.mif " "Parameter \"init_file\" = \"./UserCode/multi.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806295543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806295543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806295543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806295543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806295543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806295543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806295543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806295543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806295543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806295543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806295543 ""}  } { { "multi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/multi.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742806295543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fqc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fqc1 " "Found entity 1: altsyncram_fqc1" {  } { { "db/altsyncram_fqc1.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/altsyncram_fqc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806295578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806295578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fqc1 multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated " "Elaborating entity \"altsyncram_fqc1\" for hierarchy \"multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806295579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8e2 " "Found entity 1: altsyncram_s8e2" {  } { { "db/altsyncram_s8e2.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/altsyncram_s8e2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806295610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806295610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8e2 multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\|altsyncram_s8e2:altsyncram1 " "Elaborating entity \"altsyncram_s8e2\" for hierarchy \"multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\|altsyncram_s8e2:altsyncram1\"" {  } { { "db/altsyncram_fqc1.tdf" "altsyncram1" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/altsyncram_fqc1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806295610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fqc1.tdf" "mgl_prim2" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/altsyncram_fqc1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806295997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fqc1.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/altsyncram_fqc1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806296006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806296006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806296006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806296006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928817 " "Parameter \"NODE_NAME\" = \"1380928817\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806296006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806296006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806296006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806296006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806296006 ""}  } { { "db/altsyncram_fqc1.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/altsyncram_fqc1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742806296006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806296108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806296214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"multi:multi_inst\|altsyncram:altsyncram_component\|altsyncram_fqc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/othersoftware/quartus18/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806296316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecode ecode:ecode_inst " "Elaborating entity \"ecode\" for hierarchy \"ecode:ecode_inst\"" {  } { { "UserCode/chengfaqi.v" "ecode_inst" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806296355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxa muxa:muxa_inst " "Elaborating entity \"muxa\" for hierarchy \"muxa:muxa_inst\"" {  } { { "UserCode/chengfaqi.v" "muxa_inst" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806296358 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y muxa.v(7) " "Verilog HDL Always Construct warning at muxa.v(7): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "UserCode/muxa.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/muxa.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742806296358 "|chengfaqi|muxa:muxa_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DP muxa.v(7) " "Verilog HDL Always Construct warning at muxa.v(7): inferring latch(es) for variable \"DP\", which holds its previous value in one or more paths through the always construct" {  } { { "UserCode/muxa.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/muxa.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742806296359 "|chengfaqi|muxa:muxa_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DP muxa.v(10) " "Inferred latch for \"DP\" at muxa.v(10)" {  } { { "UserCode/muxa.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/muxa.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806296359 "|chengfaqi|muxa:muxa_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] muxa.v(10) " "Inferred latch for \"Y\[0\]\" at muxa.v(10)" {  } { { "UserCode/muxa.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/muxa.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806296359 "|chengfaqi|muxa:muxa_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] muxa.v(10) " "Inferred latch for \"Y\[1\]\" at muxa.v(10)" {  } { { "UserCode/muxa.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/muxa.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806296359 "|chengfaqi|muxa:muxa_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] muxa.v(10) " "Inferred latch for \"Y\[2\]\" at muxa.v(10)" {  } { { "UserCode/muxa.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/muxa.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806296359 "|chengfaqi|muxa:muxa_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] muxa.v(10) " "Inferred latch for \"Y\[3\]\" at muxa.v(10)" {  } { { "UserCode/muxa.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/muxa.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806296359 "|chengfaqi|muxa:muxa_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decl7s decl7s:decl7s_inst " "Elaborating entity \"decl7s\" for hierarchy \"decl7s:decl7s_inst\"" {  } { { "UserCode/chengfaqi.v" "decl7s_inst" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806296363 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1742806296508 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.03.24.16:51:39 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2025.03.24.16:51:39 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806299289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806301614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806301723 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806304995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806305086 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806305177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806305282 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806305286 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806305287 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1742806306016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806306188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806306188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806306265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806306265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806306268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806306268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806306321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806306321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806306402 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806306402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806306402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806306458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806306458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxa:muxa_inst\|Y\[3\] " "LATCH primitive \"muxa:muxa_inst\|Y\[3\]\" is permanently enabled" {  } { { "UserCode/muxa.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/muxa.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1742806307221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxa:muxa_inst\|Y\[2\] " "LATCH primitive \"muxa:muxa_inst\|Y\[2\]\" is permanently enabled" {  } { { "UserCode/muxa.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/muxa.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1742806307221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxa:muxa_inst\|Y\[1\] " "LATCH primitive \"muxa:muxa_inst\|Y\[1\]\" is permanently enabled" {  } { { "UserCode/muxa.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/muxa.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1742806307221 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxa:muxa_inst\|Y\[0\] " "LATCH primitive \"muxa:muxa_inst\|Y\[0\]\" is permanently enabled" {  } { { "UserCode/muxa.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/muxa.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1742806307221 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "UserCode/chengfaqi.v" "Mod0" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742806307271 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1742806307271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "UserCode/chengfaqi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806307304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806307304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806307304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806307304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742806307304 ""}  } { { "UserCode/chengfaqi.v" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/UserCode/chengfaqi.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742806307304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806307332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806307332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806307345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806307345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806307359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806307359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806307396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806307396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742806307426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806307426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806307749 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/output_files/lab2.map.smsg " "Generated suppressed messages file D:/Game/Computer Science/FPGA Doc/DigtalExperiments2/lab2/lab201HaoQi/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806308255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742806308874 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742806308874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "396 " "Implemented 396 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742806308964 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742806308964 ""} { "Info" "ICUT_CUT_TM_LCELLS" "350 " "Implemented 350 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742806308964 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1742806308964 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742806308964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742806308975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 16:51:48 2025 " "Processing ended: Mon Mar 24 16:51:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742806308975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742806308975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742806308975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742806308975 ""}
