// -*- buffer-read-only:t -*- 
// ======================================================================
//
// ======================================================================
#ifndef __daqana_mod_TrkFragmentAna_hh__
#define __daqana_mod_TrkFragmentAna_hh__

// ROOT includes
#include "TH1F.h"
//#include "TFolder.h"

#include "art/Framework/Core/EDAnalyzer.h"
#include "art/Framework/Principal/Event.h"
#include "art/Framework/Principal/Handle.h"
#include "art/Framework/Services/Registry/ServiceHandle.h"
#include "art_root_io/TFileDirectory.h"
#include "art_root_io/TFileService.h"

#ifndef __CLING__
#include "fhiclcpp/ParameterSet.h"
#else
namespace fhiclcpp {
  class ParameterSet;
};
#endif

#include "artdaq-core-mu2e/Data/TrackerDataDecoder.hh"
#include "artdaq-core/Data/Fragment.hh"

// Mu2e includes
#include "Offline/DataProducts/inc/StrawId.hh"
#include "Offline/DataProducts/inc/TrkTypes.hh"

// #include "Stntuple/print/TAnaDump.hh"
#include "Stntuple/mod/THistModule.hh"

#include <iostream>
#include <memory>
#include <string>

#include "daqana/mod/WfParam_t.hh"

// ======================================================================
namespace mu2e {

  class TrkFragmentAna : public THistModule {

    enum {
      kNChannels         = 96,
      kMaxNLinks         =  6,
      kMaxNHWfPerChannel = 10,
      kMaxStations       =  1       // for now, just make it an array
    };

    int kEvtMax{10000000};
    
    enum {
      kNEventHistSets    =  10,
      kNStationHistSets  = 100       // for now, just make it an array
    };

    enum {
      kNBytesErrorBit     = 0x0001,  // not very well defined
      kNWfsErrorBit       = 0x0002,  // wrong number of ADC samples
      kLinkIDErrorBit     = 0x0004,  // link ID    error bit
      kChIDErrorBit       = 0x0008,  // channel ID error bit
      kNChHitsErrorBit    = 0x0010,  // nhits > kMaxNHWfPerChannel
      kHitErrorBit        = 0x0100,  // hit error reported by the digi FPGA
      kAdcPatternErrorBit = 0x0200,  // wrong ADC pattern
      
      kNErrorBits         = 7
    };

    enum {
      kRocPattern1        = 1,
      kDigiCheckerBoard   = 4
    };

  public:

    // struct WfParam_t {
    //   int   fs;                         // first sample above _minPulseHeight
    //   float bl;                         // baseline
    //   float ph;                         // pulse height
    //   float q;                          // Q(positive)
    //   float qt;                         // Q(tail)
    // };
//-----------------------------------------------------------------------------
// subevent header is 3 packets
//-----------------------------------------------------------------------------
    struct SubEventHeader_t {
                                        // packet #1 
      uint32_t       byteCount   : 24;    
      uint16_t       unused      :  8;
      uint16_t       eventTag[3]     ;
      uint16_t       numRocs     :  8;
      uint8_t        eventMode[5]    ;
                                        // packet #2
      uint8_t        dtcMacByte0     ;
      uint8_t        dtcMacByte2     ;
      uint8_t        evbMode         ;
      uint8_t        dtcID           ;
      uint8_t        subsystemID :  3;
      uint32_t       unused2     : 29;
      uint8_t        linkStatus[6]   ;
      uint8_t        version         ;
      uint8_t        rf0Tdc          ;
                                        // packet #3
      uint16_t       link4Lat        ;
      uint16_t       link5Lat        ;
      uint16_t       unused3[2]      ;
      uint16_t       link0Lat        ;
      uint16_t       link1Lat        ;
      uint16_t       link2Lat        ;
      uint16_t       link3Lat        ;
    };

    struct DtcDMAPacket_t {              // 2 16-byte words
      uint16_t       byteCount   : 16;   ///< Byte count of current block
      uint8_t        subsystemID :  4;   ///< Hop count
      uint16_t       packetType  :  4;   ///< Packet type               DTC_PacketType
      uint16_t       ROCID       :  3;   ///< Link identifier of packet DTC_LinkID
      uint16_t       unused      :  4;
      bool           valid       :  1;   ///< Whether the DTC believes the packet to be valid
    };

    struct RocDataHeaderPacket_t {            // 8 16-byte words in total
                                              // 16-bit word 0
      uint16_t            byteCount    : 16;
                                              // 16-bit word 1
      uint16_t            unused       : 4;
      uint16_t            packetType   : 4;
      uint16_t            linkID       : 3;
      uint16_t            DtcErrors    : 4;
      uint16_t            valid        : 1;
                                              // 16-bit word 2
      uint16_t            packetCount  : 11;
      uint16_t            unused2      : 2;
      uint16_t            subsystemID  : 3;
                                              // 16-bit words 3-5
      uint16_t            eventTag[3];
                                              // 16-bit word 6
      uint8_t             status       : 8;
      uint8_t             version      : 8;
                                              // 16-bit word 7
      uint8_t             dtcID        : 8;
      uint8_t             onSpill      : 1;
      uint8_t             subrun       : 2;
      uint8_t             eventMode    : 5;
                                              // decoding status
      
      int                 empty     () { return (status & 0x01) == 0; }
      int                 invalid_dr() { return (status & 0x02); }
      int                 corrupt   () { return (status & 0x04); }
      int                 timeout   () { return (status & 0x08); }
      int                 overflow  () { return (status & 0x10); }
      
      int                 error_code() { return (status & 0x1e); }
    };

    struct DtcDataBlock_t : public RocDataHeaderPacket_t {
      uint16_t            hitData[10000];
    };

    struct ChannelHist_t {
      TH1F*         nhits;
      TH1F*         time[2];
      TH1F*         t0  [2];            // early times in ns
      TH1F*         t1  [2];            // late  times in ns
      TH1F*         tot [2];
      TH1F*         pmp;
      TH1F*         dt01[2];            // T0-T1 for each hit, with different binning
      TH1F*         dt0150;             // T0-T1 for each hit, for ph>50
      TH1F*         dt0;                // T0 distance between the two consequtive pulses
      TH1F*         dt1;                // T1 distance between the two consequtive pulses
      TH1F*         dt2;                // T2 = (dt1+dt2)/2
      TH1F*         dt0r;               // T0(ich,0)-T0(ref,0)
      TH1F*         dt1r;               // T1(ich,0)-distance between the two pulses (if more than one)

      TH1F*         fsample;
      TH1F*         bline;
      TH1F*         pheight;
      TH1F*         q;                  // waveform charge Q
      TH1F*         qt;                 // tail charge Qt
      TH1F*         qtq;                // Qt/Q

      TH1F*         raw_wf[kMaxNHWfPerChannel];
      TH1F*         wf    [kMaxNHWfPerChannel];
    };
                                        // per-ROC histograms
    struct EventHist_t {
      TH1F*         nbtot;
      TH1F*         nfrag;
      TH1F*         nhits;
      TH1F*         fsize;
      TH1F*         n_nb_errors;
      TH1F*         n_nwfs_errors;
      TH1F*         n_linkid_errors;
      TH1F*         n_chid_errors;
      TH1F*         n_nchh_errors;
      TH1F*         valid;

      TH1F*         error_code;
      TH1F*         nerr_tot;

      TH1F*         n_empty;
      TH1F*         n_invalid_dr;
      TH1F*         n_corrupt;
      TH1F*         n_timeouts;
      TH1F*         n_overflows;

      TH1F*         nerr_vs_evt;
      TH1F*         eflg_vs_evt;
      TH1F*         nevt_vs_evt;
    };

    struct RocHist_t {
      TH1F*         nbytes;
      TH1F*         npackets;
      TH1F*         nhits;
      TH1F*         nh100;              // requires waveform processing
      TH1F*         valid;
      TH1F*         error_code;  // ROC error code

      TH1F*         n_empty;
      TH1F*         n_invalid_dr;
      TH1F*         n_corrupt;
      TH1F*         n_timeouts;
      TH1F*         n_overflows;

      TH1F*         nerr_tot;
      TH1F*         nerr_vs_evt;
      TH1F*         eflg_vs_evt;
      TH1F*         nht_vs_evt;
      TH1F*         nhm_vs_evt;
      TH1F*         ntmo_vs_evt;        // N(timeouts) vs event
      TH1F*         novr_vs_evt;        // N(buffer overflows) vs event

      TH2F*         nh_vs_ch;
      TH2F*         nh_vs_adc0;

      TH2F*         dt0r_vs_ch;
      TH2F*         dt1r_vs_ch;
                                        // time difference between the two reference channels,
                                        // each TDC separately
      TH1F*         dt0r01;
      TH1F*         dt1r01;

      TH2F*         dt0rc_vs_ch[2];
      TH2F*         dt1rc_vs_ch[2];

      TH2F*         dt0rc_vs_adc[2];
      TH2F*         dt1rc_vs_adc[2];

      TH1F*         nhits_vs_ich;
      TH1F*         nhits_vs_adc[2];

      TProfile*     fs_vs_ich;
      TProfile*     bl_vs_ich;
      TProfile*     ph_vs_ich;
      TProfile*     q_vs_ich;
      TProfile*     qt_vs_ich;
      TProfile*     qtq_vs_ich;

      TH1F*         pheight;          // pulse height for all straws, filled in the end of the job

      ChannelHist_t channel[kNChannels];
    };

//-----------------------------------------------------------------------------
// multiple DTC's
//-----------------------------------------------------------------------------
    struct DtcHist_t {
      RocHist_t     roc[kMaxNLinks];
    };

    struct StationHist_t {
      DtcHist_t     dtc[2];
    };

    struct Hist_t {
      EventHist_t*   event  [kNEventHistSets  ];
      StationHist_t* station[kNStationHistSets];
    };
    
    struct ChannelData_t {
      float    dt0r;                     // time dist btw this channel and an FPGA reference channel, TDC0, ns
      float    dt1r;                     // time dist btw this channel and an FPGA reference channel, TDC1, ns
      float    dt0r_c;                   // the same, corrected for the FPGA-specific generator time offset
      float    dt1r_c;
      
      std::vector<TrackerDataDecoder::TrackerDataPacket*> hit;
      std::vector<WfParam_t>                              wp;

      int nhits() { return hit.size(); }
    };

    struct RocData_t {
      int       link;
      int       size;
      int       nhits;
      int       nh100;                  // nhits with PH>100
      int       nbytes;
      int       npackets;
      int       valid;
      int       dtc_id;
      int       dtcIndex;
      
      int       n_empty;
      int       n_invalid_dr;
      int       n_corrupt;              // 
      int       n_timeouts;             // 0 or 1
      int       n_overflows;
      int       error_code;             // anything but not-empty a byte..

      int       nerr_tot;
      
      ChannelData_t  channel[kNChannels];
      ChannelData_t* ref_ch [2];

      float     dt0r01;                 // time difference between the two reference channels, TDC0, ns
      float     dt1r01;                 // time difference between the two reference channels, TDC1, ns
    };

    struct StationData_t {
      int       dtcid[2];
      int       nbytes[2];
      int       nhits[2];
      int       error[2];
      RocData_t roc[2][6];
      
      int       n_empty;
      int       n_invalid_dr;
      int       n_corrupt;
      int       n_timeouts;
      int       n_overflows;
    };
                                        // pointer to the raw event data
    struct FragmentData_t {
      int       nbytes;
    };

    struct EventData_t {
      const art::Event*  _event;

      int           nbtot;                  // total nbytes
      int           nhtot;
      int           nfrag;
      int           valid;
      
      int           n_nb_errors;     // 0x01 : wrong event size
      int           n_nwfs_errors;   // 0x02 : hit reported too many wafeform samples
      int           n_linkid_errors; // 0x04 : hit reported wrond channel ID
      int           n_chid_errors;   // 0x08 : hit reported wrond channel ID
      int           n_nchh_errors;   // 0x10 : too many hits in one channel
      
      int           n_empty;
      int           n_invalid_dr;
      int           n_corrupt;
      int           n_timeouts;
      int           n_overflows;
      int           error_code;
      int           nerr_tot;

      StationData_t station[kMaxStations];

      std::vector<FragmentData_t> fragments;
    } _edata;

    struct DebugPars_t {
      int   dtcIndex;
      int   link;
      int   chID;
      float tMin;
      float tMax;
    } _debugPars;

    std::vector<int> _debugChannels;

    // struct Config {
    //   fhicl::Atom<int>               diagLevel{fhicl::Name("diagLevel"), fhicl::Comment("diagnostic level")};
    //   fhicl::Atom<int>               parseTRK {fhicl::Name("parseTRK" ), fhicl::Comment("parseTRK"        )};
    //   fhicl::Atom<art::InputTag>     trkTag   {fhicl::Name("trkTag"   ), fhicl::Comment("trkTag"          )};
    //   fhicl::Table<TAnaDump::Config> tAnaDump {fhicl::Name("tAnaDump" ), fhichl::Comment("Diag plugin"    )};
    // };
//-----------------------------------------------------------------------------
// data part
//-----------------------------------------------------------------------------
                                        // in reality, this is the fragment data, 
                                        // an event can contain multiple fragments
    DtcDataBlock_t*  _trkFragment;
//-----------------------------------------------------------------------------
// talk-to parameters
//-----------------------------------------------------------------------------
    int              _debugMode;
    int              _minNBytes;
    int              _maxNBytes;
    //    int              _dataHeaderOffset;
    std::vector<int>  _activeLinks_0;
    std::vector<int>  _activeLinks_1;
    std::vector<int>*_activeLinks[2];         // active links - connected ROCs

    std::vector<std::string> _panelName;    // 12 panel names

    std::vector<int> _refChCal;               // reference channel on CAL side FPGA
    std::vector<int> _refChHV;                // reference channel on HV  side FPGA
    art::InputTag    _trkfCollTag;
    int              _analyzeFragments;
    int              _maxFragmentSize;
    int              _pulserFrequency;          // in kHz, either 60 or 250

    int              _timeWindow;               // time window (spacing between the two EWMs for a given run)
    int              _nADCPackets;              // number of waveform packets
    int              _nSamples;
    int              _np_per_hit;
    int              _nSamplesBL;               // number of first samples used to determine the baseline
    float            _minPulseHeight;           // threshold for the charge integration;
    int              _nStations;
    int              _minNErrors;               // min number of errros for printout on bit3
    int              _errorCode;                // errorCode to print
    int              _validateAdcPatterns;      //
    int              _fillHistograms;           // <=0 : don't
    int              _fillWaveformHistograms;   // <=0 : don't
    int              _rocDataFormat;            // digis, patterns, etc
    int              _dtcHeaderPresent;         // true for runs > 106546
//-----------------------------------------------------------------------------
// the rest, use the same reference channels for different DTCs - the ROC FW is the same
//-----------------------------------------------------------------------------
    int              _nActiveLinks[2];
    int              _referenceChannel[kMaxNLinks][2];
    
    int              _adc_index_0 [kNChannels]; // seq num of the channel 'i' in the readout sequence
    // int              _adc_index_1 [kNChannels]; // fixed map, seq num of the channel 'i' in the readout sequence
    double           _gen_offset  [kNChannels];

    double           _freq;           // generator frequency, defined by the run number
    double           _dt;             // expected distance between the two pulses
    double           _tdc_bin;        // 
    double           _tdc_bin_ns;     // TDC bin, in nanoseconds
    int              _initialized;    // histograms are booked in beginRun, protect ...
    //    int              _idtc;           // fragment number, today - proxy to the DTC ID
    int              _station;

    Hist_t           _hist;
//-----------------------------------------------------------------------------
// 
//-----------------------------------------------------------------------------
    explicit TrkFragmentAna(fhicl::ParameterSet const& pset);
    // explicit TrkFragmentAna(const art::EDAnalyzer::Table<Config>& config);
    virtual ~TrkFragmentAna() {}
    
    virtual void analyze (const art::Event& e) override;
    virtual void beginRun(const art::Run& ARun) override;

    virtual void beginJob() override;
    virtual void endJob  () override;
    
    void         analyze_dtc_fragment(const art::Event& e, const artdaq::Fragment* Fragment);
    void         analyze_roc_data    (RocDataHeaderPacket_t* Dh, RocData_t* Rd);
    void         analyze_roc_patterns(RocDataHeaderPacket_t* Dh, RocData_t* Rd);

    void         book_channel_histograms(art::TFileDirectory* Dir, int RunNumber, ChannelHist_t* Hist,
                                         int IDtc, int Link, int Ich);
    void         book_event_histograms  (art::TFileDirectory* Dir, int RunNumber, EventHist_t*   Hist);
    void         book_dtc_histograms    (art::TFileDirectory* Dir, int RunNumber, DtcHist_t*     Hist,
                                         int IStation, int IDtc);
    void         book_roc_histograms    (art::TFileDirectory* Dir, int RunNumber, RocHist_t*     Hist,
                                         int IStation, int IDtc, int Link);
    
    void         book_histograms        (int RunNumber);
    void         debug                  (const art::Event& event);
    int          dtcIndex               (int DtcID);
  
    void         fill_channel_histograms(ChannelHist_t* Hist, ChannelData_t* Data);
    void         fill_dtc_histograms    (DtcHist_t*     Hist, StationData_t* Data, int IDtc);
    void         fill_event_histograms  (EventHist_t*   Hist, EventData_t*   Data);
    void         fill_roc_histograms    (RocHist_t*     Hist, RocData_t*     Data);
    int          fill_station_histograms(StationHist_t* Hist, EventData_t*   Data);
                                        // returns -1 if in trouble
    int          fill_histograms();

    int          init_event       (const art::Event& AnEvent);
    
    // NWords: number of 2-byte words
    void         print_fragment     (const artdaq::Fragment* Fragment, int NWords);
    void         print_hit          (const TrackerDataDecoder::TrackerDataPacket* Hit);
    void         print_message      (const char* Message);

    int          unpack_adc_waveform (TrackerDataDecoder::TrackerDataPacket* Hit, float* Wf);
    int          process_adc_waveform(float* Wf, WfParam_t* Wp);
  };
}
#endif
