$date
	Tue Nov 25 00:02:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_gate_tb $end
$var wire 1 ! y_xor $end
$var wire 1 " y $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " y $end
$var wire 1 ! y_xor $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1$
#20
0$
1#
#30
1"
0!
1$
#50
