  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit.hpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit_lib.cpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit_lib.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit_snr_test.cpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit_snr_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=encode' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xazu3teg-sfvc784-1Q-q' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xazu3teg-sfvc784-1Q-q'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../posit_snr_test.cpp in debug mode
   Generating csim.exe
In file included from ../../../../posit_snr_test.cpp:1:
In file included from ../../../../posit.hpp:1:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
R:sf: -3
diff: 0.025
in: 0.15
exact: 0.125
diff: 0.025
mant_with_sf: 13421772
(1 << FRAC_LEN): 536870912
(in - exact) * (1 << (FRAC_LEN): 1.34218e+07
in * (1 << FRAC_LEN): 8.05306e+07
sf: -3
exact: 0.125
in-exact: 0.025
mant_part: 107374176
regime: -2
SREG: 4
REM: 28
USEED: 4
REG_SHIFT: 2
FRAC_LEN: 29
0 -2 1 107374176 0
pos.mantissa: 107374176
(double) (1<<FRAC_LEN): 5.36871e+08
mantissa: 0.2
u_R: 0.0625
e: 2
result: 0.15
0.15
R:sf: -3
diff: 0.125
in: 0.25
exact: 0.125
diff: 0.125
mant_with_sf: 0
(1 << FRAC_LEN): 536870912
(in - exact) * (1 << (FRAC_LEN): 6.71089e+07
in * (1 << FRAC_LEN): 1.34218e+08
sf: -3
exact: 0.125
in-exact: 0.125
mant_part: 0
regime: -2
SREG: 4
REM: 28
USEED: 4
REG_SHIFT: 2
FRAC_LEN: 29
0 -2 1 0 0
pos.mantissa: 0
(double) (1<<FRAC_LEN): 5.36871e+08
mantissa: 0
u_R: 0.0625
e: 2
result: 0.125
0.125
R:sf: -2
diff: 0.1
in: 0.35
exact: 0.25
diff: 0.1
mant_with_sf: 137425531699
(1 << FRAC_LEN): 536870912
(in - exact) * (1 << (FRAC_LEN): 5.36871e+07
in * (1 << FRAC_LEN): 1.87905e+08
sf: -2
exact: 0.25
in-exact: 0.1
mant_part: 483183820
regime: -1
SREG: 3
REM: 29
USEED: 4
REG_SHIFT: 2
FRAC_LEN: 29
0 -1 0 483183820 0
pos.mantissa: 483183820
(double) (1<<FRAC_LEN): 5.36871e+08
mantissa: 0.9
u_R: 0.25
e: 1
result: 0.475
0.475
R:sf: 2
diff: 1
in: 5
exact: 4
diff: 1
mant_with_sf: 0
(1 << FRAC_LEN): 536870912
(in - exact) * (1 << (FRAC_LEN): 5.36871e+08
in * (1 << FRAC_LEN): 2.68435e+09
sf: 2
exact: 4
in-exact: 1
mant_part: 0
regime: 1
SREG: 4
REM: 28
USEED: 4
REG_SHIFT: 2
FRAC_LEN: 29
0 1 0 0 0
pos.mantissa: 0
(double) (1<<FRAC_LEN): 5.36871e+08
mantissa: 0
u_R: 4
e: 1
result: 4
4
R:sf: 1
diff: 0
in: 2
exact: 2
diff: 0
mant_with_sf: 0
(1 << FRAC_LEN): 536870912
(in - exact) * (1 << (FRAC_LEN): 0
in * (1 << FRAC_LEN): 1.07374e+09
sf: 1
exact: 2
in-exact: 0
mant_part: 0
regime: 0
SREG: 3
REM: 29
USEED: 4
REG_SHIFT: 2
FRAC_LEN: 29
0 0 1 0 0
pos.mantissa: 0
(double) (1<<FRAC_LEN): 5.36871e+08
mantissa: 0
u_R: 1
e: 2
result: 2
2
R:sf: 3
diff: 1
in: 9
exact: 8
diff: 1
mant_with_sf: 0
(1 << FRAC_LEN): 536870912
(in - exact) * (1 << (FRAC_LEN): 5.36871e+08
in * (1 << FRAC_LEN): 4.83184e+09
sf: 3
exact: 8
in-exact: 1
mant_part: 0
regime: 1
SREG: 4
REM: 28
USEED: 4
REG_SHIFT: 2
FRAC_LEN: 29
0 1 1 0 0
pos.mantissa: 0
(double) (1<<FRAC_LEN): 5.36871e+08
mantissa: 0
u_R: 4
e: 2
result: 8
8
R:0 0 0 0 1
0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.585 seconds; peak allocated memory: 162.398 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 27s
