|DE2_Audio_Example
CLOCK_50 => CLOCK_50.IN6
CLOCK_27 => ~NO_FANOUT~
KEY[0] => _.IN1
KEY[0] => _.IN1
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => Equal0.IN37
SW[0] => LEDR[0].DATAIN
SW[0] => Equal1.IN31
SW[1] => Equal0.IN36
SW[1] => LEDR[1].DATAIN
SW[1] => Equal1.IN30
SW[2] => Equal0.IN35
SW[2] => LEDR[2].DATAIN
SW[2] => Equal1.IN29
SW[3] => Equal0.IN34
SW[3] => LEDR[3].DATAIN
SW[3] => Equal1.IN28
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => LEDR[6].DATAIN
SW[7] => LEDR[7].DATAIN
SW[8] => LEDR[8].DATAIN
SW[9] => LEDR[9].DATAIN
SW[10] => LEDR[10].DATAIN
SW[11] => LEDR[11].DATAIN
SW[12] => LEDR[12].DATAIN
SW[13] => LEDR[13].DATAIN
SW[14] => LEDR[14].DATAIN
SW[15] => LEDR[15].DATAIN
SW[16] => LEDR[16].DATAIN
SW[17] => LEDR[17].DATAIN
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Audio_Controller:Audio_Controller_user.AUD_BCLK
AUD_ADCLRCK <> Audio_Controller:Audio_Controller_user.AUD_ADCLRCK
AUD_DACLRCK <> Audio_Controller:Audio_Controller_user.AUD_DACLRCK
I2C_SDAT <> avconf:avc.I2C_SDAT
PS2_CLK <> PS2_Demo:keyboard.PS2_CLK
PS2_DAT <> PS2_Demo:keyboard.PS2_DAT
HEX0[0] <= PS2_Demo:keyboard.HEX0
HEX0[1] <= PS2_Demo:keyboard.HEX0
HEX0[2] <= PS2_Demo:keyboard.HEX0
HEX0[3] <= PS2_Demo:keyboard.HEX0
HEX0[4] <= PS2_Demo:keyboard.HEX0
HEX0[5] <= PS2_Demo:keyboard.HEX0
HEX0[6] <= PS2_Demo:keyboard.HEX0
HEX1[0] <= PS2_Demo:keyboard.HEX1
HEX1[1] <= PS2_Demo:keyboard.HEX1
HEX1[2] <= PS2_Demo:keyboard.HEX1
HEX1[3] <= PS2_Demo:keyboard.HEX1
HEX1[4] <= PS2_Demo:keyboard.HEX1
HEX1[5] <= PS2_Demo:keyboard.HEX1
HEX1[6] <= PS2_Demo:keyboard.HEX1
HEX2[0] <= PS2_Demo:keyboard.HEX2
HEX2[1] <= PS2_Demo:keyboard.HEX2
HEX2[2] <= PS2_Demo:keyboard.HEX2
HEX2[3] <= PS2_Demo:keyboard.HEX2
HEX2[4] <= PS2_Demo:keyboard.HEX2
HEX2[5] <= PS2_Demo:keyboard.HEX2
HEX2[6] <= PS2_Demo:keyboard.HEX2
HEX3[0] <= PS2_Demo:keyboard.HEX3
HEX3[1] <= PS2_Demo:keyboard.HEX3
HEX3[2] <= PS2_Demo:keyboard.HEX3
HEX3[3] <= PS2_Demo:keyboard.HEX3
HEX3[4] <= PS2_Demo:keyboard.HEX3
HEX3[5] <= PS2_Demo:keyboard.HEX3
HEX3[6] <= PS2_Demo:keyboard.HEX3
HEX4[0] <= PS2_Demo:keyboard.HEX4
HEX4[1] <= PS2_Demo:keyboard.HEX4
HEX4[2] <= PS2_Demo:keyboard.HEX4
HEX4[3] <= PS2_Demo:keyboard.HEX4
HEX4[4] <= PS2_Demo:keyboard.HEX4
HEX4[5] <= PS2_Demo:keyboard.HEX4
HEX4[6] <= PS2_Demo:keyboard.HEX4
HEX5[0] <= PS2_Demo:keyboard.HEX5
HEX5[1] <= PS2_Demo:keyboard.HEX5
HEX5[2] <= PS2_Demo:keyboard.HEX5
HEX5[3] <= PS2_Demo:keyboard.HEX5
HEX5[4] <= PS2_Demo:keyboard.HEX5
HEX5[5] <= PS2_Demo:keyboard.HEX5
HEX5[6] <= PS2_Demo:keyboard.HEX5
AUD_XCK <= Audio_Controller:Audio_Controller_user.AUD_XCK
AUD_DACDAT <= Audio_Controller:Audio_Controller_user.AUD_DACDAT
I2C_SCLK <= avconf:avc.I2C_SCLK
LEDR[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= SW[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= SW[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= SW[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= SW[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= SW[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= SW[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= SW[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= SW[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= SW[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= SW[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= SW[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= SW[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= SW[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= SW[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= SW[17].DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_DQ[16] <> <UNC>
DRAM_DQ[17] <> <UNC>
DRAM_DQ[18] <> <UNC>
DRAM_DQ[19] <> <UNC>
DRAM_DQ[20] <> <UNC>
DRAM_DQ[21] <> <UNC>
DRAM_DQ[22] <> <UNC>
DRAM_DQ[23] <> <UNC>
DRAM_DQ[24] <> <UNC>
DRAM_DQ[25] <> <UNC>
DRAM_DQ[26] <> <UNC>
DRAM_DQ[27] <> <UNC>
DRAM_DQ[28] <> <UNC>
DRAM_DQ[29] <> <UNC>
DRAM_DQ[30] <> <UNC>
DRAM_DQ[31] <> <UNC>
DRAM_DQM[0] <= <GND>
DRAM_DQM[1] <= <GND>
DRAM_DQM[2] <= <GND>
DRAM_DQM[3] <= <GND>
DRAM_RAS_N <= <GND>
DRAM_WE_N <= <GND>


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user
CLOCK_50 => CLOCK_50.IN6
reset => reset.IN4
clear_audio_in_memory => comb.IN0
read_audio_in => comb.IN1
read_audio_in => comb.IN1
clear_audio_out_memory => comb.IN0
left_channel_audio_out[1] => left_channel_audio_out[1].IN1
left_channel_audio_out[2] => left_channel_audio_out[2].IN1
left_channel_audio_out[3] => left_channel_audio_out[3].IN1
left_channel_audio_out[4] => left_channel_audio_out[4].IN1
left_channel_audio_out[5] => left_channel_audio_out[5].IN1
left_channel_audio_out[6] => left_channel_audio_out[6].IN1
left_channel_audio_out[7] => left_channel_audio_out[7].IN1
left_channel_audio_out[8] => left_channel_audio_out[8].IN1
left_channel_audio_out[9] => left_channel_audio_out[9].IN1
left_channel_audio_out[10] => left_channel_audio_out[10].IN1
left_channel_audio_out[11] => left_channel_audio_out[11].IN1
left_channel_audio_out[12] => left_channel_audio_out[12].IN1
left_channel_audio_out[13] => left_channel_audio_out[13].IN1
left_channel_audio_out[14] => left_channel_audio_out[14].IN1
left_channel_audio_out[15] => left_channel_audio_out[15].IN1
left_channel_audio_out[16] => left_channel_audio_out[16].IN1
right_channel_audio_out[1] => right_channel_audio_out[1].IN1
right_channel_audio_out[2] => right_channel_audio_out[2].IN1
right_channel_audio_out[3] => right_channel_audio_out[3].IN1
right_channel_audio_out[4] => right_channel_audio_out[4].IN1
right_channel_audio_out[5] => right_channel_audio_out[5].IN1
right_channel_audio_out[6] => right_channel_audio_out[6].IN1
right_channel_audio_out[7] => right_channel_audio_out[7].IN1
right_channel_audio_out[8] => right_channel_audio_out[8].IN1
right_channel_audio_out[9] => right_channel_audio_out[9].IN1
right_channel_audio_out[10] => right_channel_audio_out[10].IN1
right_channel_audio_out[11] => right_channel_audio_out[11].IN1
right_channel_audio_out[12] => right_channel_audio_out[12].IN1
right_channel_audio_out[13] => right_channel_audio_out[13].IN1
right_channel_audio_out[14] => right_channel_audio_out[14].IN1
right_channel_audio_out[15] => right_channel_audio_out[15].IN1
right_channel_audio_out[16] => right_channel_audio_out[16].IN1
write_audio_out => comb.IN1
write_audio_out => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Clock_Edge:Bit_Clock_Edges.test_clk
AUD_BCLK <> AUD_BCLK
AUD_ADCLRCK <> Clock_Edge:ADC_Left_Right_Clock_Edges.test_clk
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_DACLRCK <> Clock_Edge:DAC_Left_Right_Clock_Edges.test_clk
AUD_DACLRCK <> AUD_DACLRCK
left_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
right_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
audio_in_available <= audio_in_available~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_allowed <= audio_out_allowed~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_XCK <= Audio_Clock:Audio_Clock.c0
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_b941:auto_generated.data[0]
data[1] => scfifo_b941:auto_generated.data[1]
data[2] => scfifo_b941:auto_generated.data[2]
data[3] => scfifo_b941:auto_generated.data[3]
data[4] => scfifo_b941:auto_generated.data[4]
data[5] => scfifo_b941:auto_generated.data[5]
data[6] => scfifo_b941:auto_generated.data[6]
data[7] => scfifo_b941:auto_generated.data[7]
data[8] => scfifo_b941:auto_generated.data[8]
data[9] => scfifo_b941:auto_generated.data[9]
data[10] => scfifo_b941:auto_generated.data[10]
data[11] => scfifo_b941:auto_generated.data[11]
data[12] => scfifo_b941:auto_generated.data[12]
data[13] => scfifo_b941:auto_generated.data[13]
data[14] => scfifo_b941:auto_generated.data[14]
data[15] => scfifo_b941:auto_generated.data[15]
q[0] <= scfifo_b941:auto_generated.q[0]
q[1] <= scfifo_b941:auto_generated.q[1]
q[2] <= scfifo_b941:auto_generated.q[2]
q[3] <= scfifo_b941:auto_generated.q[3]
q[4] <= scfifo_b941:auto_generated.q[4]
q[5] <= scfifo_b941:auto_generated.q[5]
q[6] <= scfifo_b941:auto_generated.q[6]
q[7] <= scfifo_b941:auto_generated.q[7]
q[8] <= scfifo_b941:auto_generated.q[8]
q[9] <= scfifo_b941:auto_generated.q[9]
q[10] <= scfifo_b941:auto_generated.q[10]
q[11] <= scfifo_b941:auto_generated.q[11]
q[12] <= scfifo_b941:auto_generated.q[12]
q[13] <= scfifo_b941:auto_generated.q[13]
q[14] <= scfifo_b941:auto_generated.q[14]
q[15] <= scfifo_b941:auto_generated.q[15]
wrreq => scfifo_b941:auto_generated.wrreq
rdreq => scfifo_b941:auto_generated.rdreq
clock => scfifo_b941:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_b941:auto_generated.sclr
empty <= scfifo_b941:auto_generated.empty
full <= scfifo_b941:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_b941:auto_generated.usedw[0]
usedw[1] <= scfifo_b941:auto_generated.usedw[1]
usedw[2] <= scfifo_b941:auto_generated.usedw[2]
usedw[3] <= scfifo_b941:auto_generated.usedw[3]
usedw[4] <= scfifo_b941:auto_generated.usedw[4]
usedw[5] <= scfifo_b941:auto_generated.usedw[5]
usedw[6] <= scfifo_b941:auto_generated.usedw[6]


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated
clock => a_dpfifo_u041:dpfifo.clock
data[0] => a_dpfifo_u041:dpfifo.data[0]
data[1] => a_dpfifo_u041:dpfifo.data[1]
data[2] => a_dpfifo_u041:dpfifo.data[2]
data[3] => a_dpfifo_u041:dpfifo.data[3]
data[4] => a_dpfifo_u041:dpfifo.data[4]
data[5] => a_dpfifo_u041:dpfifo.data[5]
data[6] => a_dpfifo_u041:dpfifo.data[6]
data[7] => a_dpfifo_u041:dpfifo.data[7]
data[8] => a_dpfifo_u041:dpfifo.data[8]
data[9] => a_dpfifo_u041:dpfifo.data[9]
data[10] => a_dpfifo_u041:dpfifo.data[10]
data[11] => a_dpfifo_u041:dpfifo.data[11]
data[12] => a_dpfifo_u041:dpfifo.data[12]
data[13] => a_dpfifo_u041:dpfifo.data[13]
data[14] => a_dpfifo_u041:dpfifo.data[14]
data[15] => a_dpfifo_u041:dpfifo.data[15]
empty <= a_dpfifo_u041:dpfifo.empty
full <= a_dpfifo_u041:dpfifo.full
q[0] <= a_dpfifo_u041:dpfifo.q[0]
q[1] <= a_dpfifo_u041:dpfifo.q[1]
q[2] <= a_dpfifo_u041:dpfifo.q[2]
q[3] <= a_dpfifo_u041:dpfifo.q[3]
q[4] <= a_dpfifo_u041:dpfifo.q[4]
q[5] <= a_dpfifo_u041:dpfifo.q[5]
q[6] <= a_dpfifo_u041:dpfifo.q[6]
q[7] <= a_dpfifo_u041:dpfifo.q[7]
q[8] <= a_dpfifo_u041:dpfifo.q[8]
q[9] <= a_dpfifo_u041:dpfifo.q[9]
q[10] <= a_dpfifo_u041:dpfifo.q[10]
q[11] <= a_dpfifo_u041:dpfifo.q[11]
q[12] <= a_dpfifo_u041:dpfifo.q[12]
q[13] <= a_dpfifo_u041:dpfifo.q[13]
q[14] <= a_dpfifo_u041:dpfifo.q[14]
q[15] <= a_dpfifo_u041:dpfifo.q[15]
rdreq => a_dpfifo_u041:dpfifo.rreq
sclr => a_dpfifo_u041:dpfifo.sclr
usedw[0] <= a_dpfifo_u041:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_u041:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_u041:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_u041:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_u041:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_u041:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_u041:dpfifo.usedw[6]
wrreq => a_dpfifo_u041:dpfifo.wreq


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo
clock => altsyncram_hh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_hh81:FIFOram.data_a[0]
data[1] => altsyncram_hh81:FIFOram.data_a[1]
data[2] => altsyncram_hh81:FIFOram.data_a[2]
data[3] => altsyncram_hh81:FIFOram.data_a[3]
data[4] => altsyncram_hh81:FIFOram.data_a[4]
data[5] => altsyncram_hh81:FIFOram.data_a[5]
data[6] => altsyncram_hh81:FIFOram.data_a[6]
data[7] => altsyncram_hh81:FIFOram.data_a[7]
data[8] => altsyncram_hh81:FIFOram.data_a[8]
data[9] => altsyncram_hh81:FIFOram.data_a[9]
data[10] => altsyncram_hh81:FIFOram.data_a[10]
data[11] => altsyncram_hh81:FIFOram.data_a[11]
data[12] => altsyncram_hh81:FIFOram.data_a[12]
data[13] => altsyncram_hh81:FIFOram.data_a[13]
data[14] => altsyncram_hh81:FIFOram.data_a[14]
data[15] => altsyncram_hh81:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_hh81:FIFOram.q_b[0]
q[1] <= altsyncram_hh81:FIFOram.q_b[1]
q[2] <= altsyncram_hh81:FIFOram.q_b[2]
q[3] <= altsyncram_hh81:FIFOram.q_b[3]
q[4] <= altsyncram_hh81:FIFOram.q_b[4]
q[5] <= altsyncram_hh81:FIFOram.q_b[5]
q[6] <= altsyncram_hh81:FIFOram.q_b[6]
q[7] <= altsyncram_hh81:FIFOram.q_b[7]
q[8] <= altsyncram_hh81:FIFOram.q_b[8]
q[9] <= altsyncram_hh81:FIFOram.q_b[9]
q[10] <= altsyncram_hh81:FIFOram.q_b[10]
q[11] <= altsyncram_hh81:FIFOram.q_b[11]
q[12] <= altsyncram_hh81:FIFOram.q_b[12]
q[13] <= altsyncram_hh81:FIFOram.q_b[13]
q[14] <= altsyncram_hh81:FIFOram.q_b[14]
q[15] <= altsyncram_hh81:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_hh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|altsyncram_hh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_b941:auto_generated.data[0]
data[1] => scfifo_b941:auto_generated.data[1]
data[2] => scfifo_b941:auto_generated.data[2]
data[3] => scfifo_b941:auto_generated.data[3]
data[4] => scfifo_b941:auto_generated.data[4]
data[5] => scfifo_b941:auto_generated.data[5]
data[6] => scfifo_b941:auto_generated.data[6]
data[7] => scfifo_b941:auto_generated.data[7]
data[8] => scfifo_b941:auto_generated.data[8]
data[9] => scfifo_b941:auto_generated.data[9]
data[10] => scfifo_b941:auto_generated.data[10]
data[11] => scfifo_b941:auto_generated.data[11]
data[12] => scfifo_b941:auto_generated.data[12]
data[13] => scfifo_b941:auto_generated.data[13]
data[14] => scfifo_b941:auto_generated.data[14]
data[15] => scfifo_b941:auto_generated.data[15]
q[0] <= scfifo_b941:auto_generated.q[0]
q[1] <= scfifo_b941:auto_generated.q[1]
q[2] <= scfifo_b941:auto_generated.q[2]
q[3] <= scfifo_b941:auto_generated.q[3]
q[4] <= scfifo_b941:auto_generated.q[4]
q[5] <= scfifo_b941:auto_generated.q[5]
q[6] <= scfifo_b941:auto_generated.q[6]
q[7] <= scfifo_b941:auto_generated.q[7]
q[8] <= scfifo_b941:auto_generated.q[8]
q[9] <= scfifo_b941:auto_generated.q[9]
q[10] <= scfifo_b941:auto_generated.q[10]
q[11] <= scfifo_b941:auto_generated.q[11]
q[12] <= scfifo_b941:auto_generated.q[12]
q[13] <= scfifo_b941:auto_generated.q[13]
q[14] <= scfifo_b941:auto_generated.q[14]
q[15] <= scfifo_b941:auto_generated.q[15]
wrreq => scfifo_b941:auto_generated.wrreq
rdreq => scfifo_b941:auto_generated.rdreq
clock => scfifo_b941:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_b941:auto_generated.sclr
empty <= scfifo_b941:auto_generated.empty
full <= scfifo_b941:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_b941:auto_generated.usedw[0]
usedw[1] <= scfifo_b941:auto_generated.usedw[1]
usedw[2] <= scfifo_b941:auto_generated.usedw[2]
usedw[3] <= scfifo_b941:auto_generated.usedw[3]
usedw[4] <= scfifo_b941:auto_generated.usedw[4]
usedw[5] <= scfifo_b941:auto_generated.usedw[5]
usedw[6] <= scfifo_b941:auto_generated.usedw[6]


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated
clock => a_dpfifo_u041:dpfifo.clock
data[0] => a_dpfifo_u041:dpfifo.data[0]
data[1] => a_dpfifo_u041:dpfifo.data[1]
data[2] => a_dpfifo_u041:dpfifo.data[2]
data[3] => a_dpfifo_u041:dpfifo.data[3]
data[4] => a_dpfifo_u041:dpfifo.data[4]
data[5] => a_dpfifo_u041:dpfifo.data[5]
data[6] => a_dpfifo_u041:dpfifo.data[6]
data[7] => a_dpfifo_u041:dpfifo.data[7]
data[8] => a_dpfifo_u041:dpfifo.data[8]
data[9] => a_dpfifo_u041:dpfifo.data[9]
data[10] => a_dpfifo_u041:dpfifo.data[10]
data[11] => a_dpfifo_u041:dpfifo.data[11]
data[12] => a_dpfifo_u041:dpfifo.data[12]
data[13] => a_dpfifo_u041:dpfifo.data[13]
data[14] => a_dpfifo_u041:dpfifo.data[14]
data[15] => a_dpfifo_u041:dpfifo.data[15]
empty <= a_dpfifo_u041:dpfifo.empty
full <= a_dpfifo_u041:dpfifo.full
q[0] <= a_dpfifo_u041:dpfifo.q[0]
q[1] <= a_dpfifo_u041:dpfifo.q[1]
q[2] <= a_dpfifo_u041:dpfifo.q[2]
q[3] <= a_dpfifo_u041:dpfifo.q[3]
q[4] <= a_dpfifo_u041:dpfifo.q[4]
q[5] <= a_dpfifo_u041:dpfifo.q[5]
q[6] <= a_dpfifo_u041:dpfifo.q[6]
q[7] <= a_dpfifo_u041:dpfifo.q[7]
q[8] <= a_dpfifo_u041:dpfifo.q[8]
q[9] <= a_dpfifo_u041:dpfifo.q[9]
q[10] <= a_dpfifo_u041:dpfifo.q[10]
q[11] <= a_dpfifo_u041:dpfifo.q[11]
q[12] <= a_dpfifo_u041:dpfifo.q[12]
q[13] <= a_dpfifo_u041:dpfifo.q[13]
q[14] <= a_dpfifo_u041:dpfifo.q[14]
q[15] <= a_dpfifo_u041:dpfifo.q[15]
rdreq => a_dpfifo_u041:dpfifo.rreq
sclr => a_dpfifo_u041:dpfifo.sclr
usedw[0] <= a_dpfifo_u041:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_u041:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_u041:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_u041:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_u041:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_u041:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_u041:dpfifo.usedw[6]
wrreq => a_dpfifo_u041:dpfifo.wreq


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo
clock => altsyncram_hh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_hh81:FIFOram.data_a[0]
data[1] => altsyncram_hh81:FIFOram.data_a[1]
data[2] => altsyncram_hh81:FIFOram.data_a[2]
data[3] => altsyncram_hh81:FIFOram.data_a[3]
data[4] => altsyncram_hh81:FIFOram.data_a[4]
data[5] => altsyncram_hh81:FIFOram.data_a[5]
data[6] => altsyncram_hh81:FIFOram.data_a[6]
data[7] => altsyncram_hh81:FIFOram.data_a[7]
data[8] => altsyncram_hh81:FIFOram.data_a[8]
data[9] => altsyncram_hh81:FIFOram.data_a[9]
data[10] => altsyncram_hh81:FIFOram.data_a[10]
data[11] => altsyncram_hh81:FIFOram.data_a[11]
data[12] => altsyncram_hh81:FIFOram.data_a[12]
data[13] => altsyncram_hh81:FIFOram.data_a[13]
data[14] => altsyncram_hh81:FIFOram.data_a[14]
data[15] => altsyncram_hh81:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_hh81:FIFOram.q_b[0]
q[1] <= altsyncram_hh81:FIFOram.q_b[1]
q[2] <= altsyncram_hh81:FIFOram.q_b[2]
q[3] <= altsyncram_hh81:FIFOram.q_b[3]
q[4] <= altsyncram_hh81:FIFOram.q_b[4]
q[5] <= altsyncram_hh81:FIFOram.q_b[5]
q[6] <= altsyncram_hh81:FIFOram.q_b[6]
q[7] <= altsyncram_hh81:FIFOram.q_b[7]
q[8] <= altsyncram_hh81:FIFOram.q_b[8]
q[9] <= altsyncram_hh81:FIFOram.q_b[9]
q[10] <= altsyncram_hh81:FIFOram.q_b[10]
q[11] <= altsyncram_hh81:FIFOram.q_b[11]
q[12] <= altsyncram_hh81:FIFOram.q_b[12]
q[13] <= altsyncram_hh81:FIFOram.q_b[13]
q[14] <= altsyncram_hh81:FIFOram.q_b[14]
q[15] <= altsyncram_hh81:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_hh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|altsyncram_hh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_b941:auto_generated.data[0]
data[1] => scfifo_b941:auto_generated.data[1]
data[2] => scfifo_b941:auto_generated.data[2]
data[3] => scfifo_b941:auto_generated.data[3]
data[4] => scfifo_b941:auto_generated.data[4]
data[5] => scfifo_b941:auto_generated.data[5]
data[6] => scfifo_b941:auto_generated.data[6]
data[7] => scfifo_b941:auto_generated.data[7]
data[8] => scfifo_b941:auto_generated.data[8]
data[9] => scfifo_b941:auto_generated.data[9]
data[10] => scfifo_b941:auto_generated.data[10]
data[11] => scfifo_b941:auto_generated.data[11]
data[12] => scfifo_b941:auto_generated.data[12]
data[13] => scfifo_b941:auto_generated.data[13]
data[14] => scfifo_b941:auto_generated.data[14]
data[15] => scfifo_b941:auto_generated.data[15]
q[0] <= scfifo_b941:auto_generated.q[0]
q[1] <= scfifo_b941:auto_generated.q[1]
q[2] <= scfifo_b941:auto_generated.q[2]
q[3] <= scfifo_b941:auto_generated.q[3]
q[4] <= scfifo_b941:auto_generated.q[4]
q[5] <= scfifo_b941:auto_generated.q[5]
q[6] <= scfifo_b941:auto_generated.q[6]
q[7] <= scfifo_b941:auto_generated.q[7]
q[8] <= scfifo_b941:auto_generated.q[8]
q[9] <= scfifo_b941:auto_generated.q[9]
q[10] <= scfifo_b941:auto_generated.q[10]
q[11] <= scfifo_b941:auto_generated.q[11]
q[12] <= scfifo_b941:auto_generated.q[12]
q[13] <= scfifo_b941:auto_generated.q[13]
q[14] <= scfifo_b941:auto_generated.q[14]
q[15] <= scfifo_b941:auto_generated.q[15]
wrreq => scfifo_b941:auto_generated.wrreq
rdreq => scfifo_b941:auto_generated.rdreq
clock => scfifo_b941:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_b941:auto_generated.sclr
empty <= scfifo_b941:auto_generated.empty
full <= scfifo_b941:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_b941:auto_generated.usedw[0]
usedw[1] <= scfifo_b941:auto_generated.usedw[1]
usedw[2] <= scfifo_b941:auto_generated.usedw[2]
usedw[3] <= scfifo_b941:auto_generated.usedw[3]
usedw[4] <= scfifo_b941:auto_generated.usedw[4]
usedw[5] <= scfifo_b941:auto_generated.usedw[5]
usedw[6] <= scfifo_b941:auto_generated.usedw[6]


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated
clock => a_dpfifo_u041:dpfifo.clock
data[0] => a_dpfifo_u041:dpfifo.data[0]
data[1] => a_dpfifo_u041:dpfifo.data[1]
data[2] => a_dpfifo_u041:dpfifo.data[2]
data[3] => a_dpfifo_u041:dpfifo.data[3]
data[4] => a_dpfifo_u041:dpfifo.data[4]
data[5] => a_dpfifo_u041:dpfifo.data[5]
data[6] => a_dpfifo_u041:dpfifo.data[6]
data[7] => a_dpfifo_u041:dpfifo.data[7]
data[8] => a_dpfifo_u041:dpfifo.data[8]
data[9] => a_dpfifo_u041:dpfifo.data[9]
data[10] => a_dpfifo_u041:dpfifo.data[10]
data[11] => a_dpfifo_u041:dpfifo.data[11]
data[12] => a_dpfifo_u041:dpfifo.data[12]
data[13] => a_dpfifo_u041:dpfifo.data[13]
data[14] => a_dpfifo_u041:dpfifo.data[14]
data[15] => a_dpfifo_u041:dpfifo.data[15]
empty <= a_dpfifo_u041:dpfifo.empty
full <= a_dpfifo_u041:dpfifo.full
q[0] <= a_dpfifo_u041:dpfifo.q[0]
q[1] <= a_dpfifo_u041:dpfifo.q[1]
q[2] <= a_dpfifo_u041:dpfifo.q[2]
q[3] <= a_dpfifo_u041:dpfifo.q[3]
q[4] <= a_dpfifo_u041:dpfifo.q[4]
q[5] <= a_dpfifo_u041:dpfifo.q[5]
q[6] <= a_dpfifo_u041:dpfifo.q[6]
q[7] <= a_dpfifo_u041:dpfifo.q[7]
q[8] <= a_dpfifo_u041:dpfifo.q[8]
q[9] <= a_dpfifo_u041:dpfifo.q[9]
q[10] <= a_dpfifo_u041:dpfifo.q[10]
q[11] <= a_dpfifo_u041:dpfifo.q[11]
q[12] <= a_dpfifo_u041:dpfifo.q[12]
q[13] <= a_dpfifo_u041:dpfifo.q[13]
q[14] <= a_dpfifo_u041:dpfifo.q[14]
q[15] <= a_dpfifo_u041:dpfifo.q[15]
rdreq => a_dpfifo_u041:dpfifo.rreq
sclr => a_dpfifo_u041:dpfifo.sclr
usedw[0] <= a_dpfifo_u041:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_u041:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_u041:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_u041:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_u041:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_u041:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_u041:dpfifo.usedw[6]
wrreq => a_dpfifo_u041:dpfifo.wreq


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo
clock => altsyncram_hh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_hh81:FIFOram.data_a[0]
data[1] => altsyncram_hh81:FIFOram.data_a[1]
data[2] => altsyncram_hh81:FIFOram.data_a[2]
data[3] => altsyncram_hh81:FIFOram.data_a[3]
data[4] => altsyncram_hh81:FIFOram.data_a[4]
data[5] => altsyncram_hh81:FIFOram.data_a[5]
data[6] => altsyncram_hh81:FIFOram.data_a[6]
data[7] => altsyncram_hh81:FIFOram.data_a[7]
data[8] => altsyncram_hh81:FIFOram.data_a[8]
data[9] => altsyncram_hh81:FIFOram.data_a[9]
data[10] => altsyncram_hh81:FIFOram.data_a[10]
data[11] => altsyncram_hh81:FIFOram.data_a[11]
data[12] => altsyncram_hh81:FIFOram.data_a[12]
data[13] => altsyncram_hh81:FIFOram.data_a[13]
data[14] => altsyncram_hh81:FIFOram.data_a[14]
data[15] => altsyncram_hh81:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_hh81:FIFOram.q_b[0]
q[1] <= altsyncram_hh81:FIFOram.q_b[1]
q[2] <= altsyncram_hh81:FIFOram.q_b[2]
q[3] <= altsyncram_hh81:FIFOram.q_b[3]
q[4] <= altsyncram_hh81:FIFOram.q_b[4]
q[5] <= altsyncram_hh81:FIFOram.q_b[5]
q[6] <= altsyncram_hh81:FIFOram.q_b[6]
q[7] <= altsyncram_hh81:FIFOram.q_b[7]
q[8] <= altsyncram_hh81:FIFOram.q_b[8]
q[9] <= altsyncram_hh81:FIFOram.q_b[9]
q[10] <= altsyncram_hh81:FIFOram.q_b[10]
q[11] <= altsyncram_hh81:FIFOram.q_b[11]
q[12] <= altsyncram_hh81:FIFOram.q_b[12]
q[13] <= altsyncram_hh81:FIFOram.q_b[13]
q[14] <= altsyncram_hh81:FIFOram.q_b[14]
q[15] <= altsyncram_hh81:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_hh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|altsyncram_hh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_b941:auto_generated.data[0]
data[1] => scfifo_b941:auto_generated.data[1]
data[2] => scfifo_b941:auto_generated.data[2]
data[3] => scfifo_b941:auto_generated.data[3]
data[4] => scfifo_b941:auto_generated.data[4]
data[5] => scfifo_b941:auto_generated.data[5]
data[6] => scfifo_b941:auto_generated.data[6]
data[7] => scfifo_b941:auto_generated.data[7]
data[8] => scfifo_b941:auto_generated.data[8]
data[9] => scfifo_b941:auto_generated.data[9]
data[10] => scfifo_b941:auto_generated.data[10]
data[11] => scfifo_b941:auto_generated.data[11]
data[12] => scfifo_b941:auto_generated.data[12]
data[13] => scfifo_b941:auto_generated.data[13]
data[14] => scfifo_b941:auto_generated.data[14]
data[15] => scfifo_b941:auto_generated.data[15]
q[0] <= scfifo_b941:auto_generated.q[0]
q[1] <= scfifo_b941:auto_generated.q[1]
q[2] <= scfifo_b941:auto_generated.q[2]
q[3] <= scfifo_b941:auto_generated.q[3]
q[4] <= scfifo_b941:auto_generated.q[4]
q[5] <= scfifo_b941:auto_generated.q[5]
q[6] <= scfifo_b941:auto_generated.q[6]
q[7] <= scfifo_b941:auto_generated.q[7]
q[8] <= scfifo_b941:auto_generated.q[8]
q[9] <= scfifo_b941:auto_generated.q[9]
q[10] <= scfifo_b941:auto_generated.q[10]
q[11] <= scfifo_b941:auto_generated.q[11]
q[12] <= scfifo_b941:auto_generated.q[12]
q[13] <= scfifo_b941:auto_generated.q[13]
q[14] <= scfifo_b941:auto_generated.q[14]
q[15] <= scfifo_b941:auto_generated.q[15]
wrreq => scfifo_b941:auto_generated.wrreq
rdreq => scfifo_b941:auto_generated.rdreq
clock => scfifo_b941:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_b941:auto_generated.sclr
empty <= scfifo_b941:auto_generated.empty
full <= scfifo_b941:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_b941:auto_generated.usedw[0]
usedw[1] <= scfifo_b941:auto_generated.usedw[1]
usedw[2] <= scfifo_b941:auto_generated.usedw[2]
usedw[3] <= scfifo_b941:auto_generated.usedw[3]
usedw[4] <= scfifo_b941:auto_generated.usedw[4]
usedw[5] <= scfifo_b941:auto_generated.usedw[5]
usedw[6] <= scfifo_b941:auto_generated.usedw[6]


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated
clock => a_dpfifo_u041:dpfifo.clock
data[0] => a_dpfifo_u041:dpfifo.data[0]
data[1] => a_dpfifo_u041:dpfifo.data[1]
data[2] => a_dpfifo_u041:dpfifo.data[2]
data[3] => a_dpfifo_u041:dpfifo.data[3]
data[4] => a_dpfifo_u041:dpfifo.data[4]
data[5] => a_dpfifo_u041:dpfifo.data[5]
data[6] => a_dpfifo_u041:dpfifo.data[6]
data[7] => a_dpfifo_u041:dpfifo.data[7]
data[8] => a_dpfifo_u041:dpfifo.data[8]
data[9] => a_dpfifo_u041:dpfifo.data[9]
data[10] => a_dpfifo_u041:dpfifo.data[10]
data[11] => a_dpfifo_u041:dpfifo.data[11]
data[12] => a_dpfifo_u041:dpfifo.data[12]
data[13] => a_dpfifo_u041:dpfifo.data[13]
data[14] => a_dpfifo_u041:dpfifo.data[14]
data[15] => a_dpfifo_u041:dpfifo.data[15]
empty <= a_dpfifo_u041:dpfifo.empty
full <= a_dpfifo_u041:dpfifo.full
q[0] <= a_dpfifo_u041:dpfifo.q[0]
q[1] <= a_dpfifo_u041:dpfifo.q[1]
q[2] <= a_dpfifo_u041:dpfifo.q[2]
q[3] <= a_dpfifo_u041:dpfifo.q[3]
q[4] <= a_dpfifo_u041:dpfifo.q[4]
q[5] <= a_dpfifo_u041:dpfifo.q[5]
q[6] <= a_dpfifo_u041:dpfifo.q[6]
q[7] <= a_dpfifo_u041:dpfifo.q[7]
q[8] <= a_dpfifo_u041:dpfifo.q[8]
q[9] <= a_dpfifo_u041:dpfifo.q[9]
q[10] <= a_dpfifo_u041:dpfifo.q[10]
q[11] <= a_dpfifo_u041:dpfifo.q[11]
q[12] <= a_dpfifo_u041:dpfifo.q[12]
q[13] <= a_dpfifo_u041:dpfifo.q[13]
q[14] <= a_dpfifo_u041:dpfifo.q[14]
q[15] <= a_dpfifo_u041:dpfifo.q[15]
rdreq => a_dpfifo_u041:dpfifo.rreq
sclr => a_dpfifo_u041:dpfifo.sclr
usedw[0] <= a_dpfifo_u041:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_u041:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_u041:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_u041:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_u041:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_u041:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_u041:dpfifo.usedw[6]
wrreq => a_dpfifo_u041:dpfifo.wreq


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo
clock => altsyncram_hh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_hh81:FIFOram.data_a[0]
data[1] => altsyncram_hh81:FIFOram.data_a[1]
data[2] => altsyncram_hh81:FIFOram.data_a[2]
data[3] => altsyncram_hh81:FIFOram.data_a[3]
data[4] => altsyncram_hh81:FIFOram.data_a[4]
data[5] => altsyncram_hh81:FIFOram.data_a[5]
data[6] => altsyncram_hh81:FIFOram.data_a[6]
data[7] => altsyncram_hh81:FIFOram.data_a[7]
data[8] => altsyncram_hh81:FIFOram.data_a[8]
data[9] => altsyncram_hh81:FIFOram.data_a[9]
data[10] => altsyncram_hh81:FIFOram.data_a[10]
data[11] => altsyncram_hh81:FIFOram.data_a[11]
data[12] => altsyncram_hh81:FIFOram.data_a[12]
data[13] => altsyncram_hh81:FIFOram.data_a[13]
data[14] => altsyncram_hh81:FIFOram.data_a[14]
data[15] => altsyncram_hh81:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_hh81:FIFOram.q_b[0]
q[1] <= altsyncram_hh81:FIFOram.q_b[1]
q[2] <= altsyncram_hh81:FIFOram.q_b[2]
q[3] <= altsyncram_hh81:FIFOram.q_b[3]
q[4] <= altsyncram_hh81:FIFOram.q_b[4]
q[5] <= altsyncram_hh81:FIFOram.q_b[5]
q[6] <= altsyncram_hh81:FIFOram.q_b[6]
q[7] <= altsyncram_hh81:FIFOram.q_b[7]
q[8] <= altsyncram_hh81:FIFOram.q_b[8]
q[9] <= altsyncram_hh81:FIFOram.q_b[9]
q[10] <= altsyncram_hh81:FIFOram.q_b[10]
q[11] <= altsyncram_hh81:FIFOram.q_b[11]
q[12] <= altsyncram_hh81:FIFOram.q_b[12]
q[13] <= altsyncram_hh81:FIFOram.q_b[13]
q[14] <= altsyncram_hh81:FIFOram.q_b[14]
q[15] <= altsyncram_hh81:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_hh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|altsyncram_hh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_b941:auto_generated|a_dpfifo_u041:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|DE2_Audio_Example|Audio_Controller:Audio_Controller_user|Audio_Clock:Audio_Clock
clk => COUNTER_500[0].CLK
clk => COUNTER_500[1].CLK
clk => COUNTER_500[2].CLK
clk => COUNTER_500[3].CLK
clk => COUNTER_500[4].CLK
clk => COUNTER_500[5].CLK
clk => COUNTER_500[6].CLK
clk => COUNTER_500[7].CLK
clk => COUNTER_500[8].CLK
clk => COUNTER_500[9].CLK
clk => COUNTER_500[10].CLK
reset => COUNTER_500[0].ACLR
reset => COUNTER_500[1].ACLR
reset => COUNTER_500[2].ACLR
reset => COUNTER_500[3].ACLR
reset => COUNTER_500[4].ACLR
reset => COUNTER_500[5].ACLR
reset => COUNTER_500[6].ACLR
reset => COUNTER_500[7].ACLR
reset => COUNTER_500[8].ACLR
reset => COUNTER_500[9].ACLR
reset => COUNTER_500[10].ACLR
c0 <= COUNTER_500[1].DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|avconf:avc
CLOCK_50 => mI2C_CLK_DIV[0].CLK
CLOCK_50 => mI2C_CLK_DIV[1].CLK
CLOCK_50 => mI2C_CLK_DIV[2].CLK
CLOCK_50 => mI2C_CLK_DIV[3].CLK
CLOCK_50 => mI2C_CLK_DIV[4].CLK
CLOCK_50 => mI2C_CLK_DIV[5].CLK
CLOCK_50 => mI2C_CLK_DIV[6].CLK
CLOCK_50 => mI2C_CLK_DIV[7].CLK
CLOCK_50 => mI2C_CLK_DIV[8].CLK
CLOCK_50 => mI2C_CLK_DIV[9].CLK
CLOCK_50 => mI2C_CLK_DIV[10].CLK
CLOCK_50 => mI2C_CLK_DIV[11].CLK
CLOCK_50 => mI2C_CLK_DIV[12].CLK
CLOCK_50 => mI2C_CLK_DIV[13].CLK
CLOCK_50 => mI2C_CLK_DIV[14].CLK
CLOCK_50 => mI2C_CLK_DIV[15].CLK
CLOCK_50 => mI2C_CTRL_CLK.CLK
reset => sampling_rate_selector.CLK
reset => sound_selector.CLK
reset => mI2C_CLK_DIV[0].ACLR
reset => mI2C_CLK_DIV[1].ACLR
reset => mI2C_CLK_DIV[2].ACLR
reset => mI2C_CLK_DIV[3].ACLR
reset => mI2C_CLK_DIV[4].ACLR
reset => mI2C_CLK_DIV[5].ACLR
reset => mI2C_CLK_DIV[6].ACLR
reset => mI2C_CLK_DIV[7].ACLR
reset => mI2C_CLK_DIV[8].ACLR
reset => mI2C_CLK_DIV[9].ACLR
reset => mI2C_CLK_DIV[10].ACLR
reset => mI2C_CLK_DIV[11].ACLR
reset => mI2C_CLK_DIV[12].ACLR
reset => mI2C_CLK_DIV[13].ACLR
reset => mI2C_CLK_DIV[14].ACLR
reset => mI2C_CLK_DIV[15].ACLR
reset => mI2C_CTRL_CLK.ACLR
reset => mI2C_DATA[0].OUTPUTSELECT
reset => mI2C_DATA[1].OUTPUTSELECT
reset => mI2C_DATA[2].OUTPUTSELECT
reset => mI2C_DATA[3].OUTPUTSELECT
reset => mI2C_DATA[4].OUTPUTSELECT
reset => mI2C_DATA[5].OUTPUTSELECT
reset => mI2C_DATA[6].OUTPUTSELECT
reset => mI2C_DATA[7].OUTPUTSELECT
reset => mI2C_DATA[8].OUTPUTSELECT
reset => mI2C_DATA[9].OUTPUTSELECT
reset => mI2C_DATA[10].OUTPUTSELECT
reset => mI2C_DATA[11].OUTPUTSELECT
reset => mI2C_DATA[12].OUTPUTSELECT
reset => mI2C_DATA[13].OUTPUTSELECT
reset => mI2C_DATA[14].OUTPUTSELECT
reset => mI2C_DATA[15].OUTPUTSELECT
reset => mI2C_DATA[16].OUTPUTSELECT
reset => mI2C_DATA[17].OUTPUTSELECT
reset => mI2C_DATA[18].OUTPUTSELECT
reset => mI2C_DATA[19].OUTPUTSELECT
reset => mI2C_DATA[20].OUTPUTSELECT
reset => mI2C_DATA[21].OUTPUTSELECT
reset => mI2C_DATA[22].OUTPUTSELECT
reset => mI2C_DATA[23].OUTPUTSELECT
reset => mI2C_GO.ACLR
reset => LUT_INDEX[0].ACLR
reset => LUT_INDEX[1].ACLR
reset => LUT_INDEX[2].ACLR
reset => LUT_INDEX[3].ACLR
reset => mSetup_ST~6.DATAIN
reset => iRST_N.IN1
volume_key => ~NO_FANOUT~
sound_select => sound_selector.DATAIN
sampling_rate_select => sampling_rate_selector.DATAIN
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE2_Audio_Example|avconf:avc|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|PS2_Demo:keyboard
CLOCK_50 => CLOCK_50.IN1
reset => reset.IN1
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
PS2_CLK <> PS2_Controller:PS2.PS2_CLK
PS2_DAT <> PS2_Controller:PS2.PS2_DAT
go <= complete_key_in.DB_MAX_OUTPUT_PORT_TYPE
code1[0] <= code1[0].DB_MAX_OUTPUT_PORT_TYPE
code1[1] <= code1[1].DB_MAX_OUTPUT_PORT_TYPE
code1[2] <= code1[2].DB_MAX_OUTPUT_PORT_TYPE
code1[3] <= code1[3].DB_MAX_OUTPUT_PORT_TYPE
code1[4] <= code1[4].DB_MAX_OUTPUT_PORT_TYPE
code1[5] <= code1[5].DB_MAX_OUTPUT_PORT_TYPE
code1[6] <= code1[6].DB_MAX_OUTPUT_PORT_TYPE
code1[7] <= code1[7].DB_MAX_OUTPUT_PORT_TYPE
code2[0] <= code2[0].DB_MAX_OUTPUT_PORT_TYPE
code2[1] <= code2[1].DB_MAX_OUTPUT_PORT_TYPE
code2[2] <= code2[2].DB_MAX_OUTPUT_PORT_TYPE
code2[3] <= code2[3].DB_MAX_OUTPUT_PORT_TYPE
code2[4] <= code2[4].DB_MAX_OUTPUT_PORT_TYPE
code2[5] <= code2[5].DB_MAX_OUTPUT_PORT_TYPE
code2[6] <= code2[6].DB_MAX_OUTPUT_PORT_TYPE
code2[7] <= code2[7].DB_MAX_OUTPUT_PORT_TYPE
code3[0] <= code3[0].DB_MAX_OUTPUT_PORT_TYPE
code3[1] <= code3[1].DB_MAX_OUTPUT_PORT_TYPE
code3[2] <= code3[2].DB_MAX_OUTPUT_PORT_TYPE
code3[3] <= code3[3].DB_MAX_OUTPUT_PORT_TYPE
code3[4] <= code3[4].DB_MAX_OUTPUT_PORT_TYPE
code3[5] <= code3[5].DB_MAX_OUTPUT_PORT_TYPE
code3[6] <= code3[6].DB_MAX_OUTPUT_PORT_TYPE
code3[7] <= code3[7].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= alphabet_to_seven_segments:seg0.seven_seg_display
HEX0[1] <= alphabet_to_seven_segments:seg0.seven_seg_display
HEX0[2] <= alphabet_to_seven_segments:seg0.seven_seg_display
HEX0[3] <= alphabet_to_seven_segments:seg0.seven_seg_display
HEX0[4] <= alphabet_to_seven_segments:seg0.seven_seg_display
HEX0[5] <= alphabet_to_seven_segments:seg0.seven_seg_display
HEX0[6] <= alphabet_to_seven_segments:seg0.seven_seg_display
HEX1[0] <= alphabet_to_seven_segments:seg1.seven_seg_display
HEX1[1] <= alphabet_to_seven_segments:seg1.seven_seg_display
HEX1[2] <= alphabet_to_seven_segments:seg1.seven_seg_display
HEX1[3] <= alphabet_to_seven_segments:seg1.seven_seg_display
HEX1[4] <= alphabet_to_seven_segments:seg1.seven_seg_display
HEX1[5] <= alphabet_to_seven_segments:seg1.seven_seg_display
HEX1[6] <= alphabet_to_seven_segments:seg1.seven_seg_display
HEX2[0] <= alphabet_to_seven_segments:seg2.seven_seg_display
HEX2[1] <= alphabet_to_seven_segments:seg2.seven_seg_display
HEX2[2] <= alphabet_to_seven_segments:seg2.seven_seg_display
HEX2[3] <= alphabet_to_seven_segments:seg2.seven_seg_display
HEX2[4] <= alphabet_to_seven_segments:seg2.seven_seg_display
HEX2[5] <= alphabet_to_seven_segments:seg2.seven_seg_display
HEX2[6] <= alphabet_to_seven_segments:seg2.seven_seg_display
HEX3[0] <= alphabet_to_seven_segments:seg3.seven_seg_display
HEX3[1] <= alphabet_to_seven_segments:seg3.seven_seg_display
HEX3[2] <= alphabet_to_seven_segments:seg3.seven_seg_display
HEX3[3] <= alphabet_to_seven_segments:seg3.seven_seg_display
HEX3[4] <= alphabet_to_seven_segments:seg3.seven_seg_display
HEX3[5] <= alphabet_to_seven_segments:seg3.seven_seg_display
HEX3[6] <= alphabet_to_seven_segments:seg3.seven_seg_display
HEX4[0] <= Go_to_seven_segments:Go_to_seven_segments.seven_seg_display1
HEX4[1] <= Go_to_seven_segments:Go_to_seven_segments.seven_seg_display1
HEX4[2] <= Go_to_seven_segments:Go_to_seven_segments.seven_seg_display1
HEX4[3] <= Go_to_seven_segments:Go_to_seven_segments.seven_seg_display1
HEX4[4] <= Go_to_seven_segments:Go_to_seven_segments.seven_seg_display1
HEX4[5] <= Go_to_seven_segments:Go_to_seven_segments.seven_seg_display1
HEX4[6] <= Go_to_seven_segments:Go_to_seven_segments.seven_seg_display1
HEX5[0] <= Go_to_seven_segments:Go_to_seven_segments.seven_seg_display
HEX5[1] <= Go_to_seven_segments:Go_to_seven_segments.seven_seg_display
HEX5[2] <= Go_to_seven_segments:Go_to_seven_segments.seven_seg_display
HEX5[3] <= Go_to_seven_segments:Go_to_seven_segments.seven_seg_display
HEX5[4] <= Go_to_seven_segments:Go_to_seven_segments.seven_seg_display
HEX5[5] <= Go_to_seven_segments:Go_to_seven_segments.seven_seg_display
HEX5[6] <= Go_to_seven_segments:Go_to_seven_segments.seven_seg_display
LEDG[0] <= LEDG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= LEDG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LEDG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LEDG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LEDG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LEDG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LEDG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LEDG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= PS2_Controller:PS2.received_data_en
LEDR[1] <= ps2_key_released.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= LEDR[17].DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|PS2_Demo:keyboard|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN1
reset => reset.IN1
the_command[0] => ~NO_FANOUT~
the_command[1] => ~NO_FANOUT~
the_command[2] => ~NO_FANOUT~
the_command[3] => ~NO_FANOUT~
the_command[4] => ~NO_FANOUT~
the_command[5] => ~NO_FANOUT~
the_command[6] => ~NO_FANOUT~
the_command[7] => ~NO_FANOUT~
send_command => always1.IN1
send_command => ns_ps2_transceiver.DATAB
send_command => ns_ps2_transceiver.OUTPUTSELECT
send_command => ns_ps2_transceiver.OUTPUTSELECT
send_command => Selector0.IN2
send_command => ns_ps2_transceiver.DATAB
command_was_sent <= <GND>
error_communication_timed_out <= <GND>
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|DE2_Audio_Example|PS2_Demo:keyboard|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|PS2_Demo:keyboard|alphabet_to_seven_segments:seg0
number[0] => Equal0.IN7
number[0] => Equal1.IN1
number[0] => Equal2.IN7
number[0] => Equal3.IN7
number[0] => Equal4.IN2
number[0] => Equal5.IN7
number[0] => Equal6.IN7
number[1] => Equal0.IN2
number[1] => Equal1.IN7
number[1] => Equal2.IN6
number[1] => Equal3.IN6
number[1] => Equal4.IN7
number[1] => Equal5.IN6
number[1] => Equal6.IN6
number[2] => Equal0.IN6
number[2] => Equal1.IN6
number[2] => Equal2.IN1
number[2] => Equal3.IN1
number[2] => Equal4.IN6
number[2] => Equal5.IN2
number[2] => Equal6.IN2
number[3] => Equal0.IN5
number[3] => Equal1.IN5
number[3] => Equal2.IN5
number[3] => Equal3.IN5
number[3] => Equal4.IN5
number[3] => Equal5.IN1
number[3] => Equal6.IN1
number[4] => Equal0.IN1
number[4] => Equal1.IN4
number[4] => Equal2.IN4
number[4] => Equal3.IN4
number[4] => Equal4.IN1
number[4] => Equal5.IN5
number[4] => Equal6.IN0
number[5] => Equal0.IN0
number[5] => Equal1.IN0
number[5] => Equal2.IN0
number[5] => Equal3.IN3
number[5] => Equal4.IN0
number[5] => Equal5.IN0
number[5] => Equal6.IN5
number[6] => Equal0.IN4
number[6] => Equal1.IN3
number[6] => Equal2.IN3
number[6] => Equal3.IN0
number[6] => Equal4.IN4
number[6] => Equal5.IN4
number[6] => Equal6.IN4
number[7] => Equal0.IN3
number[7] => Equal1.IN2
number[7] => Equal2.IN2
number[7] => Equal3.IN2
number[7] => Equal4.IN3
number[7] => Equal5.IN3
number[7] => Equal6.IN3
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|PS2_Demo:keyboard|alphabet_to_seven_segments:seg1
number[0] => Equal0.IN7
number[0] => Equal1.IN1
number[0] => Equal2.IN7
number[0] => Equal3.IN7
number[0] => Equal4.IN2
number[0] => Equal5.IN7
number[0] => Equal6.IN7
number[1] => Equal0.IN2
number[1] => Equal1.IN7
number[1] => Equal2.IN6
number[1] => Equal3.IN6
number[1] => Equal4.IN7
number[1] => Equal5.IN6
number[1] => Equal6.IN6
number[2] => Equal0.IN6
number[2] => Equal1.IN6
number[2] => Equal2.IN1
number[2] => Equal3.IN1
number[2] => Equal4.IN6
number[2] => Equal5.IN2
number[2] => Equal6.IN2
number[3] => Equal0.IN5
number[3] => Equal1.IN5
number[3] => Equal2.IN5
number[3] => Equal3.IN5
number[3] => Equal4.IN5
number[3] => Equal5.IN1
number[3] => Equal6.IN1
number[4] => Equal0.IN1
number[4] => Equal1.IN4
number[4] => Equal2.IN4
number[4] => Equal3.IN4
number[4] => Equal4.IN1
number[4] => Equal5.IN5
number[4] => Equal6.IN0
number[5] => Equal0.IN0
number[5] => Equal1.IN0
number[5] => Equal2.IN0
number[5] => Equal3.IN3
number[5] => Equal4.IN0
number[5] => Equal5.IN0
number[5] => Equal6.IN5
number[6] => Equal0.IN4
number[6] => Equal1.IN3
number[6] => Equal2.IN3
number[6] => Equal3.IN0
number[6] => Equal4.IN4
number[6] => Equal5.IN4
number[6] => Equal6.IN4
number[7] => Equal0.IN3
number[7] => Equal1.IN2
number[7] => Equal2.IN2
number[7] => Equal3.IN2
number[7] => Equal4.IN3
number[7] => Equal5.IN3
number[7] => Equal6.IN3
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|PS2_Demo:keyboard|alphabet_to_seven_segments:seg2
number[0] => Equal0.IN7
number[0] => Equal1.IN1
number[0] => Equal2.IN7
number[0] => Equal3.IN7
number[0] => Equal4.IN2
number[0] => Equal5.IN7
number[0] => Equal6.IN7
number[1] => Equal0.IN2
number[1] => Equal1.IN7
number[1] => Equal2.IN6
number[1] => Equal3.IN6
number[1] => Equal4.IN7
number[1] => Equal5.IN6
number[1] => Equal6.IN6
number[2] => Equal0.IN6
number[2] => Equal1.IN6
number[2] => Equal2.IN1
number[2] => Equal3.IN1
number[2] => Equal4.IN6
number[2] => Equal5.IN2
number[2] => Equal6.IN2
number[3] => Equal0.IN5
number[3] => Equal1.IN5
number[3] => Equal2.IN5
number[3] => Equal3.IN5
number[3] => Equal4.IN5
number[3] => Equal5.IN1
number[3] => Equal6.IN1
number[4] => Equal0.IN1
number[4] => Equal1.IN4
number[4] => Equal2.IN4
number[4] => Equal3.IN4
number[4] => Equal4.IN1
number[4] => Equal5.IN5
number[4] => Equal6.IN0
number[5] => Equal0.IN0
number[5] => Equal1.IN0
number[5] => Equal2.IN0
number[5] => Equal3.IN3
number[5] => Equal4.IN0
number[5] => Equal5.IN0
number[5] => Equal6.IN5
number[6] => Equal0.IN4
number[6] => Equal1.IN3
number[6] => Equal2.IN3
number[6] => Equal3.IN0
number[6] => Equal4.IN4
number[6] => Equal5.IN4
number[6] => Equal6.IN4
number[7] => Equal0.IN3
number[7] => Equal1.IN2
number[7] => Equal2.IN2
number[7] => Equal3.IN2
number[7] => Equal4.IN3
number[7] => Equal5.IN3
number[7] => Equal6.IN3
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|PS2_Demo:keyboard|alphabet_to_seven_segments:seg3
number[0] => Equal0.IN7
number[0] => Equal1.IN1
number[0] => Equal2.IN7
number[0] => Equal3.IN7
number[0] => Equal4.IN2
number[0] => Equal5.IN7
number[0] => Equal6.IN7
number[1] => Equal0.IN2
number[1] => Equal1.IN7
number[1] => Equal2.IN6
number[1] => Equal3.IN6
number[1] => Equal4.IN7
number[1] => Equal5.IN6
number[1] => Equal6.IN6
number[2] => Equal0.IN6
number[2] => Equal1.IN6
number[2] => Equal2.IN1
number[2] => Equal3.IN1
number[2] => Equal4.IN6
number[2] => Equal5.IN2
number[2] => Equal6.IN2
number[3] => Equal0.IN5
number[3] => Equal1.IN5
number[3] => Equal2.IN5
number[3] => Equal3.IN5
number[3] => Equal4.IN5
number[3] => Equal5.IN1
number[3] => Equal6.IN1
number[4] => Equal0.IN1
number[4] => Equal1.IN4
number[4] => Equal2.IN4
number[4] => Equal3.IN4
number[4] => Equal4.IN1
number[4] => Equal5.IN5
number[4] => Equal6.IN0
number[5] => Equal0.IN0
number[5] => Equal1.IN0
number[5] => Equal2.IN0
number[5] => Equal3.IN3
number[5] => Equal4.IN0
number[5] => Equal5.IN0
number[5] => Equal6.IN5
number[6] => Equal0.IN4
number[6] => Equal1.IN3
number[6] => Equal2.IN3
number[6] => Equal3.IN0
number[6] => Equal4.IN4
number[6] => Equal5.IN4
number[6] => Equal6.IN4
number[7] => Equal0.IN3
number[7] => Equal1.IN2
number[7] => Equal2.IN2
number[7] => Equal3.IN2
number[7] => Equal4.IN3
number[7] => Equal5.IN3
number[7] => Equal6.IN3
seven_seg_display[0] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[2] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= seven_seg_display.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|PS2_Demo:keyboard|Go_to_seven_segments:Go_to_seven_segments
go => seven_seg_display[6].DATAIN
go => seven_seg_display[5].DATAIN
go => seven_seg_display[4].DATAIN
go => seven_seg_display[3].DATAIN
go => seven_seg_display[2].DATAIN
go => seven_seg_display[0].DATAIN
go => seven_seg_display1[6].DATAIN
go => seven_seg_display1[4].DATAIN
go => seven_seg_display1[3].DATAIN
go => seven_seg_display1[2].DATAIN
seven_seg_display[0] <= go.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[1] <= <VCC>
seven_seg_display[2] <= go.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[3] <= go.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[4] <= go.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[5] <= go.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display[6] <= go.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display1[0] <= <VCC>
seven_seg_display1[1] <= <VCC>
seven_seg_display1[2] <= go.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display1[3] <= go.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display1[4] <= go.DB_MAX_OUTPUT_PORT_TYPE
seven_seg_display1[5] <= <VCC>
seven_seg_display1[6] <= go.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|sound_wave:sound_wave1
clock => clock.IN1
alphabet[0] => Decoder0.IN7
alphabet[1] => Decoder0.IN6
alphabet[2] => Decoder0.IN5
alphabet[3] => Decoder0.IN4
alphabet[4] => Decoder0.IN3
alphabet[5] => Decoder0.IN2
alphabet[6] => Decoder0.IN1
alphabet[7] => Decoder0.IN0
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
sound[0] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[1] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[2] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[3] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[4] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[5] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[6] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[7] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[8] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[9] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[10] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[11] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[12] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[13] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[14] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[15] <= sound.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|sound_wave:sound_wave1|sine_stepper:comb_27
clock => step_counter[0].CLK
clock => step_counter[1].CLK
clock => step_counter[2].CLK
clock => step_counter[3].CLK
clock => step_counter[4].CLK
clock => step_counter[5].CLK
clock => clock_divide[0].CLK
clock => clock_divide[1].CLK
clock => clock_divide[2].CLK
clock => clock_divide[3].CLK
clock => clock_divide[4].CLK
clock => clock_divide[5].CLK
clock => clock_divide[6].CLK
clock => clock_divide[7].CLK
clock => clock_divide[8].CLK
clock => clock_divide[9].CLK
clock => clock_divide[10].CLK
clock => clock_divide[11].CLK
clock => clock_divide[12].CLK
clock => clock_divide[13].CLK
clock => clock_divide[14].CLK
clock => clock_divide[15].CLK
clock => clock_divide[16].CLK
clock => clock_divide[17].CLK
clock => clock_divide[18].CLK
clock => clock_divide[19].CLK
clock => clock_divide[20].CLK
clock => clock_divide[21].CLK
frequency[0] => Mux0.IN5
frequency[0] => Mux1.IN5
frequency[0] => Mux2.IN5
frequency[0] => Mux3.IN5
frequency[0] => Mux4.IN5
frequency[0] => Mux5.IN5
frequency[0] => Mux6.IN5
frequency[0] => Mux7.IN5
frequency[0] => Mux8.IN5
frequency[0] => Mux9.IN5
frequency[0] => Mux10.IN5
frequency[0] => Mux11.IN5
frequency[0] => Mux12.IN5
frequency[0] => Mux13.IN5
frequency[0] => Mux14.IN5
frequency[0] => Mux15.IN5
frequency[0] => Mux16.IN5
frequency[0] => Mux17.IN5
frequency[0] => Mux18.IN5
frequency[0] => Mux19.IN5
frequency[0] => Mux20.IN5
frequency[0] => Mux21.IN5
frequency[0] => Mux22.IN5
frequency[0] => Mux23.IN5
frequency[0] => Mux24.IN5
frequency[0] => Mux25.IN5
frequency[0] => Mux26.IN5
frequency[0] => Mux27.IN5
frequency[1] => Mux0.IN4
frequency[1] => Mux1.IN4
frequency[1] => Mux2.IN4
frequency[1] => Mux3.IN4
frequency[1] => Mux4.IN4
frequency[1] => Mux5.IN4
frequency[1] => Mux6.IN4
frequency[1] => Mux7.IN4
frequency[1] => Mux8.IN4
frequency[1] => Mux9.IN4
frequency[1] => Mux10.IN4
frequency[1] => Mux11.IN4
frequency[1] => Mux12.IN4
frequency[1] => Mux13.IN4
frequency[1] => Mux14.IN4
frequency[1] => Mux15.IN4
frequency[1] => Mux16.IN4
frequency[1] => Mux17.IN4
frequency[1] => Mux18.IN4
frequency[1] => Mux19.IN4
frequency[1] => Mux20.IN4
frequency[1] => Mux21.IN4
frequency[1] => Mux22.IN4
frequency[1] => Mux23.IN4
frequency[1] => Mux24.IN4
frequency[1] => Mux25.IN4
frequency[1] => Mux26.IN4
frequency[1] => Mux27.IN4
step[0] <= <GND>
step[1] <= <GND>
step[2] <= <GND>
step[3] <= <GND>
step[4] <= <GND>
step[5] <= <GND>
wave[0] <= sine_LUT:comb_213.wave
wave[1] <= sine_LUT:comb_213.wave
wave[2] <= sine_LUT:comb_213.wave
wave[3] <= sine_LUT:comb_213.wave
wave[4] <= sine_LUT:comb_213.wave
wave[5] <= sine_LUT:comb_213.wave
wave[6] <= sine_LUT:comb_213.wave
wave[7] <= sine_LUT:comb_213.wave
wave[8] <= sine_LUT:comb_213.wave
wave[9] <= sine_LUT:comb_213.wave
wave[10] <= sine_LUT:comb_213.wave
wave[11] <= sine_LUT:comb_213.wave
wave[12] <= sine_LUT:comb_213.wave
wave[13] <= sine_LUT:comb_213.wave
wave[14] <= sine_LUT:comb_213.wave
wave[15] <= sine_LUT:comb_213.wave


|DE2_Audio_Example|sound_wave:sound_wave1|sine_stepper:comb_27|sine_LUT:comb_213
step_counter[0] => Ram0.RADDR
step_counter[1] => Ram0.RADDR1
step_counter[2] => Ram0.RADDR2
step_counter[3] => Ram0.RADDR3
step_counter[4] => Ram0.RADDR4
step_counter[5] => Ram0.RADDR5
wave[0] <= Ram0.DATAOUT
wave[1] <= Ram0.DATAOUT1
wave[2] <= Ram0.DATAOUT2
wave[3] <= Ram0.DATAOUT3
wave[4] <= Ram0.DATAOUT4
wave[5] <= Ram0.DATAOUT5
wave[6] <= Ram0.DATAOUT6
wave[7] <= Ram0.DATAOUT7
wave[8] <= Ram0.DATAOUT8
wave[9] <= Ram0.DATAOUT9
wave[10] <= Ram0.DATAOUT10
wave[11] <= Ram0.DATAOUT11
wave[12] <= Ram0.DATAOUT12
wave[13] <= Ram0.DATAOUT13
wave[14] <= Ram0.DATAOUT14
wave[15] <= Ram0.DATAOUT15


|DE2_Audio_Example|sound_wave:sound_wave2
clock => clock.IN1
alphabet[0] => Decoder0.IN7
alphabet[1] => Decoder0.IN6
alphabet[2] => Decoder0.IN5
alphabet[3] => Decoder0.IN4
alphabet[4] => Decoder0.IN3
alphabet[5] => Decoder0.IN2
alphabet[6] => Decoder0.IN1
alphabet[7] => Decoder0.IN0
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
sound[0] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[1] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[2] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[3] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[4] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[5] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[6] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[7] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[8] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[9] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[10] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[11] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[12] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[13] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[14] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[15] <= sound.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|sound_wave:sound_wave2|sine_stepper:comb_27
clock => step_counter[0].CLK
clock => step_counter[1].CLK
clock => step_counter[2].CLK
clock => step_counter[3].CLK
clock => step_counter[4].CLK
clock => step_counter[5].CLK
clock => clock_divide[0].CLK
clock => clock_divide[1].CLK
clock => clock_divide[2].CLK
clock => clock_divide[3].CLK
clock => clock_divide[4].CLK
clock => clock_divide[5].CLK
clock => clock_divide[6].CLK
clock => clock_divide[7].CLK
clock => clock_divide[8].CLK
clock => clock_divide[9].CLK
clock => clock_divide[10].CLK
clock => clock_divide[11].CLK
clock => clock_divide[12].CLK
clock => clock_divide[13].CLK
clock => clock_divide[14].CLK
clock => clock_divide[15].CLK
clock => clock_divide[16].CLK
clock => clock_divide[17].CLK
clock => clock_divide[18].CLK
clock => clock_divide[19].CLK
clock => clock_divide[20].CLK
clock => clock_divide[21].CLK
frequency[0] => Mux0.IN5
frequency[0] => Mux1.IN5
frequency[0] => Mux2.IN5
frequency[0] => Mux3.IN5
frequency[0] => Mux4.IN5
frequency[0] => Mux5.IN5
frequency[0] => Mux6.IN5
frequency[0] => Mux7.IN5
frequency[0] => Mux8.IN5
frequency[0] => Mux9.IN5
frequency[0] => Mux10.IN5
frequency[0] => Mux11.IN5
frequency[0] => Mux12.IN5
frequency[0] => Mux13.IN5
frequency[0] => Mux14.IN5
frequency[0] => Mux15.IN5
frequency[0] => Mux16.IN5
frequency[0] => Mux17.IN5
frequency[0] => Mux18.IN5
frequency[0] => Mux19.IN5
frequency[0] => Mux20.IN5
frequency[0] => Mux21.IN5
frequency[0] => Mux22.IN5
frequency[0] => Mux23.IN5
frequency[0] => Mux24.IN5
frequency[0] => Mux25.IN5
frequency[0] => Mux26.IN5
frequency[0] => Mux27.IN5
frequency[1] => Mux0.IN4
frequency[1] => Mux1.IN4
frequency[1] => Mux2.IN4
frequency[1] => Mux3.IN4
frequency[1] => Mux4.IN4
frequency[1] => Mux5.IN4
frequency[1] => Mux6.IN4
frequency[1] => Mux7.IN4
frequency[1] => Mux8.IN4
frequency[1] => Mux9.IN4
frequency[1] => Mux10.IN4
frequency[1] => Mux11.IN4
frequency[1] => Mux12.IN4
frequency[1] => Mux13.IN4
frequency[1] => Mux14.IN4
frequency[1] => Mux15.IN4
frequency[1] => Mux16.IN4
frequency[1] => Mux17.IN4
frequency[1] => Mux18.IN4
frequency[1] => Mux19.IN4
frequency[1] => Mux20.IN4
frequency[1] => Mux21.IN4
frequency[1] => Mux22.IN4
frequency[1] => Mux23.IN4
frequency[1] => Mux24.IN4
frequency[1] => Mux25.IN4
frequency[1] => Mux26.IN4
frequency[1] => Mux27.IN4
step[0] <= <GND>
step[1] <= <GND>
step[2] <= <GND>
step[3] <= <GND>
step[4] <= <GND>
step[5] <= <GND>
wave[0] <= sine_LUT:comb_213.wave
wave[1] <= sine_LUT:comb_213.wave
wave[2] <= sine_LUT:comb_213.wave
wave[3] <= sine_LUT:comb_213.wave
wave[4] <= sine_LUT:comb_213.wave
wave[5] <= sine_LUT:comb_213.wave
wave[6] <= sine_LUT:comb_213.wave
wave[7] <= sine_LUT:comb_213.wave
wave[8] <= sine_LUT:comb_213.wave
wave[9] <= sine_LUT:comb_213.wave
wave[10] <= sine_LUT:comb_213.wave
wave[11] <= sine_LUT:comb_213.wave
wave[12] <= sine_LUT:comb_213.wave
wave[13] <= sine_LUT:comb_213.wave
wave[14] <= sine_LUT:comb_213.wave
wave[15] <= sine_LUT:comb_213.wave


|DE2_Audio_Example|sound_wave:sound_wave2|sine_stepper:comb_27|sine_LUT:comb_213
step_counter[0] => Ram0.RADDR
step_counter[1] => Ram0.RADDR1
step_counter[2] => Ram0.RADDR2
step_counter[3] => Ram0.RADDR3
step_counter[4] => Ram0.RADDR4
step_counter[5] => Ram0.RADDR5
wave[0] <= Ram0.DATAOUT
wave[1] <= Ram0.DATAOUT1
wave[2] <= Ram0.DATAOUT2
wave[3] <= Ram0.DATAOUT3
wave[4] <= Ram0.DATAOUT4
wave[5] <= Ram0.DATAOUT5
wave[6] <= Ram0.DATAOUT6
wave[7] <= Ram0.DATAOUT7
wave[8] <= Ram0.DATAOUT8
wave[9] <= Ram0.DATAOUT9
wave[10] <= Ram0.DATAOUT10
wave[11] <= Ram0.DATAOUT11
wave[12] <= Ram0.DATAOUT12
wave[13] <= Ram0.DATAOUT13
wave[14] <= Ram0.DATAOUT14
wave[15] <= Ram0.DATAOUT15


|DE2_Audio_Example|sound_wave:sound_wave3
clock => clock.IN1
alphabet[0] => Decoder0.IN7
alphabet[1] => Decoder0.IN6
alphabet[2] => Decoder0.IN5
alphabet[3] => Decoder0.IN4
alphabet[4] => Decoder0.IN3
alphabet[5] => Decoder0.IN2
alphabet[6] => Decoder0.IN1
alphabet[7] => Decoder0.IN0
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
go => sound.OUTPUTSELECT
sound[0] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[1] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[2] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[3] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[4] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[5] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[6] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[7] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[8] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[9] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[10] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[11] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[12] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[13] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[14] <= sound.DB_MAX_OUTPUT_PORT_TYPE
sound[15] <= sound.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Audio_Example|sound_wave:sound_wave3|sine_stepper:comb_27
clock => step_counter[0].CLK
clock => step_counter[1].CLK
clock => step_counter[2].CLK
clock => step_counter[3].CLK
clock => step_counter[4].CLK
clock => step_counter[5].CLK
clock => clock_divide[0].CLK
clock => clock_divide[1].CLK
clock => clock_divide[2].CLK
clock => clock_divide[3].CLK
clock => clock_divide[4].CLK
clock => clock_divide[5].CLK
clock => clock_divide[6].CLK
clock => clock_divide[7].CLK
clock => clock_divide[8].CLK
clock => clock_divide[9].CLK
clock => clock_divide[10].CLK
clock => clock_divide[11].CLK
clock => clock_divide[12].CLK
clock => clock_divide[13].CLK
clock => clock_divide[14].CLK
clock => clock_divide[15].CLK
clock => clock_divide[16].CLK
clock => clock_divide[17].CLK
clock => clock_divide[18].CLK
clock => clock_divide[19].CLK
clock => clock_divide[20].CLK
clock => clock_divide[21].CLK
frequency[0] => Mux0.IN5
frequency[0] => Mux1.IN5
frequency[0] => Mux2.IN5
frequency[0] => Mux3.IN5
frequency[0] => Mux4.IN5
frequency[0] => Mux5.IN5
frequency[0] => Mux6.IN5
frequency[0] => Mux7.IN5
frequency[0] => Mux8.IN5
frequency[0] => Mux9.IN5
frequency[0] => Mux10.IN5
frequency[0] => Mux11.IN5
frequency[0] => Mux12.IN5
frequency[0] => Mux13.IN5
frequency[0] => Mux14.IN5
frequency[0] => Mux15.IN5
frequency[0] => Mux16.IN5
frequency[0] => Mux17.IN5
frequency[0] => Mux18.IN5
frequency[0] => Mux19.IN5
frequency[0] => Mux20.IN5
frequency[0] => Mux21.IN5
frequency[0] => Mux22.IN5
frequency[0] => Mux23.IN5
frequency[0] => Mux24.IN5
frequency[0] => Mux25.IN5
frequency[0] => Mux26.IN5
frequency[0] => Mux27.IN5
frequency[1] => Mux0.IN4
frequency[1] => Mux1.IN4
frequency[1] => Mux2.IN4
frequency[1] => Mux3.IN4
frequency[1] => Mux4.IN4
frequency[1] => Mux5.IN4
frequency[1] => Mux6.IN4
frequency[1] => Mux7.IN4
frequency[1] => Mux8.IN4
frequency[1] => Mux9.IN4
frequency[1] => Mux10.IN4
frequency[1] => Mux11.IN4
frequency[1] => Mux12.IN4
frequency[1] => Mux13.IN4
frequency[1] => Mux14.IN4
frequency[1] => Mux15.IN4
frequency[1] => Mux16.IN4
frequency[1] => Mux17.IN4
frequency[1] => Mux18.IN4
frequency[1] => Mux19.IN4
frequency[1] => Mux20.IN4
frequency[1] => Mux21.IN4
frequency[1] => Mux22.IN4
frequency[1] => Mux23.IN4
frequency[1] => Mux24.IN4
frequency[1] => Mux25.IN4
frequency[1] => Mux26.IN4
frequency[1] => Mux27.IN4
step[0] <= <GND>
step[1] <= <GND>
step[2] <= <GND>
step[3] <= <GND>
step[4] <= <GND>
step[5] <= <GND>
wave[0] <= sine_LUT:comb_213.wave
wave[1] <= sine_LUT:comb_213.wave
wave[2] <= sine_LUT:comb_213.wave
wave[3] <= sine_LUT:comb_213.wave
wave[4] <= sine_LUT:comb_213.wave
wave[5] <= sine_LUT:comb_213.wave
wave[6] <= sine_LUT:comb_213.wave
wave[7] <= sine_LUT:comb_213.wave
wave[8] <= sine_LUT:comb_213.wave
wave[9] <= sine_LUT:comb_213.wave
wave[10] <= sine_LUT:comb_213.wave
wave[11] <= sine_LUT:comb_213.wave
wave[12] <= sine_LUT:comb_213.wave
wave[13] <= sine_LUT:comb_213.wave
wave[14] <= sine_LUT:comb_213.wave
wave[15] <= sine_LUT:comb_213.wave


|DE2_Audio_Example|sound_wave:sound_wave3|sine_stepper:comb_27|sine_LUT:comb_213
step_counter[0] => Ram0.RADDR
step_counter[1] => Ram0.RADDR1
step_counter[2] => Ram0.RADDR2
step_counter[3] => Ram0.RADDR3
step_counter[4] => Ram0.RADDR4
step_counter[5] => Ram0.RADDR5
wave[0] <= Ram0.DATAOUT
wave[1] <= Ram0.DATAOUT1
wave[2] <= Ram0.DATAOUT2
wave[3] <= Ram0.DATAOUT3
wave[4] <= Ram0.DATAOUT4
wave[5] <= Ram0.DATAOUT5
wave[6] <= Ram0.DATAOUT6
wave[7] <= Ram0.DATAOUT7
wave[8] <= Ram0.DATAOUT8
wave[9] <= Ram0.DATAOUT9
wave[10] <= Ram0.DATAOUT10
wave[11] <= Ram0.DATAOUT11
wave[12] <= Ram0.DATAOUT12
wave[13] <= Ram0.DATAOUT13
wave[14] <= Ram0.DATAOUT14
wave[15] <= Ram0.DATAOUT15


