<p><a href="https://www.google.mv/url?q=http://www.cse.psu.edu/~fuf111/publications/noc.pdf&sa=U&ved=2ahUKEwjGr_j2rvfnAhXPGTQIHUZmCvoQFjAEegQIBRAB&usg=AOvVaw1ELVsUFL6LcqqnfspM57YT">Optimal placement of Cores, Caches and Memory controllers diman</a></p>
<p><a href="https://www.google.mv/url?q=http://www.cse.psu.edu/~fuf111/publications/noc.pdf&sa=U&ved=2ahUKEwjGr_j2rvfnAhXPGTQIHUZmCvoQFjAEegQIBRAB&usg=AOvVaw1ELVsUFL6LcqqnfspM57YT">Optimal placement of Cores, Caches and Memory controllers diman</a></p>
<p><a href="https://www.google.mv/url?q=http://www.cse.psu.edu/~fuf111/publications/noc.pdf&sa=U&ved=2ahUKEwjGr_j2rvfnAhXPGTQIHUZmCvoQFjAEegQIBRAB&usg=AOvVaw1ELVsUFL6LcqqnfspM57YT">Optimal placement of Cores, Caches and Memory controllers diman</a></p>
<p><a href="https://www.google.mv/url?q=http://www.cse.psu.edu/~fuf111/publications/noc.pdf&sa=U&ved=2ahUKEwjGr_j2rvfnAhXPGTQIHUZmCvoQFjAEegQIBRAB&usg=AOvVaw1ELVsUFL6LcqqnfspM57YT">Optimal placement of Cores, Caches and Memory controllers diman</a></p>
<p><a href="https://www.google.mv/url?q=http://www.cse.psu.edu/~fuf111/publications/noc.pdf&sa=U&ved=2ahUKEwjGr_j2rvfnAhXPGTQIHUZmCvoQFjAEegQIBRAB&usg=AOvVaw1ELVsUFL6LcqqnfspM57YT">Optimal placement of Cores, Caches and Memory controllers diman</a></p>
<p><a href="https://www.google.mv/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjGr_j2rvfnAhXPGTQIHUZmCvoQFjAFegQIARAB&usg=AOvVaw30jnQQKffCbtZgpGMIHmbV">Optimal placement of Cores, Caches and Memory controllers diman</a></p>
<p><a href="https://www.google.mv/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjGr_j2rvfnAhXPGTQIHUZmCvoQFjAFegQIARAB&usg=AOvVaw30jnQQKffCbtZgpGMIHmbV">Optimal placement of Cores, Caches and Memory controllers diman</a></p>
<p><a href="https://www.google.mv/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjGr_j2rvfnAhXPGTQIHUZmCvoQFjAFegQIARAB&usg=AOvVaw30jnQQKffCbtZgpGMIHmbV">Optimal placement of Cores, Caches and Memory controllers diman</a></p>
<p><a href="https://www.google.mv/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjGr_j2rvfnAhXPGTQIHUZmCvoQFjAFegQIARAB&usg=AOvVaw30jnQQKffCbtZgpGMIHmbV">Optimal placement of Cores, Caches and Memory controllers diman</a></p>
<p><a href="https://www.google.mv/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjGr_j2rvfnAhXPGTQIHUZmCvoQFjAFegQIARAB&usg=AOvVaw30jnQQKffCbtZgpGMIHmbV">Optimal placement of Cores, Caches and Memory controllers diman</a></p>
