Analysis & Synthesis report for f_measure
Thu Mar 24 18:09:30 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: clk_div:clk_div_i1|pll_200M:pll_200M_i1|altpll:altpll_component
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 20. altpll Parameter Settings by Entity Instance
 21. lpm_mult Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "measure:measure_i2"
 23. SignalTap II Logic Analyzer Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 24 18:09:29 2022           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; f_measure                                       ;
; Top-level Entity Name              ; f_measure                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 5,996                                           ;
;     Total combinational functions  ; 4,098                                           ;
;     Dedicated logic registers      ; 2,866                                           ;
; Total registers                    ; 2866                                            ;
; Total pins                         ; 127                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 94,720                                          ;
; Embedded Multiplier 9-bit elements ; 8                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; f_measure          ; f_measure          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; measure.v                                                          ; yes             ; User Verilog HDL File                        ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/measure.v                                                          ;             ;
; f_measure.v                                                        ; yes             ; User Verilog HDL File                        ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/f_measure.v                                                        ;             ;
; pll_200M.v                                                         ; yes             ; User Wizard-Generated File                   ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/pll_200M.v                                                         ;             ;
; clk_div.v                                                          ; yes             ; User Verilog HDL File                        ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/clk_div.v                                                          ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf                                                         ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                     ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                                    ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                  ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                  ;             ;
; db/pll_200m_altpll.v                                               ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/pll_200m_altpll.v                                               ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dffeea.inc                                                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                                       ;             ;
; db/altsyncram_g824.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/altsyncram_g824.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.tdf                                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.inc                                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/muxlut.inc                                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/bypassff.inc                                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift.inc                                                       ;             ;
; db/mux_0tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/mux_0tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/declut.inc                                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                    ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                            ;             ;
; db/cntr_aii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/cntr_aii.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_h6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/cntr_h6j.tdf                                                    ;             ;
; db/cntr_jgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/cntr_jgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                        ; altera_sld  ;
; db/ip/sld3cb211be/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/ip/sld3cb211be/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                   ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                       ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/multcore.inc                                                       ;             ;
; db/mult_4ht.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/mult_4ht.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                     ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/abs_divider.inc                                                    ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                ;             ;
; db/lpm_divide_rkm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/lpm_divide_rkm.tdf                                              ;             ;
; db/sign_div_unsign_jnh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/sign_div_unsign_jnh.tdf                                         ;             ;
; db/alt_u_div_oaf.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/alt_u_div_oaf.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/add_sub_8pc.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 5,996     ;
;                                             ;           ;
; Total combinational functions               ; 4098      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1228      ;
;     -- 3 input functions                    ; 2348      ;
;     -- <=2 input functions                  ; 522       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2650      ;
;     -- arithmetic mode                      ; 1448      ;
;                                             ;           ;
; Total registers                             ; 2866      ;
;     -- Dedicated logic registers            ; 2866      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 127       ;
; Total memory bits                           ; 94720     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 8         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1900      ;
; Total fan-out                               ; 25528     ;
; Average fan-out                             ; 3.44      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |f_measure                                                                                                                              ; 4098 (53)           ; 2866 (4)                  ; 94720       ; 8            ; 0       ; 4         ; 127  ; 0            ; |f_measure                                                                                                                                                                                                                                                                                                                                            ; f_measure                         ; work         ;
;    |clk_div:clk_div_i1|                                                                                                                 ; 87 (87)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|clk_div:clk_div_i1                                                                                                                                                                                                                                                                                                                         ; clk_div                           ; work         ;
;       |pll_200M:pll_200M_i1|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|clk_div:clk_div_i1|pll_200M:pll_200M_i1                                                                                                                                                                                                                                                                                                    ; pll_200M                          ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|clk_div:clk_div_i1|pll_200M:pll_200M_i1|altpll:altpll_component                                                                                                                                                                                                                                                                            ; altpll                            ; work         ;
;             |pll_200M_altpll:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|clk_div:clk_div_i1|pll_200M:pll_200M_i1|altpll:altpll_component|pll_200M_altpll:auto_generated                                                                                                                                                                                                                                             ; pll_200M_altpll                   ; work         ;
;    |lpm_divide:Div0|                                                                                                                    ; 2453 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_rkm:auto_generated|                                                                                                   ; 2453 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|lpm_divide:Div0|lpm_divide_rkm:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_rkm                    ; work         ;
;          |sign_div_unsign_jnh:divider|                                                                                                  ; 2453 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_jnh               ; work         ;
;             |alt_u_div_oaf:divider|                                                                                                     ; 2453 (2452)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider                                                                                                                                                                                                                                            ; alt_u_div_oaf                     ; work         ;
;                |add_sub_8pc:add_sub_1|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                                      ; add_sub_8pc                       ; work         ;
;    |lpm_mult:Mult0|                                                                                                                     ; 69 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |f_measure|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;       |mult_4ht:auto_generated|                                                                                                         ; 69 (69)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |f_measure|lpm_mult:Mult0|mult_4ht:auto_generated                                                                                                                                                                                                                                                                                                     ; mult_4ht                          ; work         ;
;    |measure:measure_i1|                                                                                                                 ; 257 (257)           ; 145 (145)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|measure:measure_i1                                                                                                                                                                                                                                                                                                                         ; measure                           ; work         ;
;    |measure:measure_i2|                                                                                                                 ; 112 (112)           ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|measure:measure_i2                                                                                                                                                                                                                                                                                                                         ; measure                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (83)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 943 (2)             ; 2534 (370)                ; 94720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 941 (0)             ; 2164 (0)                  ; 94720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 941 (88)            ; 2164 (818)                ; 94720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 21 (0)              ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_0tc:auto_generated|                                                                                              ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                              ; mux_0tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 94720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_g824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 94720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g824:auto_generated                                                                                                                                                 ; altsyncram_g824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 74 (74)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 434 (1)             ; 941 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 370 (0)             ; 925 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 555 (555)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 370 (0)             ; 370 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 63 (63)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 263 (11)            ; 246 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_aii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_aii:auto_generated                                                             ; cntr_aii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_h6j:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                      ; cntr_h6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                            ; cntr_jgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 185 (185)           ; 185 (185)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |f_measure|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 185          ; 512          ; 185          ; 94720 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |f_measure|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |f_measure|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |f_measure|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |f_measure|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |f_measure|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 17.0    ; N/A          ; N/A          ; |f_measure|clk_div:clk_div_i1|pll_200M:pll_200M_i1                                                                                                                                                                                                                             ; pll_200M.v      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; measure:measure_i2|gate                ; Merged with measure:measure_i1|gate    ;
; measure:measure_i2|cnt[26]             ; Merged with measure:measure_i1|cnt[26] ;
; measure:measure_i2|cnt[25]             ; Merged with measure:measure_i1|cnt[25] ;
; measure:measure_i2|cnt[24]             ; Merged with measure:measure_i1|cnt[24] ;
; measure:measure_i2|cnt[23]             ; Merged with measure:measure_i1|cnt[23] ;
; measure:measure_i2|cnt[22]             ; Merged with measure:measure_i1|cnt[22] ;
; measure:measure_i2|cnt[21]             ; Merged with measure:measure_i1|cnt[21] ;
; measure:measure_i2|cnt[20]             ; Merged with measure:measure_i1|cnt[20] ;
; measure:measure_i2|cnt[19]             ; Merged with measure:measure_i1|cnt[19] ;
; measure:measure_i2|cnt[18]             ; Merged with measure:measure_i1|cnt[18] ;
; measure:measure_i2|cnt[17]             ; Merged with measure:measure_i1|cnt[17] ;
; measure:measure_i2|cnt[16]             ; Merged with measure:measure_i1|cnt[16] ;
; measure:measure_i2|cnt[15]             ; Merged with measure:measure_i1|cnt[15] ;
; measure:measure_i2|cnt[14]             ; Merged with measure:measure_i1|cnt[14] ;
; measure:measure_i2|cnt[13]             ; Merged with measure:measure_i1|cnt[13] ;
; measure:measure_i2|cnt[12]             ; Merged with measure:measure_i1|cnt[12] ;
; measure:measure_i2|cnt[11]             ; Merged with measure:measure_i1|cnt[11] ;
; measure:measure_i2|cnt[10]             ; Merged with measure:measure_i1|cnt[10] ;
; measure:measure_i2|cnt[9]              ; Merged with measure:measure_i1|cnt[9]  ;
; measure:measure_i2|cnt[8]              ; Merged with measure:measure_i1|cnt[8]  ;
; measure:measure_i2|cnt[7]              ; Merged with measure:measure_i1|cnt[7]  ;
; measure:measure_i2|cnt[6]              ; Merged with measure:measure_i1|cnt[6]  ;
; measure:measure_i2|cnt[5]              ; Merged with measure:measure_i1|cnt[5]  ;
; measure:measure_i2|cnt[4]              ; Merged with measure:measure_i1|cnt[4]  ;
; measure:measure_i2|cnt[3]              ; Merged with measure:measure_i1|cnt[3]  ;
; measure:measure_i2|cnt[2]              ; Merged with measure:measure_i1|cnt[2]  ;
; measure:measure_i2|cnt[1]              ; Merged with measure:measure_i1|cnt[1]  ;
; measure:measure_i2|cnt[0]              ; Merged with measure:measure_i1|cnt[0]  ;
; clk_div:clk_div_i1|cnt2[3]             ; Stuck at GND due to stuck port data_in ;
; cnt[3]                                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 30 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2866  ;
; Number of registers using Synchronous Clear  ; 162   ;
; Number of registers using Synchronous Load   ; 96    ;
; Number of registers using Asynchronous Clear ; 1128  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 967   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; measure:measure_i1|cnt[0]                                                                                                                                                                                                                                                                                                       ; 2       ;
; measure:measure_i1|gate                                                                                                                                                                                                                                                                                                         ; 126     ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 13:1               ; 25 bits   ; 200 LEs       ; 25 LEs               ; 175 LEs                ; Yes        ; |f_measure|clk_div:clk_div_i1|cnt[9] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_div:clk_div_i1|pll_200M:pll_200M_i1|altpll:altpll_component ;
+-------------------------------+----------------------------+-------------------------------------------------+
; Parameter Name                ; Value                      ; Type                                            ;
+-------------------------------+----------------------------+-------------------------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                                         ;
; PLL_TYPE                      ; AUTO                       ; Untyped                                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_200M ; Untyped                                         ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                                         ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                                         ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                                         ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                                         ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                                         ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                                         ;
; LOCK_HIGH                     ; 1                          ; Untyped                                         ;
; LOCK_LOW                      ; 1                          ; Untyped                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                                         ;
; SKIP_VCO                      ; OFF                        ; Untyped                                         ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                                         ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                                         ;
; BANDWIDTH                     ; 0                          ; Untyped                                         ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                                         ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                                         ;
; DOWN_SPREAD                   ; 0                          ; Untyped                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                                         ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                                         ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                                         ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                                         ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                                         ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                                         ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                                         ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                                         ;
; CLK2_MULTIPLY_BY              ; 6                          ; Signed Integer                                  ;
; CLK1_MULTIPLY_BY              ; 4                          ; Signed Integer                                  ;
; CLK0_MULTIPLY_BY              ; 2                          ; Signed Integer                                  ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                                         ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                                         ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                                         ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                                         ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                                         ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                                         ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                                         ;
; CLK2_DIVIDE_BY                ; 1                          ; Signed Integer                                  ;
; CLK1_DIVIDE_BY                ; 1                          ; Signed Integer                                  ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer                                  ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                                         ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                                         ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                                         ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                                         ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                                         ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                                         ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                                         ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                                         ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                                         ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                                         ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                                         ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                                         ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                                         ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                                         ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                                         ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                                         ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                                         ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                                         ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                                         ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                                         ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                                         ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                                         ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                                         ;
; CLK2_DUTY_CYCLE               ; 50                         ; Signed Integer                                  ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer                                  ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                         ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                                         ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                                         ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                                         ;
; DPA_DIVIDER                   ; 0                          ; Untyped                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                                         ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                                         ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                                         ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                                         ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                                         ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                                         ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                                         ;
; VCO_MIN                       ; 0                          ; Untyped                                         ;
; VCO_MAX                       ; 0                          ; Untyped                                         ;
; VCO_CENTER                    ; 0                          ; Untyped                                         ;
; PFD_MIN                       ; 0                          ; Untyped                                         ;
; PFD_MAX                       ; 0                          ; Untyped                                         ;
; M_INITIAL                     ; 0                          ; Untyped                                         ;
; M                             ; 0                          ; Untyped                                         ;
; N                             ; 1                          ; Untyped                                         ;
; M2                            ; 1                          ; Untyped                                         ;
; N2                            ; 1                          ; Untyped                                         ;
; SS                            ; 1                          ; Untyped                                         ;
; C0_HIGH                       ; 0                          ; Untyped                                         ;
; C1_HIGH                       ; 0                          ; Untyped                                         ;
; C2_HIGH                       ; 0                          ; Untyped                                         ;
; C3_HIGH                       ; 0                          ; Untyped                                         ;
; C4_HIGH                       ; 0                          ; Untyped                                         ;
; C5_HIGH                       ; 0                          ; Untyped                                         ;
; C6_HIGH                       ; 0                          ; Untyped                                         ;
; C7_HIGH                       ; 0                          ; Untyped                                         ;
; C8_HIGH                       ; 0                          ; Untyped                                         ;
; C9_HIGH                       ; 0                          ; Untyped                                         ;
; C0_LOW                        ; 0                          ; Untyped                                         ;
; C1_LOW                        ; 0                          ; Untyped                                         ;
; C2_LOW                        ; 0                          ; Untyped                                         ;
; C3_LOW                        ; 0                          ; Untyped                                         ;
; C4_LOW                        ; 0                          ; Untyped                                         ;
; C5_LOW                        ; 0                          ; Untyped                                         ;
; C6_LOW                        ; 0                          ; Untyped                                         ;
; C7_LOW                        ; 0                          ; Untyped                                         ;
; C8_LOW                        ; 0                          ; Untyped                                         ;
; C9_LOW                        ; 0                          ; Untyped                                         ;
; C0_INITIAL                    ; 0                          ; Untyped                                         ;
; C1_INITIAL                    ; 0                          ; Untyped                                         ;
; C2_INITIAL                    ; 0                          ; Untyped                                         ;
; C3_INITIAL                    ; 0                          ; Untyped                                         ;
; C4_INITIAL                    ; 0                          ; Untyped                                         ;
; C5_INITIAL                    ; 0                          ; Untyped                                         ;
; C6_INITIAL                    ; 0                          ; Untyped                                         ;
; C7_INITIAL                    ; 0                          ; Untyped                                         ;
; C8_INITIAL                    ; 0                          ; Untyped                                         ;
; C9_INITIAL                    ; 0                          ; Untyped                                         ;
; C0_MODE                       ; BYPASS                     ; Untyped                                         ;
; C1_MODE                       ; BYPASS                     ; Untyped                                         ;
; C2_MODE                       ; BYPASS                     ; Untyped                                         ;
; C3_MODE                       ; BYPASS                     ; Untyped                                         ;
; C4_MODE                       ; BYPASS                     ; Untyped                                         ;
; C5_MODE                       ; BYPASS                     ; Untyped                                         ;
; C6_MODE                       ; BYPASS                     ; Untyped                                         ;
; C7_MODE                       ; BYPASS                     ; Untyped                                         ;
; C8_MODE                       ; BYPASS                     ; Untyped                                         ;
; C9_MODE                       ; BYPASS                     ; Untyped                                         ;
; C0_PH                         ; 0                          ; Untyped                                         ;
; C1_PH                         ; 0                          ; Untyped                                         ;
; C2_PH                         ; 0                          ; Untyped                                         ;
; C3_PH                         ; 0                          ; Untyped                                         ;
; C4_PH                         ; 0                          ; Untyped                                         ;
; C5_PH                         ; 0                          ; Untyped                                         ;
; C6_PH                         ; 0                          ; Untyped                                         ;
; C7_PH                         ; 0                          ; Untyped                                         ;
; C8_PH                         ; 0                          ; Untyped                                         ;
; C9_PH                         ; 0                          ; Untyped                                         ;
; L0_HIGH                       ; 1                          ; Untyped                                         ;
; L1_HIGH                       ; 1                          ; Untyped                                         ;
; G0_HIGH                       ; 1                          ; Untyped                                         ;
; G1_HIGH                       ; 1                          ; Untyped                                         ;
; G2_HIGH                       ; 1                          ; Untyped                                         ;
; G3_HIGH                       ; 1                          ; Untyped                                         ;
; E0_HIGH                       ; 1                          ; Untyped                                         ;
; E1_HIGH                       ; 1                          ; Untyped                                         ;
; E2_HIGH                       ; 1                          ; Untyped                                         ;
; E3_HIGH                       ; 1                          ; Untyped                                         ;
; L0_LOW                        ; 1                          ; Untyped                                         ;
; L1_LOW                        ; 1                          ; Untyped                                         ;
; G0_LOW                        ; 1                          ; Untyped                                         ;
; G1_LOW                        ; 1                          ; Untyped                                         ;
; G2_LOW                        ; 1                          ; Untyped                                         ;
; G3_LOW                        ; 1                          ; Untyped                                         ;
; E0_LOW                        ; 1                          ; Untyped                                         ;
; E1_LOW                        ; 1                          ; Untyped                                         ;
; E2_LOW                        ; 1                          ; Untyped                                         ;
; E3_LOW                        ; 1                          ; Untyped                                         ;
; L0_INITIAL                    ; 1                          ; Untyped                                         ;
; L1_INITIAL                    ; 1                          ; Untyped                                         ;
; G0_INITIAL                    ; 1                          ; Untyped                                         ;
; G1_INITIAL                    ; 1                          ; Untyped                                         ;
; G2_INITIAL                    ; 1                          ; Untyped                                         ;
; G3_INITIAL                    ; 1                          ; Untyped                                         ;
; E0_INITIAL                    ; 1                          ; Untyped                                         ;
; E1_INITIAL                    ; 1                          ; Untyped                                         ;
; E2_INITIAL                    ; 1                          ; Untyped                                         ;
; E3_INITIAL                    ; 1                          ; Untyped                                         ;
; L0_MODE                       ; BYPASS                     ; Untyped                                         ;
; L1_MODE                       ; BYPASS                     ; Untyped                                         ;
; G0_MODE                       ; BYPASS                     ; Untyped                                         ;
; G1_MODE                       ; BYPASS                     ; Untyped                                         ;
; G2_MODE                       ; BYPASS                     ; Untyped                                         ;
; G3_MODE                       ; BYPASS                     ; Untyped                                         ;
; E0_MODE                       ; BYPASS                     ; Untyped                                         ;
; E1_MODE                       ; BYPASS                     ; Untyped                                         ;
; E2_MODE                       ; BYPASS                     ; Untyped                                         ;
; E3_MODE                       ; BYPASS                     ; Untyped                                         ;
; L0_PH                         ; 0                          ; Untyped                                         ;
; L1_PH                         ; 0                          ; Untyped                                         ;
; G0_PH                         ; 0                          ; Untyped                                         ;
; G1_PH                         ; 0                          ; Untyped                                         ;
; G2_PH                         ; 0                          ; Untyped                                         ;
; G3_PH                         ; 0                          ; Untyped                                         ;
; E0_PH                         ; 0                          ; Untyped                                         ;
; E1_PH                         ; 0                          ; Untyped                                         ;
; E2_PH                         ; 0                          ; Untyped                                         ;
; E3_PH                         ; 0                          ; Untyped                                         ;
; M_PH                          ; 0                          ; Untyped                                         ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                                         ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                                         ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                                         ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                                         ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                                         ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                                         ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                                         ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                                         ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                                         ;
; CLK0_COUNTER                  ; G0                         ; Untyped                                         ;
; CLK1_COUNTER                  ; G0                         ; Untyped                                         ;
; CLK2_COUNTER                  ; G0                         ; Untyped                                         ;
; CLK3_COUNTER                  ; G0                         ; Untyped                                         ;
; CLK4_COUNTER                  ; G0                         ; Untyped                                         ;
; CLK5_COUNTER                  ; G0                         ; Untyped                                         ;
; CLK6_COUNTER                  ; E0                         ; Untyped                                         ;
; CLK7_COUNTER                  ; E1                         ; Untyped                                         ;
; CLK8_COUNTER                  ; E2                         ; Untyped                                         ;
; CLK9_COUNTER                  ; E3                         ; Untyped                                         ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                                         ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                                         ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                                         ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                                         ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                                         ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                                         ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                                         ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                                         ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                                         ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                                         ;
; M_TIME_DELAY                  ; 0                          ; Untyped                                         ;
; N_TIME_DELAY                  ; 0                          ; Untyped                                         ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                                         ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                                         ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                                         ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                                         ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                                         ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                                         ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                                         ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                                         ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                                         ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                                         ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                                         ;
; VCO_POST_SCALE                ; 0                          ; Untyped                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                                         ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                                         ;
; PORT_CLK2                     ; PORT_USED                  ; Untyped                                         ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                                         ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                                         ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                                         ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                                         ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                                         ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                                         ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                                         ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                                         ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                                         ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                                         ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                                         ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                                         ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                                         ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                                         ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                                         ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                                         ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                                         ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                                         ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                                         ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                                         ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                                         ;
; CBXI_PARAMETER                ; pll_200M_altpll            ; Untyped                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                                         ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                                         ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                                         ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                                  ;
+-------------------------------+----------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 185                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 185                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 578                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 185                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26           ; Untyped             ;
; LPM_WIDTHB                                     ; 31           ; Untyped             ;
; LPM_WIDTHP                                     ; 57           ; Untyped             ;
; LPM_WIDTHR                                     ; 57           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_4ht     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 55             ; Untyped                ;
; LPM_WIDTHD             ; 27             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_rkm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                    ;
+-------------------------------+-----------------------------------------------------------------+
; Name                          ; Value                                                           ;
+-------------------------------+-----------------------------------------------------------------+
; Number of entity instances    ; 1                                                               ;
; Entity Instance               ; clk_div:clk_div_i1|pll_200M:pll_200M_i1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                          ;
;     -- PLL_TYPE               ; AUTO                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                               ;
+-------------------------------+-----------------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 26             ;
;     -- LPM_WIDTHB                     ; 31             ;
;     -- LPM_WIDTHP                     ; 57             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "measure:measure_i2"                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; M[30..27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; gate_out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; gate      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; N         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 185                 ; 185              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 189                         ;
; cycloneiii_ff         ; 241                         ;
;     CLR               ; 7                           ;
;     CLR SCLR          ; 89                          ;
;     CLR SLD           ; 27                          ;
;     ENA CLR           ; 93                          ;
;     ENA CLR SCLR      ; 25                          ;
; cycloneiii_lcell_comb ; 3032                        ;
;     arith             ; 1362                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 151                         ;
;         3 data inputs ; 1210                        ;
;     normal            ; 1670                        ;
;         0 data inputs ; 55                          ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 85                          ;
;         3 data inputs ; 826                         ;
;         4 data inputs ; 640                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 227.60                      ;
; Average LUT depth     ; 176.00                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                              ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                     ; Details ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; M[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~4                                                                                                                                   ; N/A     ;
; M[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~4                                                                                                                                   ; N/A     ;
; M[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~14                                                                                                                                  ; N/A     ;
; M[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~14                                                                                                                                  ; N/A     ;
; M[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~15                                                                                                                                  ; N/A     ;
; M[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~15                                                                                                                                  ; N/A     ;
; M[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~16                                                                                                                                  ; N/A     ;
; M[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~16                                                                                                                                  ; N/A     ;
; M[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~17                                                                                                                                  ; N/A     ;
; M[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~17                                                                                                                                  ; N/A     ;
; M[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~18                                                                                                                                  ; N/A     ;
; M[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~18                                                                                                                                  ; N/A     ;
; M[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~19                                                                                                                                  ; N/A     ;
; M[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~19                                                                                                                                  ; N/A     ;
; M[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~20                                                                                                                                  ; N/A     ;
; M[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~20                                                                                                                                  ; N/A     ;
; M[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~21                                                                                                                                  ; N/A     ;
; M[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~21                                                                                                                                  ; N/A     ;
; M[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~22                                                                                                                                  ; N/A     ;
; M[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~22                                                                                                                                  ; N/A     ;
; M[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~23                                                                                                                                  ; N/A     ;
; M[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~23                                                                                                                                  ; N/A     ;
; M[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~5                                                                                                                                   ; N/A     ;
; M[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~5                                                                                                                                   ; N/A     ;
; M[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~24                                                                                                                                  ; N/A     ;
; M[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~24                                                                                                                                  ; N/A     ;
; M[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~25                                                                                                                                  ; N/A     ;
; M[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~25                                                                                                                                  ; N/A     ;
; M[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~26                                                                                                                                  ; N/A     ;
; M[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~26                                                                                                                                  ; N/A     ;
; M[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~27                                                                                                                                  ; N/A     ;
; M[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~27                                                                                                                                  ; N/A     ;
; M[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~28                                                                                                                                  ; N/A     ;
; M[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~28                                                                                                                                  ; N/A     ;
; M[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~29                                                                                                                                  ; N/A     ;
; M[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~29                                                                                                                                  ; N/A     ;
; M[26]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~30                                                                                                                                  ; N/A     ;
; M[26]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~30                                                                                                                                  ; N/A     ;
; M[27]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~31                                                                                                                                  ; N/A     ;
; M[27]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~31                                                                                                                                  ; N/A     ;
; M[28]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~32                                                                                                                                  ; N/A     ;
; M[28]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~32                                                                                                                                  ; N/A     ;
; M[29]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~33                                                                                                                                  ; N/A     ;
; M[29]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~33                                                                                                                                  ; N/A     ;
; M[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~6                                                                                                                                   ; N/A     ;
; M[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~6                                                                                                                                   ; N/A     ;
; M[30]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~34                                                                                                                                  ; N/A     ;
; M[30]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~34                                                                                                                                  ; N/A     ;
; M[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~7                                                                                                                                   ; N/A     ;
; M[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~7                                                                                                                                   ; N/A     ;
; M[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~8                                                                                                                                   ; N/A     ;
; M[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~8                                                                                                                                   ; N/A     ;
; M[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~9                                                                                                                                   ; N/A     ;
; M[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~9                                                                                                                                   ; N/A     ;
; M[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~10                                                                                                                                  ; N/A     ;
; M[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~10                                                                                                                                  ; N/A     ;
; M[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~11                                                                                                                                  ; N/A     ;
; M[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~11                                                                                                                                  ; N/A     ;
; M[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~12                                                                                                                                  ; N/A     ;
; M[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~12                                                                                                                                  ; N/A     ;
; M[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~13                                                                                                                                  ; N/A     ;
; M[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; M~13                                                                                                                                  ; N/A     ;
; N[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[0]                                                                                                               ; N/A     ;
; N[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[0]                                                                                                               ; N/A     ;
; N[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[10]                                                                                                              ; N/A     ;
; N[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[10]                                                                                                              ; N/A     ;
; N[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[11]                                                                                                              ; N/A     ;
; N[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[11]                                                                                                              ; N/A     ;
; N[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[12]                                                                                                              ; N/A     ;
; N[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[12]                                                                                                              ; N/A     ;
; N[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[13]                                                                                                              ; N/A     ;
; N[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[13]                                                                                                              ; N/A     ;
; N[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[14]                                                                                                              ; N/A     ;
; N[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[14]                                                                                                              ; N/A     ;
; N[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[15]                                                                                                              ; N/A     ;
; N[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[15]                                                                                                              ; N/A     ;
; N[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[16]                                                                                                              ; N/A     ;
; N[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[16]                                                                                                              ; N/A     ;
; N[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[17]                                                                                                              ; N/A     ;
; N[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[17]                                                                                                              ; N/A     ;
; N[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[18]                                                                                                              ; N/A     ;
; N[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[18]                                                                                                              ; N/A     ;
; N[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[19]                                                                                                              ; N/A     ;
; N[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[19]                                                                                                              ; N/A     ;
; N[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[1]                                                                                                               ; N/A     ;
; N[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[1]                                                                                                               ; N/A     ;
; N[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[20]                                                                                                              ; N/A     ;
; N[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[20]                                                                                                              ; N/A     ;
; N[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[21]                                                                                                              ; N/A     ;
; N[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[21]                                                                                                              ; N/A     ;
; N[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[22]                                                                                                              ; N/A     ;
; N[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[22]                                                                                                              ; N/A     ;
; N[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[23]                                                                                                              ; N/A     ;
; N[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[23]                                                                                                              ; N/A     ;
; N[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[24]                                                                                                              ; N/A     ;
; N[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[24]                                                                                                              ; N/A     ;
; N[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[25]                                                                                                              ; N/A     ;
; N[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[25]                                                                                                              ; N/A     ;
; N[26]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[26]                                                                                                              ; N/A     ;
; N[26]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[26]                                                                                                              ; N/A     ;
; N[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[2]                                                                                                               ; N/A     ;
; N[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[2]                                                                                                               ; N/A     ;
; N[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[3]                                                                                                               ; N/A     ;
; N[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[3]                                                                                                               ; N/A     ;
; N[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[4]                                                                                                               ; N/A     ;
; N[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[4]                                                                                                               ; N/A     ;
; N[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[5]                                                                                                               ; N/A     ;
; N[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[5]                                                                                                               ; N/A     ;
; N[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[6]                                                                                                               ; N/A     ;
; N[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[6]                                                                                                               ; N/A     ;
; N[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[7]                                                                                                               ; N/A     ;
; N[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[7]                                                                                                               ; N/A     ;
; N[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[8]                                                                                                               ; N/A     ;
; N[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[8]                                                                                                               ; N/A     ;
; N[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[9]                                                                                                               ; N/A     ;
; N[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|N[9]                                                                                                               ; N/A     ;
; clk                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                                                                   ; N/A     ;
; frec[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|op_49~56_wirecell                     ; N/A     ;
; frec[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|op_49~56_wirecell                     ; N/A     ;
; frec[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_44_result_int[28]~56_wirecell ; N/A     ;
; frec[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_44_result_int[28]~56_wirecell ; N/A     ;
; frec[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_43_result_int[28]~56_wirecell ; N/A     ;
; frec[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_43_result_int[28]~56_wirecell ; N/A     ;
; frec[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_42_result_int[28]~56_wirecell ; N/A     ;
; frec[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_42_result_int[28]~56_wirecell ; N/A     ;
; frec[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_41_result_int[28]~56_wirecell ; N/A     ;
; frec[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_41_result_int[28]~56_wirecell ; N/A     ;
; frec[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_40_result_int[28]~56_wirecell ; N/A     ;
; frec[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_40_result_int[28]~56_wirecell ; N/A     ;
; frec[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_39_result_int[28]~56_wirecell ; N/A     ;
; frec[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_39_result_int[28]~56_wirecell ; N/A     ;
; frec[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_38_result_int[28]~56_wirecell ; N/A     ;
; frec[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_38_result_int[28]~56_wirecell ; N/A     ;
; frec[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_37_result_int[28]~56_wirecell ; N/A     ;
; frec[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_37_result_int[28]~56_wirecell ; N/A     ;
; frec[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_36_result_int[28]~56_wirecell ; N/A     ;
; frec[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_36_result_int[28]~56_wirecell ; N/A     ;
; frec[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_35_result_int[28]~56_wirecell ; N/A     ;
; frec[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_35_result_int[28]~56_wirecell ; N/A     ;
; frec[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|op_48~56_wirecell                     ; N/A     ;
; frec[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|op_48~56_wirecell                     ; N/A     ;
; frec[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_34_result_int[28]~56_wirecell ; N/A     ;
; frec[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_34_result_int[28]~56_wirecell ; N/A     ;
; frec[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_33_result_int[28]~56_wirecell ; N/A     ;
; frec[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_33_result_int[28]~56_wirecell ; N/A     ;
; frec[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_32_result_int[28]~56_wirecell ; N/A     ;
; frec[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_32_result_int[28]~56_wirecell ; N/A     ;
; frec[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_31_result_int[28]~56_wirecell ; N/A     ;
; frec[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_31_result_int[28]~56_wirecell ; N/A     ;
; frec[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_30_result_int[28]~56_wirecell ; N/A     ;
; frec[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_30_result_int[28]~56_wirecell ; N/A     ;
; frec[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_29_result_int[28]~56_wirecell ; N/A     ;
; frec[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_29_result_int[28]~56_wirecell ; N/A     ;
; frec[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_28_result_int[28]~56_wirecell ; N/A     ;
; frec[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_28_result_int[28]~56_wirecell ; N/A     ;
; frec[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_27_result_int[28]~56_wirecell ; N/A     ;
; frec[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_27_result_int[28]~56_wirecell ; N/A     ;
; frec[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_26_result_int[27]~54_wirecell ; N/A     ;
; frec[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_26_result_int[27]~54_wirecell ; N/A     ;
; frec[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1400]~_wirecell               ; N/A     ;
; frec[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1400]~_wirecell               ; N/A     ;
; frec[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|op_47~56_wirecell                     ; N/A     ;
; frec[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|op_47~56_wirecell                     ; N/A     ;
; frec[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1344]~_wirecell               ; N/A     ;
; frec[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1344]~_wirecell               ; N/A     ;
; frec[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1288]~_wirecell               ; N/A     ;
; frec[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1288]~_wirecell               ; N/A     ;
; frec[32]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1232]~_wirecell               ; N/A     ;
; frec[32]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1232]~_wirecell               ; N/A     ;
; frec[33]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1176]~_wirecell               ; N/A     ;
; frec[33]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1176]~_wirecell               ; N/A     ;
; frec[34]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1120]~_wirecell               ; N/A     ;
; frec[34]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1120]~_wirecell               ; N/A     ;
; frec[35]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1064]~_wirecell               ; N/A     ;
; frec[35]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1064]~_wirecell               ; N/A     ;
; frec[36]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1008]~_wirecell               ; N/A     ;
; frec[36]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[1008]~_wirecell               ; N/A     ;
; frec[37]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[952]~_wirecell                ; N/A     ;
; frec[37]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[952]~_wirecell                ; N/A     ;
; frec[38]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[896]~_wirecell                ; N/A     ;
; frec[38]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[896]~_wirecell                ; N/A     ;
; frec[39]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[840]~_wirecell                ; N/A     ;
; frec[39]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[840]~_wirecell                ; N/A     ;
; frec[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|op_46~56_wirecell                     ; N/A     ;
; frec[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|op_46~56_wirecell                     ; N/A     ;
; frec[40]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[784]~_wirecell                ; N/A     ;
; frec[40]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[784]~_wirecell                ; N/A     ;
; frec[41]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[728]~_wirecell                ; N/A     ;
; frec[41]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[728]~_wirecell                ; N/A     ;
; frec[42]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[672]~_wirecell                ; N/A     ;
; frec[42]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[672]~_wirecell                ; N/A     ;
; frec[43]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[616]~_wirecell                ; N/A     ;
; frec[43]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[616]~_wirecell                ; N/A     ;
; frec[44]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[560]~_wirecell                ; N/A     ;
; frec[44]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[560]~_wirecell                ; N/A     ;
; frec[45]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[504]~_wirecell                ; N/A     ;
; frec[45]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[504]~_wirecell                ; N/A     ;
; frec[46]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[448]~_wirecell                ; N/A     ;
; frec[46]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[448]~_wirecell                ; N/A     ;
; frec[47]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[392]~_wirecell                ; N/A     ;
; frec[47]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[392]~_wirecell                ; N/A     ;
; frec[48]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[336]~_wirecell                ; N/A     ;
; frec[48]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[336]~_wirecell                ; N/A     ;
; frec[49]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[280]~_wirecell                ; N/A     ;
; frec[49]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[280]~_wirecell                ; N/A     ;
; frec[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|op_45~56_wirecell                     ; N/A     ;
; frec[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|op_45~56_wirecell                     ; N/A     ;
; frec[50]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[224]~_wirecell                ; N/A     ;
; frec[50]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[224]~_wirecell                ; N/A     ;
; frec[51]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[168]~_wirecell                ; N/A     ;
; frec[51]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[168]~_wirecell                ; N/A     ;
; frec[52]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[112]~_wirecell                ; N/A     ;
; frec[52]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[112]~_wirecell                ; N/A     ;
; frec[53]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[56]~7_wirecell                ; N/A     ;
; frec[53]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[56]~7_wirecell                ; N/A     ;
; frec[54]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[0]~_wirecell                  ; N/A     ;
; frec[54]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|selnose[0]~_wirecell                  ; N/A     ;
; frec[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|op_43~56_wirecell                     ; N/A     ;
; frec[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|op_43~56_wirecell                     ; N/A     ;
; frec[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|op_42~56_wirecell                     ; N/A     ;
; frec[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|op_42~56_wirecell                     ; N/A     ;
; frec[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_47_result_int[28]~56_wirecell ; N/A     ;
; frec[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_47_result_int[28]~56_wirecell ; N/A     ;
; frec[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_46_result_int[28]~56_wirecell ; N/A     ;
; frec[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_46_result_int[28]~56_wirecell ; N/A     ;
; frec[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_45_result_int[28]~56_wirecell ; N/A     ;
; frec[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_oaf:divider|add_sub_45_result_int[28]~56_wirecell ; N/A     ;
; gate_out                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|gate_out                                                                                                           ; N/A     ;
; gate_out                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|gate_out                                                                                                           ; N/A     ;
; measure:measure_i1|M[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[0]                                                                                                               ; N/A     ;
; measure:measure_i1|M[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[0]                                                                                                               ; N/A     ;
; measure:measure_i1|M[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[10]                                                                                                              ; N/A     ;
; measure:measure_i1|M[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[10]                                                                                                              ; N/A     ;
; measure:measure_i1|M[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[11]                                                                                                              ; N/A     ;
; measure:measure_i1|M[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[11]                                                                                                              ; N/A     ;
; measure:measure_i1|M[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[12]                                                                                                              ; N/A     ;
; measure:measure_i1|M[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[12]                                                                                                              ; N/A     ;
; measure:measure_i1|M[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[13]                                                                                                              ; N/A     ;
; measure:measure_i1|M[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[13]                                                                                                              ; N/A     ;
; measure:measure_i1|M[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[14]                                                                                                              ; N/A     ;
; measure:measure_i1|M[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[14]                                                                                                              ; N/A     ;
; measure:measure_i1|M[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[15]                                                                                                              ; N/A     ;
; measure:measure_i1|M[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[15]                                                                                                              ; N/A     ;
; measure:measure_i1|M[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[16]                                                                                                              ; N/A     ;
; measure:measure_i1|M[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[16]                                                                                                              ; N/A     ;
; measure:measure_i1|M[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[17]                                                                                                              ; N/A     ;
; measure:measure_i1|M[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[17]                                                                                                              ; N/A     ;
; measure:measure_i1|M[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[18]                                                                                                              ; N/A     ;
; measure:measure_i1|M[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[18]                                                                                                              ; N/A     ;
; measure:measure_i1|M[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[19]                                                                                                              ; N/A     ;
; measure:measure_i1|M[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[19]                                                                                                              ; N/A     ;
; measure:measure_i1|M[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[1]                                                                                                               ; N/A     ;
; measure:measure_i1|M[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[1]                                                                                                               ; N/A     ;
; measure:measure_i1|M[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[20]                                                                                                              ; N/A     ;
; measure:measure_i1|M[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[20]                                                                                                              ; N/A     ;
; measure:measure_i1|M[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[21]                                                                                                              ; N/A     ;
; measure:measure_i1|M[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[21]                                                                                                              ; N/A     ;
; measure:measure_i1|M[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[22]                                                                                                              ; N/A     ;
; measure:measure_i1|M[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[22]                                                                                                              ; N/A     ;
; measure:measure_i1|M[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[23]                                                                                                              ; N/A     ;
; measure:measure_i1|M[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[23]                                                                                                              ; N/A     ;
; measure:measure_i1|M[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[24]                                                                                                              ; N/A     ;
; measure:measure_i1|M[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[24]                                                                                                              ; N/A     ;
; measure:measure_i1|M[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[25]                                                                                                              ; N/A     ;
; measure:measure_i1|M[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[25]                                                                                                              ; N/A     ;
; measure:measure_i1|M[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[26]                                                                                                              ; N/A     ;
; measure:measure_i1|M[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[26]                                                                                                              ; N/A     ;
; measure:measure_i1|M[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[27]                                                                                                              ; N/A     ;
; measure:measure_i1|M[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[27]                                                                                                              ; N/A     ;
; measure:measure_i1|M[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[28]                                                                                                              ; N/A     ;
; measure:measure_i1|M[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[28]                                                                                                              ; N/A     ;
; measure:measure_i1|M[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[29]                                                                                                              ; N/A     ;
; measure:measure_i1|M[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[29]                                                                                                              ; N/A     ;
; measure:measure_i1|M[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[2]                                                                                                               ; N/A     ;
; measure:measure_i1|M[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[2]                                                                                                               ; N/A     ;
; measure:measure_i1|M[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[30]                                                                                                              ; N/A     ;
; measure:measure_i1|M[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[30]                                                                                                              ; N/A     ;
; measure:measure_i1|M[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[3]                                                                                                               ; N/A     ;
; measure:measure_i1|M[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[3]                                                                                                               ; N/A     ;
; measure:measure_i1|M[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[4]                                                                                                               ; N/A     ;
; measure:measure_i1|M[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[4]                                                                                                               ; N/A     ;
; measure:measure_i1|M[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[5]                                                                                                               ; N/A     ;
; measure:measure_i1|M[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[5]                                                                                                               ; N/A     ;
; measure:measure_i1|M[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[6]                                                                                                               ; N/A     ;
; measure:measure_i1|M[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[6]                                                                                                               ; N/A     ;
; measure:measure_i1|M[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[7]                                                                                                               ; N/A     ;
; measure:measure_i1|M[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[7]                                                                                                               ; N/A     ;
; measure:measure_i1|M[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[8]                                                                                                               ; N/A     ;
; measure:measure_i1|M[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[8]                                                                                                               ; N/A     ;
; measure:measure_i1|M[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[9]                                                                                                               ; N/A     ;
; measure:measure_i1|M[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i1|M[9]                                                                                                               ; N/A     ;
; measure:measure_i2|M[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[0]                                                                                                               ; N/A     ;
; measure:measure_i2|M[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[0]                                                                                                               ; N/A     ;
; measure:measure_i2|M[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[10]                                                                                                              ; N/A     ;
; measure:measure_i2|M[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[10]                                                                                                              ; N/A     ;
; measure:measure_i2|M[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[11]                                                                                                              ; N/A     ;
; measure:measure_i2|M[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[11]                                                                                                              ; N/A     ;
; measure:measure_i2|M[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[12]                                                                                                              ; N/A     ;
; measure:measure_i2|M[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[12]                                                                                                              ; N/A     ;
; measure:measure_i2|M[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[13]                                                                                                              ; N/A     ;
; measure:measure_i2|M[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[13]                                                                                                              ; N/A     ;
; measure:measure_i2|M[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[14]                                                                                                              ; N/A     ;
; measure:measure_i2|M[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[14]                                                                                                              ; N/A     ;
; measure:measure_i2|M[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[15]                                                                                                              ; N/A     ;
; measure:measure_i2|M[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[15]                                                                                                              ; N/A     ;
; measure:measure_i2|M[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[16]                                                                                                              ; N/A     ;
; measure:measure_i2|M[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[16]                                                                                                              ; N/A     ;
; measure:measure_i2|M[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[17]                                                                                                              ; N/A     ;
; measure:measure_i2|M[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[17]                                                                                                              ; N/A     ;
; measure:measure_i2|M[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[18]                                                                                                              ; N/A     ;
; measure:measure_i2|M[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[18]                                                                                                              ; N/A     ;
; measure:measure_i2|M[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[19]                                                                                                              ; N/A     ;
; measure:measure_i2|M[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[19]                                                                                                              ; N/A     ;
; measure:measure_i2|M[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[1]                                                                                                               ; N/A     ;
; measure:measure_i2|M[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[1]                                                                                                               ; N/A     ;
; measure:measure_i2|M[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[20]                                                                                                              ; N/A     ;
; measure:measure_i2|M[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[20]                                                                                                              ; N/A     ;
; measure:measure_i2|M[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[21]                                                                                                              ; N/A     ;
; measure:measure_i2|M[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[21]                                                                                                              ; N/A     ;
; measure:measure_i2|M[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[22]                                                                                                              ; N/A     ;
; measure:measure_i2|M[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[22]                                                                                                              ; N/A     ;
; measure:measure_i2|M[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[23]                                                                                                              ; N/A     ;
; measure:measure_i2|M[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[23]                                                                                                              ; N/A     ;
; measure:measure_i2|M[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[24]                                                                                                              ; N/A     ;
; measure:measure_i2|M[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[24]                                                                                                              ; N/A     ;
; measure:measure_i2|M[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[25]                                                                                                              ; N/A     ;
; measure:measure_i2|M[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[25]                                                                                                              ; N/A     ;
; measure:measure_i2|M[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[26]                                                                                                              ; N/A     ;
; measure:measure_i2|M[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[26]                                                                                                              ; N/A     ;
; measure:measure_i2|M[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[27]                                                                                                              ; N/A     ;
; measure:measure_i2|M[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[27]                                                                                                              ; N/A     ;
; measure:measure_i2|M[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[28]                                                                                                              ; N/A     ;
; measure:measure_i2|M[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[28]                                                                                                              ; N/A     ;
; measure:measure_i2|M[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[29]                                                                                                              ; N/A     ;
; measure:measure_i2|M[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[29]                                                                                                              ; N/A     ;
; measure:measure_i2|M[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[2]                                                                                                               ; N/A     ;
; measure:measure_i2|M[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[2]                                                                                                               ; N/A     ;
; measure:measure_i2|M[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[30]                                                                                                              ; N/A     ;
; measure:measure_i2|M[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[30]                                                                                                              ; N/A     ;
; measure:measure_i2|M[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[3]                                                                                                               ; N/A     ;
; measure:measure_i2|M[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[3]                                                                                                               ; N/A     ;
; measure:measure_i2|M[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[4]                                                                                                               ; N/A     ;
; measure:measure_i2|M[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[4]                                                                                                               ; N/A     ;
; measure:measure_i2|M[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[5]                                                                                                               ; N/A     ;
; measure:measure_i2|M[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[5]                                                                                                               ; N/A     ;
; measure:measure_i2|M[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[6]                                                                                                               ; N/A     ;
; measure:measure_i2|M[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[6]                                                                                                               ; N/A     ;
; measure:measure_i2|M[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[7]                                                                                                               ; N/A     ;
; measure:measure_i2|M[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[7]                                                                                                               ; N/A     ;
; measure:measure_i2|M[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[8]                                                                                                               ; N/A     ;
; measure:measure_i2|M[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[8]                                                                                                               ; N/A     ;
; measure:measure_i2|M[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[9]                                                                                                               ; N/A     ;
; measure:measure_i2|M[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; measure:measure_i2|M[9]                                                                                                               ; N/A     ;
; signal_in                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_in                                                                                                                             ; N/A     ;
; signal_in                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal_in                                                                                                                             ; N/A     ;
; sw[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[0]                                                                                                                                 ; N/A     ;
; sw[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[0]                                                                                                                                 ; N/A     ;
; sw[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[1]                                                                                                                                 ; N/A     ;
; sw[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[1]                                                                                                                                 ; N/A     ;
; sw[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[2]                                                                                                                                 ; N/A     ;
; sw[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[2]                                                                                                                                 ; N/A     ;
; sw[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[3]                                                                                                                                 ; N/A     ;
; sw[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[3]                                                                                                                                 ; N/A     ;
; sw[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[4]                                                                                                                                 ; N/A     ;
; sw[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[4]                                                                                                                                 ; N/A     ;
; sw[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[5]                                                                                                                                 ; N/A     ;
; sw[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[5]                                                                                                                                 ; N/A     ;
; sw[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[6]                                                                                                                                 ; N/A     ;
; sw[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[6]                                                                                                                                 ; N/A     ;
; sw[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[7]                                                                                                                                 ; N/A     ;
; sw[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw[7]                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                   ; N/A     ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Thu Mar 24 18:08:46 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off f_measure -c f_measure
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file measure.v
    Info (12023): Found entity 1: measure File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/measure.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file f_measure.v
    Info (12023): Found entity 1: f_measure File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/f_measure.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll_200m.v
    Info (12023): Found entity 1: pll_200M File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/pll_200M.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clk_div.v
    Info (12023): Found entity 1: clk_div File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/clk_div.v Line: 2
Info (12127): Elaborating entity "f_measure" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at f_measure.v(30): truncated value with size 32 to match size of target (4) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/f_measure.v Line: 30
Warning (10230): Verilog HDL assignment warning at f_measure.v(40): truncated value with size 32 to match size of target (31) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/f_measure.v Line: 40
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:clk_div_i1" File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/f_measure.v Line: 15
Warning (10230): Verilog HDL assignment warning at clk_div.v(18): truncated value with size 32 to match size of target (25) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/clk_div.v Line: 18
Warning (10230): Verilog HDL assignment warning at clk_div.v(18): truncated value with size 32 to match size of target (1) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/clk_div.v Line: 18
Warning (10230): Verilog HDL assignment warning at clk_div.v(19): truncated value with size 32 to match size of target (25) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/clk_div.v Line: 19
Warning (10230): Verilog HDL assignment warning at clk_div.v(20): truncated value with size 32 to match size of target (25) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/clk_div.v Line: 20
Warning (10230): Verilog HDL assignment warning at clk_div.v(21): truncated value with size 32 to match size of target (25) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/clk_div.v Line: 21
Warning (10230): Verilog HDL assignment warning at clk_div.v(22): truncated value with size 32 to match size of target (25) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/clk_div.v Line: 22
Warning (10230): Verilog HDL assignment warning at clk_div.v(23): truncated value with size 32 to match size of target (25) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/clk_div.v Line: 23
Info (10264): Verilog HDL Case Statement information at clk_div.v(17): all case item expressions in this case statement are onehot File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/clk_div.v Line: 17
Warning (10230): Verilog HDL assignment warning at clk_div.v(33): truncated value with size 32 to match size of target (4) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/clk_div.v Line: 33
Warning (10230): Verilog HDL assignment warning at clk_div.v(34): truncated value with size 32 to match size of target (1) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/clk_div.v Line: 34
Info (12128): Elaborating entity "pll_200M" for hierarchy "clk_div:clk_div_i1|pll_200M:pll_200M_i1" File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/clk_div.v Line: 41
Info (12128): Elaborating entity "altpll" for hierarchy "clk_div:clk_div_i1|pll_200M:pll_200M_i1|altpll:altpll_component" File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/pll_200M.v Line: 99
Info (12130): Elaborated megafunction instantiation "clk_div:clk_div_i1|pll_200M:pll_200M_i1|altpll:altpll_component" File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/pll_200M.v Line: 99
Info (12133): Instantiated megafunction "clk_div:clk_div_i1|pll_200M:pll_200M_i1|altpll:altpll_component" with the following parameter: File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/pll_200M.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "6"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_200M"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_200m_altpll.v
    Info (12023): Found entity 1: pll_200M_altpll File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/pll_200m_altpll.v Line: 30
Info (12128): Elaborating entity "pll_200M_altpll" for hierarchy "clk_div:clk_div_i1|pll_200M:pll_200M_i1|altpll:altpll_component|pll_200M_altpll:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "measure" for hierarchy "measure:measure_i1" File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/f_measure.v Line: 21
Warning (10230): Verilog HDL assignment warning at measure.v(18): truncated value with size 32 to match size of target (27) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/measure.v Line: 18
Warning (10230): Verilog HDL assignment warning at measure.v(33): truncated value with size 32 to match size of target (31) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/measure.v Line: 33
Warning (10230): Verilog HDL assignment warning at measure.v(41): truncated value with size 32 to match size of target (27) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/measure.v Line: 41
Warning (10230): Verilog HDL assignment warning at measure.v(42): truncated value with size 32 to match size of target (1) File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/measure.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g824.tdf
    Info (12023): Found entity 1: altsyncram_g824 File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/altsyncram_g824.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/mux_0tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aii.tdf
    Info (12023): Found entity 1: cntr_aii File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/cntr_aii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/cmpr_ugc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/cntr_h6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/cntr_jgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.03.24.18:09:00 Progress: Loading sld3cb211be/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3cb211be/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/ip/sld3cb211be/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/ip/sld3cb211be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/f_measure.v Line: 41
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/f_measure.v Line: 41
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/f_measure.v Line: 41
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/f_measure.v Line: 41
    Info (12134): Parameter "LPM_WIDTHA" = "26"
    Info (12134): Parameter "LPM_WIDTHB" = "31"
    Info (12134): Parameter "LPM_WIDTHP" = "57"
    Info (12134): Parameter "LPM_WIDTHR" = "57"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_4ht.tdf
    Info (12023): Found entity 1: mult_4ht File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/mult_4ht.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/f_measure.v Line: 41
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/f_measure.v Line: 41
    Info (12134): Parameter "LPM_WIDTHN" = "55"
    Info (12134): Parameter "LPM_WIDTHD" = "27"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rkm.tdf
    Info (12023): Found entity 1: lpm_divide_rkm File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/lpm_divide_rkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jnh File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/sign_div_unsign_jnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_oaf.tdf
    Info (12023): Found entity 1: alt_u_div_oaf File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/alt_u_div_oaf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/db/add_sub_8pc.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 195 buffer(s)
    Info (13019): Ignored 195 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/OneDrive - eduhk/whu/EI/FPGA/project/f_measure/measure.v Line: 5
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 403 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6422 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 117 output pins
    Info (21061): Implemented 6096 logic cells
    Info (21064): Implemented 185 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4942 megabytes
    Info: Processing ended: Thu Mar 24 18:09:30 2022
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:50


