// Seed: 103978215
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  logic id_4;
  assign id_4 = 1;
  assign id_0 = 1 || id_1;
  logic id_5;
  logic id_6 = 1;
  logic id_7;
  logic id_8;
endmodule
