Analysis & Synthesis report for FPGA-NES
Mon May 01 13:54:25 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|m_next
 11. State Machine - |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|m_state
 12. State Machine - |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|i_next
 13. State Machine - |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|i_state
 14. State Machine - |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 15. State Machine - |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state
 16. State Machine - |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state
 17. State Machine - |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state
 18. State Machine - |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state
 19. State Machine - |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state
 20. State Machine - |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state
 21. State Machine - |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state
 22. State Machine - |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Set_Addr_To_r
 23. State Machine - |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Write_Data_r
 24. State Machine - |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|ALU_Op_r
 25. Registers Protected by Synthesis
 26. Registers Removed During Synthesis
 27. Removed Registers Triggering Further Register Optimizations
 28. General Register Statistics
 29. Inverted Register Statistics
 30. Registers Packed Into Inferred Megafunctions
 31. Multiplexer Restructuring Statistics (Restructuring Performed)
 32. Source assignments for toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated
 33. Source assignments for toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated
 34. Source assignments for toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 35. Source assignments for toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 36. Source assignments for toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll
 37. Source assignments for toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll|toplevel_soc_main_clkgen_pll_stdsync_sv6:stdsync2|toplevel_soc_main_clkgen_pll_dffpipe_l2c:dffpipe3
 38. Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 39. Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 40. Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 41. Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 42. Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 43. Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 44. Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 45. Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 46. Source assignments for toplevel_soc:u0|toplevel_soc_sdram:sdram
 47. Source assignments for toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll
 48. Source assignments for toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll|toplevel_soc_sdram_pll_stdsync_sv6:stdsync2|toplevel_soc_sdram_pll_dffpipe_l2c:dffpipe3
 49. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_demux:cmd_demux
 50. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 51. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux
 52. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 53. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 54. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 55. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_004
 56. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 57. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 58. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 59. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 60. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 61. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 62. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 63. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 64. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 65. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_014
 66. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_015
 67. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_016
 68. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 69. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 70. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 71. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 72. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 73. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 74. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 75. Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 76. Source assignments for toplevel_soc:u0|altera_reset_controller:rst_controller
 77. Source assignments for toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 78. Source assignments for toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 79. Source assignments for toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 80. Source assignments for toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 81. Source assignments for sld_signaltap:auto_signaltap_0
 82. Source assignments for NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst|altsyncram:mem_rtl_0|altsyncram_cad1:auto_generated
 83. Source assignments for NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|altsyncram:mem_rtl_0|altsyncram_ced1:auto_generated
 84. Source assignments for NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_0|altsyncram_01d1:auto_generated
 85. Source assignments for NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_1|altsyncram_01d1:auto_generated
 86. Source assignments for NES_ARCHITECUTRE:NES|VRAM:vram_inst|altsyncram:mem_rtl_0|altsyncram_s9d1:auto_generated
 87. Source assignments for NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst|altsyncram:mem_rtl_0|altsyncram_sad1:auto_generated
 88. Parameter Settings for User Entity Instance: main_clkgen:mainclk_inst|altpll:altpll_component
 89. Parameter Settings for User Entity Instance: nes_clkgen:nesclk_inst|altpll:altpll_component
 90. Parameter Settings for User Entity Instance: NES_ARCHITECUTRE:NES|PPU:ppu_inst
 91. Parameter Settings for User Entity Instance: NES_ARCHITECUTRE:NES|PPU:ppu_inst|vga_controller342:vga_controller
 92. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0
 93. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr
 94. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter
 95. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter
 96. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det
 97. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen
 98. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo
 99. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram
100. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo
101. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram
102. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
103. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
104. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a
105. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
106. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b
107. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
108. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
109. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram
110. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
111. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
112. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
113. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
114. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
115. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy
116. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
117. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
118. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
119. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator
120. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
121. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator
122. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
123. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
124. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:main_clkgen_pll_pll_slave_translator
125. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
126. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
127. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
128. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
129. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
130. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator
131. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator
132. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
133. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
134. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
135. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
136. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
137. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
138. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent
141. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
144. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent
147. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
150. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
151. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
152. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
153. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
154. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
155. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:main_clkgen_pll_pll_slave_agent
156. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:main_clkgen_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
159. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
160. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
161. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
162. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
163. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
164. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
165. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
166. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
167. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
168. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
169. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
170. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
171. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
172. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
173. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
174. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent
175. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
176. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo
177. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent
178. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
179. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo
180. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
181. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
182. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
183. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
184. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
185. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
186. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
187. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
188. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
189. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router:router|toplevel_soc_mm_interconnect_0_router_default_decode:the_default_decode
190. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_001:router_001|toplevel_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_002|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_003:router_003|toplevel_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_004|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_005|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_006|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
196. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_007|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
197. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_008|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
198. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_009:router_009|toplevel_soc_mm_interconnect_0_router_009_default_decode:the_default_decode
199. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_010|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
200. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_011|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
201. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_012|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
202. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_013|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_014|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_015|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_016|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
206. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_017|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
207. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_018|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
208. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
209. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
210. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
211. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
212. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
213. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
214. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
215. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
216. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
217. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
218. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
219. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
220. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
221. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
222. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
223. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
224. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
225. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
226. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
227. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
228. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
229. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
230. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb
231. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
232. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb
233. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
234. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb
235. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
236. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb
237. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
238. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb
239. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
240. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb
241. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
242. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
243. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
244. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
245. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
246. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
247. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
248. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
249. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
250. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
251. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
252. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
253. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
254. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
255. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
256. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
257. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
258. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
259. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
260. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
261. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
262. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
263. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
264. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
265. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
266. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
267. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
268. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
269. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
270. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
271. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
272. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007
273. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
274. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
275. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
276. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
277. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
278. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
279. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
280. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
281. Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016
282. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_reset_controller:rst_controller
283. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
284. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
285. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_reset_controller:rst_controller_001
286. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
287. Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
288. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
289. Parameter Settings for Inferred Entity Instance: NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst|altsyncram:mem_rtl_0
290. Parameter Settings for Inferred Entity Instance: NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|altsyncram:mem_rtl_0
291. Parameter Settings for Inferred Entity Instance: NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_0
292. Parameter Settings for Inferred Entity Instance: NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_1
293. Parameter Settings for Inferred Entity Instance: NES_ARCHITECUTRE:NES|VRAM:vram_inst|altsyncram:mem_rtl_0
294. Parameter Settings for Inferred Entity Instance: NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst|altsyncram:mem_rtl_0
295. altpll Parameter Settings by Entity Instance
296. altsyncram Parameter Settings by Entity Instance
297. scfifo Parameter Settings by Entity Instance
298. Port Connectivity Checks: "toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
299. Port Connectivity Checks: "toplevel_soc:u0|altera_reset_controller:rst_controller_001"
300. Port Connectivity Checks: "toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
301. Port Connectivity Checks: "toplevel_soc:u0|altera_reset_controller:rst_controller"
302. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
303. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
304. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
305. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
306. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
307. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
308. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
309. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
310. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
311. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
312. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_009:router_009|toplevel_soc_mm_interconnect_0_router_009_default_decode:the_default_decode"
313. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_003:router_003|toplevel_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
314. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_002|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
315. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_001:router_001|toplevel_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
316. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router:router|toplevel_soc_mm_interconnect_0_router_default_decode:the_default_decode"
317. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
318. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
319. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
320. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
321. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
322. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
323. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo"
324. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent"
325. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo"
326. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent"
327. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
328. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
329. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
330. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
331. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
332. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
333. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
334. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
335. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
336. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
337. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
338. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo"
339. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:main_clkgen_pll_pll_slave_agent"
340. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
341. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
342. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
343. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
344. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"
345. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent"
346. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
347. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
348. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo"
349. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent"
350. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
351. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
352. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
353. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
354. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
355. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
356. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
357. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator"
358. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator"
359. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
360. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
361. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
362. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
363. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
364. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:main_clkgen_pll_pll_slave_translator"
365. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
366. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
367. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"
368. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
369. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator"
370. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
371. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
372. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
373. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_spi_0:spi_0"
374. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll|toplevel_soc_sdram_pll_altpll_vg92:sd1"
375. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll"
376. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_sdram:sdram|toplevel_soc_sdram_input_efifo_module:the_toplevel_soc_sdram_input_efifo_module"
377. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy"
378. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
379. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
380. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib"
381. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
382. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:toplevel_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
383. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
384. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
385. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
386. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug"
387. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci"
388. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_test_bench:the_toplevel_soc_nios2_gen2_0_cpu_test_bench"
389. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0"
390. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1"
391. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll"
392. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic"
393. Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0"
394. Port Connectivity Checks: "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"
395. Port Connectivity Checks: "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det"
396. Port Connectivity Checks: "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm"
397. Port Connectivity Checks: "toplevel_soc:u0|altera_avalon_i2c:i2c_0"
398. Port Connectivity Checks: "toplevel_soc:u0"
399. Port Connectivity Checks: "NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst"
400. Port Connectivity Checks: "NES_ARCHITECUTRE:NES|VRAM:vram_inst"
401. Port Connectivity Checks: "NES_ARCHITECUTRE:NES|PPU:ppu_inst|vga_controller342:vga_controller"
402. Port Connectivity Checks: "NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst"
403. Port Connectivity Checks: "NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst"
404. Port Connectivity Checks: "NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|T65_ALU:alu"
405. Port Connectivity Checks: "NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU"
406. Port Connectivity Checks: "NES_ARCHITECUTRE:NES"
407. Port Connectivity Checks: "nes_clkgen:nesclk_inst"
408. Port Connectivity Checks: "main_clkgen:mainclk_inst"
409. Port Connectivity Checks: "sync:pushbuttons[0]"
410. Signal Tap Logic Analyzer Settings
411. Post-Synthesis Netlist Statistics for Top Partition
412. Elapsed Time Per Partition
413. Connections to In-System Debugging Instance "auto_signaltap_0"
414. Analysis & Synthesis Messages
415. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 01 13:54:25 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; FPGA-NES                                    ;
; Top-level Entity Name              ; toplevel                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 21,291                                      ;
;     Total combinational functions  ; 13,242                                      ;
;     Dedicated logic registers      ; 11,180                                      ;
; Total registers                    ; 11180                                       ;
; Total pins                         ; 141                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 796,168                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 4                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DCF484C7G     ;                    ;
; Top-level entity name                                            ; toplevel           ; FPGA-NES           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Optimization Technique                                           ; Speed              ; Balanced           ;
; Maximum processors allowed for parallel compilation              ; 10                 ; 10                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-10        ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library      ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+
; VGA_controller.sv                                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/VGA_controller.sv                                                                                         ;              ;
; t65/T65_Pack.vhd                                                                                          ; yes             ; User VHDL File                               ; C:/dev/FPGA-NES/src/t65/T65_Pack.vhd                                                                                          ;              ;
; t65/T65_ALU.vhd                                                                                           ; yes             ; User VHDL File                               ; C:/dev/FPGA-NES/src/t65/T65_ALU.vhd                                                                                           ;              ;
; t65/T65_MCode.vhd                                                                                         ; yes             ; User VHDL File                               ; C:/dev/FPGA-NES/src/t65/T65_MCode.vhd                                                                                         ;              ;
; t65/T65.vhd                                                                                               ; yes             ; User VHDL File                               ; C:/dev/FPGA-NES/src/t65/T65.vhd                                                                                               ;              ;
; toplevel_soc/synthesis/toplevel_soc.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v                                                                     ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_reset_controller.v                                               ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v                                               ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v                                             ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v                                             ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv                                              ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v                                        ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007.v                  ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007.v                  ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v                      ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                              ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                              ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                        ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                        ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                         ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                         ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                          ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                     ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv                           ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                             ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv                               ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv                         ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv                             ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv                           ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv                               ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv                         ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv                             ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                          ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                   ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv                            ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv                            ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv                            ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv                            ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv                                ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                                 ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                                 ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                            ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv                                           ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                       ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv                                      ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v                                                  ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v                                                  ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v                                                  ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v                                                  ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v                                                  ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v                                             ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v                                                    ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v                                                ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v                                                ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v                                                    ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v                                             ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v                                         ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v                              ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v                                          ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v                                          ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v                                                 ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v                                                 ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v                                                  ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v                                                  ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_key.v                                                      ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_key.v                                                      ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v                                              ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_avalon_i2c.v                                                     ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v                                                     ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v                                                 ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v                                                 ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v                                             ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v                                             ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v                                           ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v                                           ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v                                           ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v                                           ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v                                                ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v                                                ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v                                              ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v                                              ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v                                           ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v                                           ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v                                           ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v                                           ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v                                             ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v                                             ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v                                               ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v                                               ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v                                           ; yes             ; User Verilog HDL File                        ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v                                           ; toplevel_soc ;
; toplevel_soc/synthesis/submodules/ROM_PRGMR.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/ROM_PRGMR.sv                                                            ; toplevel_soc ;
; HexDriver.sv                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/HexDriver.sv                                                                                              ;              ;
; toplevel.sv                                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/toplevel.sv                                                                                               ;              ;
; CPU_2A03.sv                                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/CPU_2A03.sv                                                                                               ;              ;
; NES_ARCHITECTURE.sv                                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv                                                                                       ;              ;
; SYS_RAM.sv                                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/SYS_RAM.sv                                                                                                ;              ;
; synchronizers.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/synchronizers.sv                                                                                          ;              ;
; PRG_ROM.sv                                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/PRG_ROM.sv                                                                                                ;              ;
; PPU.sv                                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/PPU.sv                                                                                                    ;              ;
; CHR_ROM.sv                                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/CHR_ROM.sv                                                                                                ;              ;
; VRAM.sv                                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/VRAM.sv                                                                                                   ;              ;
; main_clkgen.v                                                                                             ; yes             ; User Wizard-Generated File                   ; C:/dev/FPGA-NES/src/main_clkgen.v                                                                                             ;              ;
; nes_clkgen.v                                                                                              ; yes             ; User Wizard-Generated File                   ; C:/dev/FPGA-NES/src/nes_clkgen.v                                                                                              ;              ;
; CONTROLLER.sv                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/CONTROLLER.sv                                                                                             ;              ;
; VGA_controller342.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/VGA_controller342.sv                                                                                      ;              ;
; FRAME_PALETTE.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/dev/FPGA-NES/src/FRAME_PALETTE.sv                                                                                          ;              ;
; altpll.tdf                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                             ;              ;
; aglobal181.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                         ;              ;
; stratix_pll.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                        ;              ;
; stratixii_pll.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                      ;              ;
; cycloneii_pll.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                      ;              ;
; db/main_clkgen_altpll.v                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v                                                                                   ;              ;
; db/nes_clkgen_altpll.v                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v                                                                                    ;              ;
; altsyncram.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;              ;
; stratix_ram_block.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;              ;
; lpm_mux.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;              ;
; lpm_decode.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;              ;
; a_rdenreg.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;              ;
; altrom.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                             ;              ;
; altram.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                             ;              ;
; altdpram.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;              ;
; db/altsyncram_33b1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/altsyncram_33b1.tdf                                                                                    ;              ;
; db/altsyncram_h0b1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/altsyncram_h0b1.tdf                                                                                    ;              ;
; scfifo.tdf                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                             ;              ;
; a_regfifo.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                          ;              ;
; a_dpfifo.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                           ;              ;
; a_i2fifo.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                           ;              ;
; a_fffifo.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                           ;              ;
; a_f2fifo.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                           ;              ;
; db/scfifo_9621.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/scfifo_9621.tdf                                                                                        ;              ;
; db/a_dpfifo_bb01.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/a_dpfifo_bb01.tdf                                                                                      ;              ;
; db/a_fefifo_7cf.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/a_fefifo_7cf.tdf                                                                                       ;              ;
; db/cntr_337.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/cntr_337.tdf                                                                                           ;              ;
; db/altsyncram_dtn1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/altsyncram_dtn1.tdf                                                                                    ;              ;
; db/cntr_n2b.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/cntr_n2b.tdf                                                                                           ;              ;
; alt_jtag_atlantic.v                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                    ;              ;
; sld_jtag_endpoint_adapter.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;              ;
; db/altsyncram_s0c1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/altsyncram_s0c1.tdf                                                                                    ;              ;
; altera_std_synchronizer.v                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                              ;              ;
; db/altsyncram_0n61.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/altsyncram_0n61.tdf                                                                                    ;              ;
; sld_virtual_jtag_basic.v                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                               ;              ;
; sld_signaltap.vhd                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                      ;              ;
; sld_signaltap_impl.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                 ;              ;
; sld_ela_control.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                    ;              ;
; lpm_shiftreg.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                       ;              ;
; lpm_constant.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                       ;              ;
; dffeea.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                             ;              ;
; sld_mbpmg.vhd                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                          ;              ;
; sld_ela_trigger_flow_mgr.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                           ;              ;
; sld_buffer_manager.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                 ;              ;
; db/altsyncram_jo14.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/altsyncram_jo14.tdf                                                                                    ;              ;
; altdpram.tdf                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                           ;              ;
; memmodes.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                         ;              ;
; a_hdffe.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                            ;              ;
; alt_le_rden_reg.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                    ;              ;
; altsyncram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                         ;              ;
; lpm_mux.tdf                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                            ;              ;
; muxlut.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                             ;              ;
; bypassff.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                           ;              ;
; altshift.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                           ;              ;
; db/mux_f7c.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/mux_f7c.tdf                                                                                            ;              ;
; lpm_decode.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                         ;              ;
; declut.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                             ;              ;
; lpm_compare.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                        ;              ;
; db/decode_3af.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/decode_3af.tdf                                                                                         ;              ;
; lpm_counter.tdf                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                        ;              ;
; lpm_add_sub.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                        ;              ;
; cmpconst.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                           ;              ;
; lpm_counter.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                        ;              ;
; alt_counter_stratix.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                ;              ;
; db/cntr_6th.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/cntr_6th.tdf                                                                                           ;              ;
; db/cmpr_krb.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/cmpr_krb.tdf                                                                                           ;              ;
; db/cntr_uji.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/cntr_uji.tdf                                                                                           ;              ;
; db/cntr_2rh.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/cntr_2rh.tdf                                                                                           ;              ;
; db/cmpr_hrb.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/cmpr_hrb.tdf                                                                                           ;              ;
; db/cntr_odi.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/cntr_odi.tdf                                                                                           ;              ;
; db/cmpr_drb.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/cmpr_drb.tdf                                                                                           ;              ;
; sld_rom_sr.vhd                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;              ;
; sld_hub.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld   ;
; db/ip/sldec52bfc8/alt_sld_fab.v                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/alt_sld_fab.v                                                                           ; alt_sld_fab  ;
; db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v                                                    ; alt_sld_fab  ;
; db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                             ; alt_sld_fab  ;
; db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                          ; alt_sld_fab  ;
; db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                        ; alt_sld_fab  ;
; db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                          ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;              ;
; db/altsyncram_cad1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/altsyncram_cad1.tdf                                                                                    ;              ;
; db/altsyncram_ced1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/altsyncram_ced1.tdf                                                                                    ;              ;
; db/decode_h7a.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/decode_h7a.tdf                                                                                         ;              ;
; db/mux_12b.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/mux_12b.tdf                                                                                            ;              ;
; db/altsyncram_01d1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/altsyncram_01d1.tdf                                                                                    ;              ;
; db/altsyncram_s9d1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/altsyncram_s9d1.tdf                                                                                    ;              ;
; db/altsyncram_sad1.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/dev/FPGA-NES/src/db/altsyncram_sad1.tdf                                                                                    ;              ;
+-----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 21,291                                                                                           ;
;                                             ;                                                                                                  ;
; Total combinational functions               ; 13242                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                  ;
;     -- 4 input functions                    ; 9399                                                                                             ;
;     -- 3 input functions                    ; 2457                                                                                             ;
;     -- <=2 input functions                  ; 1386                                                                                             ;
;                                             ;                                                                                                  ;
; Logic elements by mode                      ;                                                                                                  ;
;     -- normal mode                          ; 12572                                                                                            ;
;     -- arithmetic mode                      ; 670                                                                                              ;
;                                             ;                                                                                                  ;
; Total registers                             ; 11180                                                                                            ;
;     -- Dedicated logic registers            ; 11180                                                                                            ;
;     -- I/O registers                        ; 0                                                                                                ;
;                                             ;                                                                                                  ;
; I/O pins                                    ; 141                                                                                              ;
; Total memory bits                           ; 796168                                                                                           ;
;                                             ;                                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                ;
;                                             ;                                                                                                  ;
; Total PLLs                                  ; 4                                                                                                ;
;     -- PLLs                                 ; 4                                                                                                ;
;                                             ;                                                                                                  ;
; Maximum fan-out node                        ; nes_clkgen:nesclk_inst|altpll:altpll_component|nes_clkgen_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 7679                                                                                             ;
; Total fan-out                               ; 90902                                                                                            ;
; Average fan-out                             ; 3.61                                                                                             ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |toplevel                                                                                                                               ; 13242 (67)          ; 11180 (24)                ; 796168      ; 0          ; 0            ; 0       ; 0         ; 141  ; 0            ; 0          ; |toplevel                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; toplevel                                             ; work         ;
;    |HexDriver:hex_driver0|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|HexDriver:hex_driver0                                                                                                                                                                                                                                                                                                                                                                                                                           ; HexDriver                                            ; work         ;
;    |HexDriver:hex_driver1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|HexDriver:hex_driver1                                                                                                                                                                                                                                                                                                                                                                                                                           ; HexDriver                                            ; work         ;
;    |HexDriver:hex_driver2|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|HexDriver:hex_driver2                                                                                                                                                                                                                                                                                                                                                                                                                           ; HexDriver                                            ; work         ;
;    |HexDriver:hex_driver3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|HexDriver:hex_driver3                                                                                                                                                                                                                                                                                                                                                                                                                           ; HexDriver                                            ; work         ;
;    |HexDriver:hex_driver4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                                                                                                           ; HexDriver                                            ; work         ;
;    |HexDriver:hex_driver5|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|HexDriver:hex_driver5                                                                                                                                                                                                                                                                                                                                                                                                                           ; HexDriver                                            ; work         ;
;    |NES_ARCHITECUTRE:NES|                                                                                                               ; 8426 (1378)         ; 6067 (17)                 ; 614848      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES                                                                                                                                                                                                                                                                                                                                                                                                                            ; NES_ARCHITECUTRE                                     ; work         ;
;       |CHR_ROM:chr_rom_inst|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; CHR_ROM                                              ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                           ; work         ;
;             |altsyncram_sad1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst|altsyncram:mem_rtl_0|altsyncram_sad1:auto_generated                                                                                                                                                                                                                                                                                                                                                   ; altsyncram_sad1                                      ; work         ;
;       |CONTROLLER:playerone|                                                                                                            ; 16 (16)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|CONTROLLER:playerone                                                                                                                                                                                                                                                                                                                                                                                                       ; CONTROLLER                                           ; work         ;
;       |CPU_2A03:cpu_inst|                                                                                                               ; 1106 (0)            ; 175 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst                                                                                                                                                                                                                                                                                                                                                                                                          ; CPU_2A03                                             ; work         ;
;          |T65:CPU|                                                                                                                      ; 1106 (530)          ; 175 (175)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU                                                                                                                                                                                                                                                                                                                                                                                                  ; T65                                                  ; work         ;
;             |T65_ALU:alu|                                                                                                               ; 159 (159)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|T65_ALU:alu                                                                                                                                                                                                                                                                                                                                                                                      ; T65_ALU                                              ; work         ;
;             |T65_MCode:mcode|                                                                                                           ; 417 (417)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|T65_MCode:mcode                                                                                                                                                                                                                                                                                                                                                                                  ; T65_MCode                                            ; work         ;
;       |FRAME_PALETTE:frame_palette_inst|                                                                                                ; 10 (10)             ; 0 (0)                     ; 448         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst                                                                                                                                                                                                                                                                                                                                                                                           ; FRAME_PALETTE                                        ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;             |altsyncram_01d1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_0|altsyncram_01d1:auto_generated                                                                                                                                                                                                                                                                                                                                    ; altsyncram_01d1                                      ; work         ;
;          |altsyncram:memory_rtl_1|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 192         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_1                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;             |altsyncram_01d1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 192         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_1|altsyncram_01d1:auto_generated                                                                                                                                                                                                                                                                                                                                    ; altsyncram_01d1                                      ; work         ;
;       |PPU:ppu_inst|                                                                                                                    ; 5908 (5838)         ; 5859 (5808)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; PPU                                                  ; work         ;
;          |vga_controller342:vga_controller|                                                                                             ; 70 (70)             ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|vga_controller342:vga_controller                                                                                                                                                                                                                                                                                                                                                                              ; vga_controller342                                    ; work         ;
;       |PRG_ROM:prg_rom_inst|                                                                                                            ; 8 (0)               ; 3 (0)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; PRG_ROM                                              ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 8 (0)               ; 3 (0)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                           ; work         ;
;             |altsyncram_ced1:auto_generated|                                                                                            ; 8 (0)               ; 3 (3)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|altsyncram:mem_rtl_0|altsyncram_ced1:auto_generated                                                                                                                                                                                                                                                                                                                                                   ; altsyncram_ced1                                      ; work         ;
;                |decode_h7a:decode2|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|altsyncram:mem_rtl_0|altsyncram_ced1:auto_generated|decode_h7a:decode2                                                                                                                                                                                                                                                                                                                                ; decode_h7a                                           ; work         ;
;       |SYS_RAM:sysram_inst|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; SYS_RAM                                              ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;             |altsyncram_cad1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst|altsyncram:mem_rtl_0|altsyncram_cad1:auto_generated                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_cad1                                      ; work         ;
;       |VRAM:vram_inst|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|VRAM:vram_inst                                                                                                                                                                                                                                                                                                                                                                                                             ; VRAM                                                 ; work         ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|VRAM:vram_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                           ; work         ;
;             |altsyncram_s9d1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|NES_ARCHITECUTRE:NES|VRAM:vram_inst|altsyncram:mem_rtl_0|altsyncram_s9d1:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; altsyncram_s9d1                                      ; work         ;
;    |main_clkgen:mainclk_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|main_clkgen:mainclk_inst                                                                                                                                                                                                                                                                                                                                                                                                                        ; main_clkgen                                          ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|main_clkgen:mainclk_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                ; altpll                                               ; work         ;
;          |main_clkgen_altpll:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|main_clkgen:mainclk_inst|altpll:altpll_component|main_clkgen_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                              ; main_clkgen_altpll                                   ; work         ;
;    |nes_clkgen:nesclk_inst|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|nes_clkgen:nesclk_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; nes_clkgen                                           ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|nes_clkgen:nesclk_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                  ; altpll                                               ; work         ;
;          |nes_clkgen_altpll:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|nes_clkgen:nesclk_inst|altpll:altpll_component|nes_clkgen_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                 ; nes_clkgen_altpll                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 186 (1)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 185 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 185 (0)             ; 112 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                             ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 185 (1)             ; 112 (7)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 184 (0)             ; 105 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 184 (141)           ; 105 (76)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                        ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                      ; sld_shadow_jsm                                       ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 891 (2)             ; 2325 (332)                ; 169984      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 889 (0)             ; 1993 (0)                  ; 169984      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                            ; sld_signaltap_impl                                   ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 889 (88)            ; 1993 (744)                ; 169984      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                     ; sld_signaltap_implb                                  ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                                      ; altdpram                                             ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                                  ; lpm_decode                                           ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                                                                                                                        ; decode_3af                                           ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                                                          ; lpm_mux                                              ; work         ;
;                   |mux_f7c:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_f7c:auto_generated                                                                                                                                                                                                                                   ; mux_f7c                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 169984      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                                     ; altsyncram                                           ; work         ;
;                |altsyncram_jo14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 169984      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jo14:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_jo14                                      ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                                      ; lpm_shiftreg                                         ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                             ; serial_crc_16                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 78 (78)             ; 59 (59)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                          ; sld_buffer_manager                                   ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 390 (1)             ; 846 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                                         ; sld_ela_control                                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                 ; lpm_shiftreg                                         ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 332 (0)             ; 830 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                                  ; sld_ela_basic_multi_level_trigger                    ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 498 (498)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                                       ; lpm_shiftreg                                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 332 (0)             ; 332 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                                                   ; sld_mbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                             ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                                                                                                           ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                                                             ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                                                             ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                                                             ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                                                             ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                                                             ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                                                             ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                                                             ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                                                             ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                                                                            ; sld_sbpmg                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                                                             ; sld_sbpmg                                            ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 57 (57)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                           ; sld_ela_trigger_flow_mgr                             ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                   ; lpm_shiftreg                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 248 (9)             ; 232 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                    ; sld_offload_buffer_mgr                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                                          ; lpm_counter                                          ; work         ;
;                   |cntr_6th:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6th:auto_generated                                                                                                                                                                  ; cntr_6th                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                                   ; lpm_counter                                          ; work         ;
;                   |cntr_uji:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_uji:auto_generated                                                                                                                                                                                           ; cntr_uji                                             ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                                         ; lpm_counter                                          ; work         ;
;                   |cntr_2rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_2rh:auto_generated                                                                                                                                                                                 ; cntr_2rh                                             ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 4 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                                            ; lpm_counter                                          ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                                                                                                                                    ; cntr_odi                                             ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                                   ; lpm_shiftreg                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 166 (166)           ; 166 (166)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                    ; lpm_shiftreg                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                                 ; lpm_shiftreg                                         ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 31 (31)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                               ; sld_rom_sr                                           ; work         ;
;    |sync:pushbuttons[1]|                                                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|sync:pushbuttons[1]                                                                                                                                                                                                                                                                                                                                                                                                                             ; sync                                                 ; work         ;
;    |toplevel_soc:u0|                                                                                                                    ; 3629 (0)            ; 2651 (0)                  ; 11336       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; toplevel_soc                                         ; toplevel_soc ;
;       |ROM_PRGMR:game_rom_programmer_0|                                                                                                 ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|ROM_PRGMR:game_rom_programmer_0                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_PRGMR                                            ; toplevel_soc ;
;       |altera_avalon_i2c:i2c_0|                                                                                                         ; 438 (6)             ; 260 (0)                   ; 72          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c                                    ; toplevel_soc ;
;          |altera_avalon_i2c_clk_cnt:u_clk_cnt|                                                                                          ; 76 (76)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_i2c_clk_cnt                            ; toplevel_soc ;
;          |altera_avalon_i2c_condt_det:u_condt_det|                                                                                      ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_condt_det                          ; toplevel_soc ;
;          |altera_avalon_i2c_condt_gen:u_condt_gen|                                                                                      ; 32 (32)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_condt_gen                          ; toplevel_soc ;
;          |altera_avalon_i2c_csr:u_csr|                                                                                                  ; 87 (87)             ; 90 (90)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_i2c_csr                                ; toplevel_soc ;
;          |altera_avalon_i2c_fifo:u_rxfifo|                                                                                              ; 15 (15)             ; 9 (9)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c_fifo                               ; toplevel_soc ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;                |altsyncram_h0b1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated                                                                                                                                                                                                                                                                                                                    ; altsyncram_h0b1                                      ; work         ;
;          |altera_avalon_i2c_fifo:u_txfifo|                                                                                              ; 15 (15)             ; 9 (9)                     ; 40          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c_fifo                               ; toplevel_soc ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 40          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;                |altsyncram_33b1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 40          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated                                                                                                                                                                                                                                                                                                                    ; altsyncram_33b1                                      ; work         ;
;          |altera_avalon_i2c_mstfsm:u_mstfsm|                                                                                            ; 43 (43)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_i2c_mstfsm                             ; toplevel_soc ;
;          |altera_avalon_i2c_rxshifter:u_rxshifter|                                                                                      ; 48 (48)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_rxshifter                          ; toplevel_soc ;
;          |altera_avalon_i2c_spksupp:u_spksupp|                                                                                          ; 12 (12)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_i2c_spksupp                            ; toplevel_soc ;
;          |altera_avalon_i2c_txout:u_txout|                                                                                              ; 64 (64)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout                                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c_txout                              ; toplevel_soc ;
;          |altera_avalon_i2c_txshifter:u_txshifter|                                                                                      ; 36 (36)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_txshifter                          ; toplevel_soc ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                              ; toplevel_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                            ; toplevel_soc ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                              ; toplevel_soc ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                            ; toplevel_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                            ; toplevel_soc ;
;       |toplevel_soc_hex_digits_pio:hex_digits_pio|                                                                                      ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                                                                      ; toplevel_soc_hex_digits_pio                          ; toplevel_soc ;
;       |toplevel_soc_jtag_uart_0:jtag_uart_0|                                                                                            ; 142 (39)            ; 111 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                            ; toplevel_soc_jtag_uart_0                             ; toplevel_soc ;
;          |alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|                                                                 ; 52 (52)             ; 58 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                                    ; work         ;
;          |toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|                                                      ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                    ; toplevel_soc_jtag_uart_0_scfifo_r                    ; toplevel_soc ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                       ; scfifo                                               ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                            ; scfifo_9621                                          ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                       ; a_dpfifo_bb01                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                               ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                          ; cntr_337                                             ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                               ; altsyncram_dtn1                                      ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                 ; cntr_n2b                                             ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                       ; cntr_n2b                                             ; work         ;
;          |toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|                                                      ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                    ; toplevel_soc_jtag_uart_0_scfifo_w                    ; toplevel_soc ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                       ; scfifo                                               ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                            ; scfifo_9621                                          ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                       ; a_dpfifo_bb01                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                               ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                          ; cntr_337                                             ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                               ; altsyncram_dtn1                                      ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                 ; cntr_n2b                                             ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                       ; cntr_n2b                                             ; work         ;
;       |toplevel_soc_key:key|                                                                                                            ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_key:key                                                                                                                                                                                                                                                                                                                                                                                                            ; toplevel_soc_key                                     ; toplevel_soc ;
;       |toplevel_soc_keycode:keycode|                                                                                                    ; 12 (12)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                                                    ; toplevel_soc_keycode                                 ; toplevel_soc ;
;       |toplevel_soc_leds_pio:leds_pio|                                                                                                  ; 18 (18)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                                                                  ; toplevel_soc_leds_pio                                ; toplevel_soc ;
;       |toplevel_soc_main_clkgen_pll:main_clkgen_pll|                                                                                    ; 9 (8)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll                                                                                                                                                                                                                                                                                                                                                                                    ; toplevel_soc_main_clkgen_pll                         ; toplevel_soc ;
;          |toplevel_soc_main_clkgen_pll_altpll_nu22:sd1|                                                                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1                                                                                                                                                                                                                                                                                                                                       ; toplevel_soc_main_clkgen_pll_altpll_nu22             ; toplevel_soc ;
;          |toplevel_soc_main_clkgen_pll_stdsync_sv6:stdsync2|                                                                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll|toplevel_soc_main_clkgen_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                  ; toplevel_soc_main_clkgen_pll_stdsync_sv6             ; toplevel_soc ;
;             |toplevel_soc_main_clkgen_pll_dffpipe_l2c:dffpipe3|                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll|toplevel_soc_main_clkgen_pll_stdsync_sv6:stdsync2|toplevel_soc_main_clkgen_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                ; toplevel_soc_main_clkgen_pll_dffpipe_l2c             ; toplevel_soc ;
;       |toplevel_soc_mm_interconnect_0:mm_interconnect_0|                                                                                ; 1322 (0)            ; 1024 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                ; toplevel_soc_mm_interconnect_0                       ; toplevel_soc ;
;          |altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|                                                      ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|                                                                       ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|                                                                               ; 11 (11)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|                                                               ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 115 (115)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 82 (82)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; toplevel_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 7 (0)               ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser             ; toplevel_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7 (7)               ; 74 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                       ; toplevel_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; toplevel_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; toplevel_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser             ; toplevel_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                       ; toplevel_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; toplevel_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; toplevel_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser             ; toplevel_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                       ; toplevel_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; toplevel_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; toplevel_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 140 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser             ; toplevel_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 140 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                       ; toplevel_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                        ; toplevel_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                        ; toplevel_soc ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_master_agent                           ; toplevel_soc ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                           ; toplevel_soc ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 13 (13)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                      ; toplevel_soc ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 27 (27)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                      ; toplevel_soc ;
;          |altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent|                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                            ; toplevel_soc ;
;          |altera_merlin_slave_agent:hex_digits_pio_s1_agent|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                            ; toplevel_soc ;
;          |altera_merlin_slave_agent:i2c_0_csr_agent|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                            ; toplevel_soc ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                            ; toplevel_soc ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                            ; toplevel_soc ;
;          |altera_merlin_slave_agent:leds_pio_s1_agent|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                            ; toplevel_soc ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 16 (7)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                            ; toplevel_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                     ; toplevel_soc ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                            ; toplevel_soc ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                            ; toplevel_soc ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                            ; toplevel_soc ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                            ; toplevel_soc ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                            ; toplevel_soc ;
;          |altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator|                                                 ; 12 (12)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:hex_digits_pio_s1_translator|                                                                  ; 7 (7)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:i2c_0_csr_translator|                                                                          ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 5 (5)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:leds_pio_s1_translator|                                                                        ; 5 (5)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:main_clkgen_pll_pll_slave_translator|                                                          ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:main_clkgen_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 6 (6)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; toplevel_soc ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 48 (48)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                         ; altera_merlin_width_adapter                          ; toplevel_soc ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 53 (53)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                         ; altera_merlin_width_adapter                          ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 36 (36)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                     ; toplevel_soc_mm_interconnect_0_cmd_demux_001         ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                           ; 14 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                           ; 32 (28)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                           ; 56 (52)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                           ; 13 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                           ; 12 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                           ; 57 (52)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                           ; 13 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                           ; 14 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                           ; 13 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                           ; 14 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                           ; 14 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|                                                                           ; 13 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|                                                                           ; 13 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|                                                                           ; 33 (28)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|                                                                           ; 31 (27)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                               ; 21 (17)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                 ; toplevel_soc_mm_interconnect_0_cmd_mux               ; toplevel_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_router:router|                                                                                 ; 37 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                   ; toplevel_soc_mm_interconnect_0_router                ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_router_001:router_001|                                                                         ; 37 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                           ; toplevel_soc_mm_interconnect_0_router_001            ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_013|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_014|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_015|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_016|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                             ; toplevel_soc_mm_interconnect_0_rsp_demux             ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 134 (134)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                 ; toplevel_soc_mm_interconnect_0_rsp_mux               ; toplevel_soc ;
;          |toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 66 (66)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_mm_interconnect_0_rsp_mux_001           ; toplevel_soc ;
;       |toplevel_soc_nios2_gen2_0:nios2_gen2_0|                                                                                          ; 1028 (0)            ; 598 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                          ; toplevel_soc_nios2_gen2_0                            ; toplevel_soc ;
;          |toplevel_soc_nios2_gen2_0_cpu:cpu|                                                                                            ; 1028 (733)          ; 598 (326)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                        ; toplevel_soc_nios2_gen2_0_cpu                        ; toplevel_soc ;
;             |toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|                                       ; 295 (35)            ; 272 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                    ; toplevel_soc_nios2_gen2_0_cpu_nios2_oci              ; toplevel_soc ;
;                |toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                ; 92 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                            ; toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; toplevel_soc ;
;                   |sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                       ; sld_virtual_jtag_basic                               ; work         ;
;                   |toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|               ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; toplevel_soc ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                              ; work         ;
;                   |toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|                     ; 82 (82)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck        ; toplevel_soc ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                              ; work         ;
;                |toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                      ; 12 (12)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                  ; toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; toplevel_soc ;
;                |toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break|                        ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                    ; toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break        ; toplevel_soc ;
;                |toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug|                        ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                    ; toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; toplevel_soc ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ; altera_std_synchronizer                              ; work         ;
;                |toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|                              ; 115 (115)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                          ; toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem           ; toplevel_soc ;
;                   |toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram|                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; toplevel_soc ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                           ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                      ; work         ;
;             |toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a|                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                     ; toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module ; toplevel_soc ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                            ; altsyncram_s0c1                                      ; work         ;
;             |toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b|                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                     ; toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module ; toplevel_soc ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                            ; altsyncram_s0c1                                      ; work         ;
;       |toplevel_soc_sdram:sdram|                                                                                                        ; 283 (230)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                        ; toplevel_soc_sdram                                   ; toplevel_soc ;
;          |toplevel_soc_sdram_input_efifo_module:the_toplevel_soc_sdram_input_efifo_module|                                              ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|toplevel_soc_sdram_input_efifo_module:the_toplevel_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                        ; toplevel_soc_sdram_input_efifo_module                ; toplevel_soc ;
;       |toplevel_soc_sdram_pll:sdram_pll|                                                                                                ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                                ; toplevel_soc_sdram_pll                               ; toplevel_soc ;
;          |toplevel_soc_sdram_pll_altpll_vg92:sd1|                                                                                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll|toplevel_soc_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                                                         ; toplevel_soc_sdram_pll_altpll_vg92                   ; toplevel_soc ;
;          |toplevel_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll|toplevel_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                    ; toplevel_soc_sdram_pll_stdsync_sv6                   ; toplevel_soc ;
;             |toplevel_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll|toplevel_soc_sdram_pll_stdsync_sv6:stdsync2|toplevel_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                        ; toplevel_soc_sdram_pll_dffpipe_l2c                   ; toplevel_soc ;
;       |toplevel_soc_spi_0:spi_0|                                                                                                        ; 114 (114)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                                                        ; toplevel_soc_spi_0                                   ; toplevel_soc ;
;       |toplevel_soc_timer_0:timer_0|                                                                                                    ; 215 (215)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                                    ; toplevel_soc_timer_0                                 ; toplevel_soc ;
;       |toplevel_soc_usb_gpx:usb_irq|                                                                                                    ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                                                                                    ; toplevel_soc_usb_gpx                                 ; toplevel_soc ;
;       |toplevel_soc_usb_rst:usb_rst|                                                                                                    ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |toplevel|toplevel_soc:u0|toplevel_soc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                                                    ; toplevel_soc_usb_rst                                 ; toplevel_soc ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst|altsyncram:mem_rtl_0|altsyncram_sad1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None ;
; NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_0|altsyncram_01d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256    ; None ;
; NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_1|altsyncram_01d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256    ; None ;
; NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|altsyncram:mem_rtl_0|altsyncram_ced1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None ;
; NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst|altsyncram:mem_rtl_0|altsyncram_cad1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None ;
; NES_ARCHITECUTRE:NES|VRAM:vram_inst|altsyncram:mem_rtl_0|altsyncram_s9d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jo14:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 1024         ; 166          ; 1024         ; 166          ; 169984 ; None ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32     ; None ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 4            ; 10           ; 4            ; 10           ; 40     ; None ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File   ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; ALTPLL                                   ; 18.1    ; N/A          ; N/A          ; |toplevel|main_clkgen:mainclk_inst                                                                                                                                                                                                                                            ; main_clkgen.v     ;
; Altera ; ALTPLL                                   ; 18.1    ; N/A          ; N/A          ; |toplevel|nes_clkgen:nesclk_inst                                                                                                                                                                                                                                              ; nes_clkgen.v      ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0                                                                                                                                                                                                                                                     ; toplevel_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                          ; toplevel_soc.qsys ;
; Altera ; altera_avalon_i2c                        ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0                                                                                                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_irq_mapper:irq_mapper                                                                                                                                                                                                                  ; toplevel_soc.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                ; toplevel_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_key:key                                                                                                                                                                                                                                ; toplevel_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_keycode:keycode                                                                                                                                                                                                                        ; toplevel_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_leds_pio:leds_pio                                                                                                                                                                                                                      ; toplevel_soc.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll                                                                                                                                                                                                        ; toplevel_soc.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                    ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007                                                                                                                         ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007|toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0                                    ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                         ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                     ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                   ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo                                                                                                                            ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator                                                                                                                       ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                  ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                        ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent                                                                                                                                                          ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo                                                                                                                                                     ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator                                                                                                                                                ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                      ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                            ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                        ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                   ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                         ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                    ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                        ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                   ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                              ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:main_clkgen_pll_pll_slave_agent                                                                                                                                          ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo                                                                                                                                     ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:main_clkgen_pll_pll_slave_translator                                                                                                                                ; toplevel_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                          ; toplevel_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                       ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                  ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                   ; toplevel_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                         ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router:router                                                                                                                                                       ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_001:router_001                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_002                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_003:router_003                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_004                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_005                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_006                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_007                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_008                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_009:router_009                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_010                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_011                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_012                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_013                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_014                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_015                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_016                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_017                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_018                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                         ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                     ; toplevel_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                           ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                      ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                           ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                    ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                      ; toplevel_soc.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                 ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                             ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                        ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                   ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                         ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                    ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                         ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                    ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                         ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                    ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                         ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                    ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                         ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                    ; toplevel_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                               ; toplevel_soc.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                              ; toplevel_soc.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                            ; toplevel_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                              ; toplevel_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                          ; toplevel_soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram                                                                                                                                                                                                                            ; toplevel_soc.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                    ; toplevel_soc.qsys ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_spi_0:spi_0                                                                                                                                                                                                                            ; toplevel_soc.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                              ; toplevel_soc.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_timer_0:timer_0                                                                                                                                                                                                                        ; toplevel_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx                                                                                                                                                                                                                        ; toplevel_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq                                                                                                                                                                                                                        ; toplevel_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |toplevel|toplevel_soc:u0|toplevel_soc_usb_rst:usb_rst                                                                                                                                                                                                                        ; toplevel_soc.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|m_next                    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|m_state                                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+-----------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000            ;
+------------+------------+------------+------------+-----------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                     ;
+------------+------------+------------+------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|i_state                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                       ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state                           ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+
; Name                    ; stop_state.STOP_SETUP ; stop_state.STOP_SCL_LOW ; stop_state.STOP_LOAD ; stop_state.STOP_IDLE ; stop_state.STOP_DONE ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+
; stop_state.STOP_IDLE    ; 0                     ; 0                       ; 0                    ; 0                    ; 0                    ;
; stop_state.STOP_LOAD    ; 0                     ; 0                       ; 1                    ; 1                    ; 0                    ;
; stop_state.STOP_SCL_LOW ; 0                     ; 1                       ; 0                    ; 1                    ; 0                    ;
; stop_state.STOP_SETUP   ; 1                     ; 0                       ; 0                    ; 1                    ; 0                    ;
; stop_state.STOP_DONE    ; 0                     ; 0                       ; 0                    ; 1                    ; 1                    ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state                                                                                         ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+
; Name                          ; restart_state.RESTART_DONE ; restart_state.RESTART_HOLD ; restart_state.RESTART_SETUP ; restart_state.RESTART_SCL_LOW ; restart_state.RESTART_LOAD ; restart_state.RESTART_IDLE ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+
; restart_state.RESTART_IDLE    ; 0                          ; 0                          ; 0                           ; 0                             ; 0                          ; 0                          ;
; restart_state.RESTART_LOAD    ; 0                          ; 0                          ; 0                           ; 0                             ; 1                          ; 1                          ;
; restart_state.RESTART_SCL_LOW ; 0                          ; 0                          ; 0                           ; 1                             ; 0                          ; 1                          ;
; restart_state.RESTART_SETUP   ; 0                          ; 0                          ; 1                           ; 0                             ; 0                          ; 1                          ;
; restart_state.RESTART_HOLD    ; 0                          ; 1                          ; 0                           ; 0                             ; 0                          ; 1                          ;
; restart_state.RESTART_DONE    ; 1                          ; 0                          ; 0                           ; 0                             ; 0                          ; 1                          ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; start_state.START_DONE ; start_state.START_HOLD ; start_state.START_LOAD ; start_state.START_IDLE ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; start_state.START_IDLE ; 0                      ; 0                      ; 0                      ; 0                      ;
; start_state.START_LOAD ; 0                      ; 0                      ; 1                      ; 1                      ;
; start_state.START_HOLD ; 0                      ; 1                      ; 0                      ; 1                      ;
; start_state.START_DONE ; 1                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state ;
+------------------------+------------------------+------------------------+--------------------+---------------------+
; Name                   ; bus_state.BUS_COUNTING ; bus_state.BUS_LOAD_CNT ; bus_state.BUS_BUSY ; bus_state.BUS_IDLE  ;
+------------------------+------------------------+------------------------+--------------------+---------------------+
; bus_state.BUS_IDLE     ; 0                      ; 0                      ; 0                  ; 0                   ;
; bus_state.BUS_BUSY     ; 0                      ; 0                      ; 1                  ; 1                   ;
; bus_state.BUS_LOAD_CNT ; 0                      ; 1                      ; 0                  ; 1                   ;
; bus_state.BUS_COUNTING ; 1                      ; 0                      ; 0                  ; 1                   ;
+------------------------+------------------------+------------------------+--------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state                                                                                          ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+
; Name                          ; tx_shiftfsm_state.TX_DONE ; tx_shiftfsm_state.TX_CLK_HOLD ; tx_shiftfsm_state.TX_CLK_HIGH ; tx_shiftfsm_state.TX_CLK_LOW ; tx_shiftfsm_state.TX_CLK_LOAD ; tx_shiftfsm_state.TX_IDLE ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+
; tx_shiftfsm_state.TX_IDLE     ; 0                         ; 0                             ; 0                             ; 0                            ; 0                             ; 0                         ;
; tx_shiftfsm_state.TX_CLK_LOAD ; 0                         ; 0                             ; 0                             ; 0                            ; 1                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_LOW  ; 0                         ; 0                             ; 0                             ; 1                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_HIGH ; 0                         ; 0                             ; 1                             ; 0                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_HOLD ; 0                         ; 1                             ; 0                             ; 0                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_DONE     ; 1                         ; 0                             ; 0                             ; 0                            ; 0                             ; 1                         ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state                                                                                   ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+
; Name                          ; rx_shiftfsm_state.RX_DONE ; rx_shiftfsm_state.RX_HOLD ; rx_shiftfsm_state.RX_CLK_HIGH ; rx_shiftfsm_state.RX_CLK_LOW ; rx_shiftfsm_state.RX_CLK_LOAD ; rx_shiftfsm_state.IDLE ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+
; rx_shiftfsm_state.IDLE        ; 0                         ; 0                         ; 0                             ; 0                            ; 0                             ; 0                      ;
; rx_shiftfsm_state.RX_CLK_LOAD ; 0                         ; 0                         ; 0                             ; 0                            ; 1                             ; 1                      ;
; rx_shiftfsm_state.RX_CLK_LOW  ; 0                         ; 0                         ; 0                             ; 1                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_CLK_HIGH ; 0                         ; 0                         ; 1                             ; 0                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_HOLD     ; 0                         ; 1                         ; 0                             ; 0                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_DONE     ; 1                         ; 0                         ; 0                             ; 0                            ; 0                             ; 1                      ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state                                                                                                                                                                                                             ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+
; Name                           ; mst_fsm_state.PRE_IDLE ; mst_fsm_state.GEN_STOP ; mst_fsm_state.BUS_HOLD ; mst_fsm_state.GEN_RESTART_7BIT ; mst_fsm_state.GEN_7BIT_ADDR ; mst_fsm_state.RX_BYTE ; mst_fsm_state.TX_BYTE ; mst_fsm_state.POP_TX_FIFO ; mst_fsm_state.GEN_START ; mst_fsm_state.PRE_START ; mst_fsm_state.IDLE ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+
; mst_fsm_state.IDLE             ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 0                  ;
; mst_fsm_state.PRE_START        ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 1                       ; 1                  ;
; mst_fsm_state.GEN_START        ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 1                       ; 0                       ; 1                  ;
; mst_fsm_state.POP_TX_FIFO      ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 1                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.TX_BYTE          ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 1                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.RX_BYTE          ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 1                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_7BIT_ADDR    ; 0                      ; 0                      ; 0                      ; 0                              ; 1                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_RESTART_7BIT ; 0                      ; 0                      ; 0                      ; 1                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.BUS_HOLD         ; 0                      ; 0                      ; 1                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_STOP         ; 0                      ; 1                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.PRE_IDLE         ; 1                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Set_Addr_To_r                                                                      ;
+-------------------------------+------------------------------+-------------------------------+------------------------------+-------------------------------+
; Name                          ; Set_Addr_To_r.Set_Addr_To_BA ; Set_Addr_To_r.Set_Addr_To_ZPG ; Set_Addr_To_r.Set_Addr_To_SP ; Set_Addr_To_r.Set_Addr_To_PBR ;
+-------------------------------+------------------------------+-------------------------------+------------------------------+-------------------------------+
; Set_Addr_To_r.Set_Addr_To_PBR ; 0                            ; 0                             ; 0                            ; 0                             ;
; Set_Addr_To_r.Set_Addr_To_SP  ; 0                            ; 0                             ; 1                            ; 1                             ;
; Set_Addr_To_r.Set_Addr_To_ZPG ; 0                            ; 1                             ; 0                            ; 1                             ;
; Set_Addr_To_r.Set_Addr_To_BA  ; 1                            ; 0                             ; 0                            ; 1                             ;
+-------------------------------+------------------------------+-------------------------------+------------------------------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Write_Data_r                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------+----------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+-----------------------------+-----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-----------------------------+----------------------------+
; Name                             ; Write_Data_r.Write_Data_DONTCARE ; Write_Data_r.Write_Data_YB ; Write_Data_r.Write_Data_XB ; Write_Data_r.Write_Data_AXB ; Write_Data_r.Write_Data_AX ; Write_Data_r.Write_Data_PCH ; Write_Data_r.Write_Data_PCL ; Write_Data_r.Write_Data_P ; Write_Data_r.Write_Data_S ; Write_Data_r.Write_Data_Y ; Write_Data_r.Write_Data_X ; Write_Data_r.Write_Data_ABC ; Write_Data_r.Write_Data_DL ;
+----------------------------------+----------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+-----------------------------+-----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-----------------------------+----------------------------+
; Write_Data_r.Write_Data_DL       ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                          ;
; Write_Data_r.Write_Data_ABC      ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 1                           ; 1                          ;
; Write_Data_r.Write_Data_X        ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 1                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_Y        ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 1                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_S        ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 1                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_P        ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 1                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_PCL      ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 1                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_PCH      ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 1                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_AX       ; 0                                ; 0                          ; 0                          ; 0                           ; 1                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_AXB      ; 0                                ; 0                          ; 0                          ; 1                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_XB       ; 0                                ; 0                          ; 1                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_YB       ; 0                                ; 1                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_DONTCARE ; 1                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
+----------------------------------+----------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+-----------------------------+-----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-----------------------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|ALU_Op_r                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; ALU_Op_r.ALU_OP_XAA ; ALU_Op_r.ALU_OP_SAX ; ALU_Op_r.ALU_OP_ANC ; ALU_Op_r.ALU_OP_ARR ; ALU_Op_r.ALU_OP_INC ; ALU_Op_r.ALU_OP_DEC ; ALU_Op_r.ALU_OP_OR ; ALU_Op_r.ALU_OP_ROR ; ALU_Op_r.ALU_OP_LSR ; ALU_Op_r.ALU_OP_ROL ; ALU_Op_r.ALU_OP_ASL ; ALU_Op_r.ALU_OP_SBC ; ALU_Op_r.ALU_OP_CMP ; ALU_Op_r.ALU_OP_EQ2 ; ALU_Op_r.ALU_OP_EQ1 ; ALU_Op_r.ALU_OP_ADC ; ALU_Op_r.ALU_OP_EOR ; ALU_Op_r.ALU_OP_AND ; ALU_Op_r.ALU_OP_BIT ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; ALU_Op_r.ALU_OP_BIT ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; ALU_Op_r.ALU_OP_AND ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
; ALU_Op_r.ALU_OP_EOR ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ADC ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_EQ1 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_EQ2 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_CMP ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_SBC ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ASL ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ROL ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_LSR ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ROR ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_OR  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_DEC ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_INC ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ARR ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ANC ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_SAX ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_XAA ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 62                                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..89,105,107]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..89,105,107]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..89,105,107]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..89,105,107]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:main_clkgen_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3,4,6,12,14..16,19..21,23..25,27,28,31]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,5..31]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,5..31]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[16..31]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|extra_cycle_latch                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|SO_n_o                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5..31]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Mode_r[0,1]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|rdy_mod                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|IRQ_n_o                                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|IRQCycle                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                           ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                           ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                            ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                            ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                            ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                            ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                            ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                             ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                             ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                             ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                             ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..2,5,7..11,13,17,18,22,26,29]                                                                                                                                                                                                           ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                                             ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|gen_stop_state                                                                                                                                                                                                                                                                                                        ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|stop_en                                                                                                                                                                                                                                                                                                               ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                      ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[3][0][7]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[3][0][6]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[3][0][5]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[3][0][4]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[3][0][3]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[4][0][7]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[4][0][6]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[4][0][5]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[4][0][4]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[4][0][3]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[5][0][7]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[5][0][6]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[5][0][5]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[5][0][4]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[5][0][3]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[6][0][7]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[6][0][6]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[6][0][5]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[6][0][4]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[6][0][3]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[7][0][7]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[7][0][6]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[7][0][5]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[7][0][4]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[7][0][3]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[2][0][3]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[2][0][4]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[2][0][5]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[2][0][6]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[2][0][7]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[1][0][3]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[1][0][4]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[1][0][5]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[1][0][6]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[1][0][7]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[0][0][3]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[0][0][4]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[0][0][5]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[0][0][6]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[0][0][7]                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_int_reg                                                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_int_reg                                                                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|sda_int_edge_reg                                                                                                                                                                                                                                                                                                ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|scl_int_edge_reg                                                                                                                                                                                                                                                                                                ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_doublesync_a                                                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                        ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator|waitrequest_reset_override                                                                                                                                                                                                                                                 ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                             ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                               ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:main_clkgen_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                 ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_in_synced                                                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_in_synced                                                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                                          ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_in_synced                                                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[7]                                                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[7]                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[6]                                                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[6]                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[5]                                                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[5]                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[4]                                                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[4]                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[3]                                                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[3]                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[2]                                                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[2]                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[1]                                                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[1]                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|sda_spike_cnt[0]                                                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_spike_cnt[0]                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                  ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                   ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                            ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                            ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                            ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                            ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                            ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                            ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                             ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                             ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator|av_readdata_pre[2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                                                                                                                                                    ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:main_clkgen_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:main_clkgen_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                                       ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|VGA_R[0]                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|VGA_G[0]                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|VGA_B[0]                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][108]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count[0]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|ack_det                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_chk_ack                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state~4                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state~5                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~4                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~5                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~6                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state~4                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state~5                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state~4                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state~5                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~4                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~5                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~6                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~4                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~5                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~6                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~4                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~5                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~6                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~7                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Write_Data_r.Write_Data_S                                                                                                                                                                                                                                                                                                                        ; Merged with NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Write_Data_r.Write_Data_DONTCARE                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|pre_idle_state                                                                                                                                                                                                                                                                                                        ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.PRE_IDLE                                                                                                                                                                                                                                                                                                ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_DONE                                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_shift_done_gen                                                                                                                                                                                                                                                                                           ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|restart_en                                                                                                                                                                                                                                                                                                            ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT                                                                                                                                                                                                                                                                                        ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|stop_en                                                                                                                                                                                                                                                                                                               ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_STOP                                                                                                                                                                                                                                                                                                ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_DONE                                                                                                                                                                                                                                                                                          ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_done                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|start_en                                                                                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_START                                                                                                                                                                                                                                                                                               ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|pop_tx_fifo_state                                                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.POP_TX_FIFO                                                                                                                                                                                                                                                                                             ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|tx_byte_state                                                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.TX_BYTE                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|rx_byte_state                                                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.RX_BYTE                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_7BIT_ADDR                                                                                                                                                                                                                                                                                           ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|gen_7bit_addr_state                                                                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_DONE                                                                                                                                                                                                                                                                                            ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_done                                                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_CLK_LOW                                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_scl_low_cnt_en                                                                                                                                                                                                                                                                                           ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_DONE                                                                                                                                                                                                                                                                                       ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_shift_done_gen                                                                                                                                                                                                                                                                                           ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_DONE                                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_done                                                                                                                                                                                                                                                                                                    ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_HOLD                                                                                                                                                                                                                                                                                          ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_hold_cnt_en                                                                                                                                                                                                                                                                                               ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_LOW                                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_scl_low_cnt_en                                                                                                                                                                                                                                                                                           ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|tbuf_cnt_en                                                                                                                                                                                                                                                                                                     ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_COUNTING                                                                                                                                                                                                                                                                                          ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_HOLD                                                                                                                                                                                                                                                                                      ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_hold_cnt_en                                                                                                                                                                                                                                                                                             ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_LOAD                                                                                                                                                                                                                                                                                          ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|load_start_hold_cnt                                                                                                                                                                                                                                                                                             ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|load_tbuf_cnt                                                                                                                                                                                                                                                                                                   ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_LOAD_CNT                                                                                                                                                                                                                                                                                          ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_SCL_LOW                                                                                                                                                                                                                                                                                   ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_scl_low_cnt_en                                                                                                                                                                                                                                                                                          ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_SCL_LOW                                                                                                                                                                                                                                                                                         ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_scl_low_cnt_en                                                                                                                                                                                                                                                                                             ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Write_Data_r.Write_Data_DONTCARE                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.IDLE                                                                                                                                                                                                                                                                                                    ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|idle_state                                                                                                                                                                                                                                                                                                            ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_IDLE                                                                                                                                                                                                                                                                                              ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_idle                                                                                                                                                                                                                                                                                                        ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_IDLE                                                                                                                                                                                                                                                                                          ; Merged with toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_sda_out                                                                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_BUSY                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_LOAD_CNT                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_idle                                                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_COUNTING                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|tbuf_cnt_complete                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_HOLD                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 1699                                                                                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                            ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag,                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                                   ; Lost Fanouts                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                          ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                     ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:main_clkgen_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:main_clkgen_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:main_clkgen_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:main_clkgen_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                             ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                    ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                   ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                              ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[1],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                              ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ;                                ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                                                            ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                                 ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0]                                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                        ;
; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Mode_r[1]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|IRQ_n_o,                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|IRQCycle                                                                                                                                                                                                                                                                                                                                         ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_BUSY                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_LOAD_CNT,                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_COUNTING                                                                                                                                                                                                                                                                                          ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                                                                ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                                                ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                                 ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                                 ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                 ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                 ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                                 ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                                 ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                                 ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                                 ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                                 ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                                 ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                                            ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[3]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                           ; Lost Fanouts                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                           ; Lost Fanouts                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Lost Fanouts                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                             ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                           ; Lost Fanouts                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                           ; Lost Fanouts                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                             ;
; toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                          ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                               ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                  ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_key:key|readdata[2]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                   ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][108]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                         ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~6                                                                                                                                                                                                                                                                                           ; Lost Fanouts                   ; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_HOLD                                                                                                                                                                                                                                                                                   ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                                             ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 11180 ;
; Number of registers using Synchronous Clear  ; 220   ;
; Number of registers using Synchronous Load   ; 438   ;
; Number of registers using Asynchronous Clear ; 3079  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8225  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; toplevel_soc:u0|toplevel_soc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                              ; 3       ;
; toplevel_soc:u0|toplevel_soc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                              ; 3       ;
; toplevel_soc:u0|toplevel_soc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                              ; 3       ;
; toplevel_soc:u0|toplevel_soc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                              ; 3       ;
; toplevel_soc:u0|toplevel_soc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                              ; 3       ;
; toplevel_soc:u0|toplevel_soc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                              ; 3       ;
; toplevel_soc:u0|toplevel_soc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                              ; 3       ;
; toplevel_soc:u0|toplevel_soc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                             ; 3       ;
; toplevel_soc:u0|toplevel_soc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                             ; 3       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[0]                                                                                                                                                                                                        ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[1]                                                                                                                                                                                                        ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[2]                                                                                                                                                                                                        ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[3]                                                                                                                                                                                                        ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[4]                                                                                                                                                                                                        ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[5]                                                                                                                                                                                                        ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[6]                                                                                                                                                                                                        ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[7]                                                                                                                                                                                                        ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[8]                                                                                                                                                                                                        ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[9]                                                                                                                                                                                                        ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[10]                                                                                                                                                                                                       ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[11]                                                                                                                                                                                                       ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[12]                                                                                                                                                                                                       ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[13]                                                                                                                                                                                                       ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[14]                                                                                                                                                                                                       ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[15]                                                                                                                                                                                                       ; 2       ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                             ; 1       ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                             ; 2       ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                             ; 2       ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                             ; 2       ;
; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|MCycle[0]                                                                                                                                                                                                                                      ; 79      ;
; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|WRn_i                                                                                                                                                                                                                                          ; 35      ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_doublesync_a                                                                                                                                                                                                  ; 82      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                               ; 10      ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                             ; 4       ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                           ; 11      ;
; toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                 ; 472     ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                             ; 2       ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                             ; 2       ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                             ; 2       ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                             ; 2       ;
; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|BCD_en_r                                                                                                                                                                                                                                       ; 7       ;
; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|RstCycle                                                                                                                                                                                                                                       ; 5       ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                    ; 1       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                           ; 5       ;
; toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                  ; 1       ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                  ; 2       ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                  ; 2       ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                   ; 2       ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                   ; 2       ;
; toplevel_soc:u0|toplevel_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                   ; 2       ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                    ; 11      ;
; toplevel_soc:u0|toplevel_soc_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                              ; 2       ;
; toplevel_soc:u0|toplevel_soc_spi_0:spi_0|stateZero                                                                                                                                                                                                                                            ; 1       ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                 ; 1       ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                 ; 4       ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                    ; 2       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                              ; 2       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                       ; 6       ;
; toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                  ; 1       ;
; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                    ; 3       ;
; toplevel_soc:u0|toplevel_soc_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                      ; 1       ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                 ; 1       ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                    ; 1       ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4] ; 2       ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[0]                                                                                                                                                                                                                ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[0]                                                                                                                                                                                                               ; 3       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|idle_state                                                                                                                                                                                                          ; 4       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[0]                                                                                                                                                                                                               ; 2       ;
; toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                   ; 2       ;
; toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll|pfdena_reg                                                                                                                                                                                                                       ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_in_synced                                                                                                                                                                                                     ; 5       ;
; toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                 ; 1       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|empty_d2                                                                                                                                                                                                              ; 1       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|empty_d1                                                                                                                                                                                                              ; 2       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|empty_d2                                                                                                                                                                                                              ; 3       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|empty_d1                                                                                                                                                                                                              ; 4       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter[3]                                                                                                                                                                                        ; 6       ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_int_reg                                                                                                                                                                                                       ; 14      ;
; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|scl_int_edge_reg                                                                                                                                                                                              ; 2       ;
; toplevel_soc:u0|toplevel_soc_timer_0:timer_0|period_halfword_0_register[0]                                                                                                                                                                                                                    ; 2       ;
; toplevel_soc:u0|toplevel_soc_timer_0:timer_0|period_halfword_0_register[1]                                                                                                                                                                                                                    ; 2       ;
; toplevel_soc:u0|toplevel_soc_timer_0:timer_0|period_halfword_0_register[2]                                                                                                                                                                                                                    ; 2       ;
; Total number of inverted registers = 133*                                                                                                                                                                                                                                                     ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                        ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------+------+
; Register Name                                                           ; Megafunction                                                       ; Type ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------+------+
; NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst|data_out[0..7]                 ; NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst|mem_rtl_0                 ; RAM  ;
; NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|nes_data_out[0..7]            ; NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|mem_rtl_0                ; RAM  ;
; NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|data_out[0..7]    ; NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|memory_rtl_0 ; RAM  ;
; NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|render_data[0..5] ; NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|memory_rtl_1 ; RAM  ;
; NES_ARCHITECUTRE:NES|VRAM:vram_inst|data_out[0..7]                      ; NES_ARCHITECUTRE:NES|VRAM:vram_inst|mem_rtl_0                      ; RAM  ;
; NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst|nes_data_out[0..7]            ; NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst|mem_rtl_0                ; RAM  ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|read_address[1]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|VGA_R[2]                                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|VGA_G[3]                                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|VGA_B[3]                                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|S[12]                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|DMA_addr_low[1]                                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|CONTROLLER:playerone|data_out[0]                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[63][3][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[63][2][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[63][1][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[63][0][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[62][3][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[62][2][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[62][1][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[62][0][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[61][3][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[61][2][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[61][1][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[61][0][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[60][3][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[60][2][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[60][1][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[60][0][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[59][3][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[59][2][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[59][1][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[59][0][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[58][3][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[58][2][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[58][1][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[58][0][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[57][3][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[57][2][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[57][1][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[57][0][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[56][3][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[56][2][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[56][1][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[56][0][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[55][3][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[55][2][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[55][1][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[55][0][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[54][3][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[54][2][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[54][1][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[54][0][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[53][3][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[53][2][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[53][1][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[53][0][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[52][3][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[52][2][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[52][1][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[52][0][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[51][3][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[51][2][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[51][1][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[51][0][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[50][3][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[50][2][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[50][1][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[50][0][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[49][3][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[49][2][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[49][1][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[49][0][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[48][3][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[48][2][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[48][1][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[48][0][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[47][3][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[47][2][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[47][1][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[47][0][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[46][3][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[46][2][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[46][1][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[46][0][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[45][3][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[45][2][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[45][1][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[45][0][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[44][3][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[44][2][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[44][1][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[44][0][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[43][3][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[43][2][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[43][1][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[43][0][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[42][3][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[42][2][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[42][1][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[42][0][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[41][3][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[41][2][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[41][1][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[41][0][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[40][3][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[40][2][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[40][1][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[40][0][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[39][3][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[39][2][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[39][1][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[39][0][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[38][3][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[38][2][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[38][1][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[38][0][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[37][3][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[37][2][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[37][1][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[37][0][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[36][3][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[36][2][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[36][1][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[36][0][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[35][3][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[35][2][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[35][1][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[35][0][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[34][3][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[34][2][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[34][1][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[34][0][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[33][3][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[33][2][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[33][1][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[33][0][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[32][3][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[32][2][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[32][1][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[32][0][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[31][3][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[31][2][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[31][1][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[31][0][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[30][3][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[30][2][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[30][1][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[30][0][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[29][3][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[29][2][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[29][1][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[29][0][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[28][3][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[28][2][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[28][1][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[28][0][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[27][3][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[27][2][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[27][1][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[27][0][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[26][3][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[26][2][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[26][1][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[26][0][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[25][3][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[25][2][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[25][1][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[25][0][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[24][3][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[24][2][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[24][1][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[24][0][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[23][3][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[23][2][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[23][1][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[23][0][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[22][3][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[22][2][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[22][1][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[22][0][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[21][3][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[21][2][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[21][1][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[21][0][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[20][3][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[20][2][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[20][1][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[20][0][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[19][3][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[19][2][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[19][1][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[19][0][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[18][3][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[18][2][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[18][1][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[18][0][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[17][3][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[17][2][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[17][1][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[17][0][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[16][3][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[16][2][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[16][1][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[16][0][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[15][3][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[15][2][6]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[15][1][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[15][0][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[14][3][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[14][2][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[14][1][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[14][0][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[13][3][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[13][2][2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[13][1][7]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[13][0][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[12][3][0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[12][2][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[12][1][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[12][0][1]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[11][3][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[11][2][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[11][1][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[11][0][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[10][3][3]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[10][2][4]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[10][1][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[10][0][5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[9][3][5]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[9][2][0]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[9][1][1]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[9][0][5]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[8][3][6]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[8][2][5]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[8][1][4]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[8][0][7]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[7][3][2]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[7][2][1]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[7][1][2]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[7][0][0]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[6][3][4]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[6][2][4]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[6][1][4]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[6][0][6]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[5][3][3]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[5][2][7]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[5][1][7]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[5][0][5]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[4][3][0]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[4][2][0]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[4][1][4]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[4][0][4]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[3][3][3]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[3][2][3]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[3][1][3]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[3][0][3]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[2][3][2]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[2][2][3]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[2][1][1]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[2][0][1]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[1][3][6]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[1][2][0]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[1][1][5]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[1][0][6]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[0][3][1]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[0][2][1]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[0][1][0]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|OAM[0][0][3]                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|atable_bits[0]                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[7][1][5]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[7][0][6]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[7][0]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[6][1][7]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[6][0][1]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[6][4]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[5][1][3]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[5][0][6]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[5][1]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[4][1][7]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[4][0][3]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[4][7]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[3][1][6]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[3][0][1]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[3][6]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[2][1][6]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[2][0][6]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[2][0]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[1][1][7]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[1][0][1]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[1][0]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][7]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][5]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][2]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|write_address[0]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|ntable_byte[6]                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[0][1][6]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[1][1][5]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[2][1][3]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[3][1][7]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[4][1][1]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[5][1][0]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[6][1][7]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[7][1][5]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[0][2][5]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[1][2][7]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[2][2][5]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[3][2][5]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[4][2][1]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[5][2][0]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[6][2][6]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[7][2][6]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[0][3][3]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[1][3][5]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[2][3][0]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[3][3][0]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[4][3][4]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[5][3][0]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[6][3][0]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[7][3][7]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|cpu_inc_vram_request                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|next_cycle[2]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|vga_controller342:vga_controller|nexth[10]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[0][0][2]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[1][0][2]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[2][0][1]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[3][0][1]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[4][0][1]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[5][0][0]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[6][0][0]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprites[7][0][2]                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_spi_0:spi_0|shift_reg[5]                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|write_address[0]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|read_address[0]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|internal_used[0]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|internal_used[0]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|DL[3]                                                                                                                                                                                                                                                                                                                                        ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[3]                                                                                                                                                                                                                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |toplevel|hex_num_0[2]                                                                                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |toplevel|hex_num_4[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|S[1]                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_alu_result[4]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|CONTROLLER:playerone|keycodes[3]                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|next_scanline[1]                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|vga_controller342:vga_controller|nextv[2]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]                                                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]                                                                                               ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_spi_0:spi_0|data_to_cpu[15]                                                                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_spi_0:spi_0|data_to_cpu[8]                                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_spi_0:spi_0|data_to_cpu[2]                                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_spi_0:spi_0|data_to_cpu[6]                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|PC[2]                                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[1]                                                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[2]                                                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[0]                                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[2]                                                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[3]                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|AD[6]                                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|BAL[3]                                                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|BAL[0]                                                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|toplevel_soc_sdram_input_efifo_module:the_toplevel_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|temp_vram_address.nametable_y                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|PC[10]                                                                                                                                                                                                                                                                                                                                       ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|temp_vram_address.coarse_x[0]                                                                                                                                                                                                                                                                                                                             ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|temp_vram_address.coarse_y[4]                                                                                                                                                                                                                                                                                                                             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|temp_vram_address.coarse_y[0]                                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|BAH[1]                                                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|active_data[3]                                                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|active_vram_address.coarse_x[3]                                                                                                                                                                                                                                                                                                                           ;
; 10:1               ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|active_vram_address.coarse_y[4]                                                                                                                                                                                                                                                                                                                           ;
; 10:1               ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|active_vram_address.fine_y[0]                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[8]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_nx_state                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|T65_ALU:alu|Q[5]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|T65_ALU:alu|Q[3]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|ppu_hcopy_vram_request                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter_nxt[1]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter_nxt[0]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|E_logic_result[5]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CONTROLLER_wren                                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_PPU_rden                                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt_nxt[0]                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|Mux555                                                                                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 17 bits   ; 85 LEs        ; 85 LEs               ; 0 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|Mux606                                                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_nx_state                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |toplevel|toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |toplevel|toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|Add1                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector30                                                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|PPU_DATA_BUS[5]                                                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[1]                                                                                                                                                                                                                                                                                                                              ;
; 64:1               ; 29 bits   ; 1218 LEs      ; 1218 LEs             ; 0 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|Mux589                                                                                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|PPU_ADDR[0]                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|PPU_ADDR[10]                                                                                                                                                                                                                                                                                                                                              ;
; 14:1               ; 4 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|PPU_ADDR[9]                                                                                                                                                                                                                                                                                                                                               ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|PPU_ADDR[5]                                                                                                                                                                                                                                                                                                                                               ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector2                                                                                                                                                                                                                                                                                                                                    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[3]                                                                                                                                                                                                                                                                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[1]                                                                                                                                                                                                                                                                                                                                             ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|ALU_Op_r                                                                                                                                                                                                                                                                                                                                     ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|ALU_Op_r                                                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector3                                                                                                                                                                                                                                                                                                                                    ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[3]                                                                                                                                                                                                                                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                                         ;
; 61:1               ; 2 bits    ; 80 LEs        ; 4 LEs                ; 76 LEs                 ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Write_Data_r                                                                                                                                                                                                                                                                                                                                 ;
; 12:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector38                                                                                                                                                                                                                                                                                                                                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|T65_ALU:alu|Selector2                                                                                                                                                                                                                                                                                                                        ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|T65_ALU:alu|Selector5                                                                                                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_001:router_001|src_channel[3]                                                                                                                                                                                                                                                        ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; No         ; |toplevel|toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |toplevel|toplevel_soc:u0|toplevel_soc_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Write_Data_r                                                                                                                                                                                                                                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Write_Data_r                                                                                                                                                                                                                                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Write_Data_r                                                                                                                                                                                                                                                                                                                                 ;
; 270:1              ; 4 bits    ; 720 LEs       ; 704 LEs              ; 16 LEs                 ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_DATA_BUS[1]                                                                                                                                                                                                                                                                                                                                                        ;
; 270:1              ; 3 bits    ; 540 LEs       ; 528 LEs              ; 12 LEs                 ; No         ; |toplevel|NES_ARCHITECUTRE:NES|CPU_DATA_BUS[7]                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll ;
+----------------+-------+------+-----------------------------------------------------+
; Assignment     ; Value ; From ; To                                                  ;
+----------------+-------+------+-----------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                          ;
+----------------+-------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll|toplevel_soc_main_clkgen_pll_stdsync_sv6:stdsync2|toplevel_soc_main_clkgen_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_sdram:sdram ;
+-----------------------------+-------+------+--------------------+
; Assignment                  ; Value ; From ; To                 ;
+-----------------------------+-------+------+--------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0    ;
+-----------------------------+-------+------+--------------------+


+-------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+-----------------------------------------+
; Assignment     ; Value ; From ; To                                      ;
+----------------+-------+------+-----------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                              ;
+----------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll|toplevel_soc_sdram_pll_stdsync_sv6:stdsync2|toplevel_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux_016 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst|altsyncram:mem_rtl_0|altsyncram_cad1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|altsyncram:mem_rtl_0|altsyncram_ced1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_0|altsyncram_01d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_1|altsyncram_01d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for NES_ARCHITECUTRE:NES|VRAM:vram_inst|altsyncram:mem_rtl_0|altsyncram_s9d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst|altsyncram:mem_rtl_0|altsyncram_sad1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_clkgen:mainclk_inst|altpll:altpll_component ;
+-------------------------------+-------------------------------+-------------------------------+
; Parameter Name                ; Value                         ; Type                          ;
+-------------------------------+-------------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                       ;
; PLL_TYPE                      ; AUTO                          ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=main_clkgen ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                       ;
; LOCK_HIGH                     ; 1                             ; Untyped                       ;
; LOCK_LOW                      ; 1                             ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                       ;
; SKIP_VCO                      ; OFF                           ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                       ;
; BANDWIDTH                     ; 0                             ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                       ;
; DOWN_SPREAD                   ; 0                             ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 43                            ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 100                           ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                       ;
; DPA_DIVIDER                   ; 0                             ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                       ;
; VCO_MIN                       ; 0                             ; Untyped                       ;
; VCO_MAX                       ; 0                             ; Untyped                       ;
; VCO_CENTER                    ; 0                             ; Untyped                       ;
; PFD_MIN                       ; 0                             ; Untyped                       ;
; PFD_MAX                       ; 0                             ; Untyped                       ;
; M_INITIAL                     ; 0                             ; Untyped                       ;
; M                             ; 0                             ; Untyped                       ;
; N                             ; 1                             ; Untyped                       ;
; M2                            ; 1                             ; Untyped                       ;
; N2                            ; 1                             ; Untyped                       ;
; SS                            ; 1                             ; Untyped                       ;
; C0_HIGH                       ; 0                             ; Untyped                       ;
; C1_HIGH                       ; 0                             ; Untyped                       ;
; C2_HIGH                       ; 0                             ; Untyped                       ;
; C3_HIGH                       ; 0                             ; Untyped                       ;
; C4_HIGH                       ; 0                             ; Untyped                       ;
; C5_HIGH                       ; 0                             ; Untyped                       ;
; C6_HIGH                       ; 0                             ; Untyped                       ;
; C7_HIGH                       ; 0                             ; Untyped                       ;
; C8_HIGH                       ; 0                             ; Untyped                       ;
; C9_HIGH                       ; 0                             ; Untyped                       ;
; C0_LOW                        ; 0                             ; Untyped                       ;
; C1_LOW                        ; 0                             ; Untyped                       ;
; C2_LOW                        ; 0                             ; Untyped                       ;
; C3_LOW                        ; 0                             ; Untyped                       ;
; C4_LOW                        ; 0                             ; Untyped                       ;
; C5_LOW                        ; 0                             ; Untyped                       ;
; C6_LOW                        ; 0                             ; Untyped                       ;
; C7_LOW                        ; 0                             ; Untyped                       ;
; C8_LOW                        ; 0                             ; Untyped                       ;
; C9_LOW                        ; 0                             ; Untyped                       ;
; C0_INITIAL                    ; 0                             ; Untyped                       ;
; C1_INITIAL                    ; 0                             ; Untyped                       ;
; C2_INITIAL                    ; 0                             ; Untyped                       ;
; C3_INITIAL                    ; 0                             ; Untyped                       ;
; C4_INITIAL                    ; 0                             ; Untyped                       ;
; C5_INITIAL                    ; 0                             ; Untyped                       ;
; C6_INITIAL                    ; 0                             ; Untyped                       ;
; C7_INITIAL                    ; 0                             ; Untyped                       ;
; C8_INITIAL                    ; 0                             ; Untyped                       ;
; C9_INITIAL                    ; 0                             ; Untyped                       ;
; C0_MODE                       ; BYPASS                        ; Untyped                       ;
; C1_MODE                       ; BYPASS                        ; Untyped                       ;
; C2_MODE                       ; BYPASS                        ; Untyped                       ;
; C3_MODE                       ; BYPASS                        ; Untyped                       ;
; C4_MODE                       ; BYPASS                        ; Untyped                       ;
; C5_MODE                       ; BYPASS                        ; Untyped                       ;
; C6_MODE                       ; BYPASS                        ; Untyped                       ;
; C7_MODE                       ; BYPASS                        ; Untyped                       ;
; C8_MODE                       ; BYPASS                        ; Untyped                       ;
; C9_MODE                       ; BYPASS                        ; Untyped                       ;
; C0_PH                         ; 0                             ; Untyped                       ;
; C1_PH                         ; 0                             ; Untyped                       ;
; C2_PH                         ; 0                             ; Untyped                       ;
; C3_PH                         ; 0                             ; Untyped                       ;
; C4_PH                         ; 0                             ; Untyped                       ;
; C5_PH                         ; 0                             ; Untyped                       ;
; C6_PH                         ; 0                             ; Untyped                       ;
; C7_PH                         ; 0                             ; Untyped                       ;
; C8_PH                         ; 0                             ; Untyped                       ;
; C9_PH                         ; 0                             ; Untyped                       ;
; L0_HIGH                       ; 1                             ; Untyped                       ;
; L1_HIGH                       ; 1                             ; Untyped                       ;
; G0_HIGH                       ; 1                             ; Untyped                       ;
; G1_HIGH                       ; 1                             ; Untyped                       ;
; G2_HIGH                       ; 1                             ; Untyped                       ;
; G3_HIGH                       ; 1                             ; Untyped                       ;
; E0_HIGH                       ; 1                             ; Untyped                       ;
; E1_HIGH                       ; 1                             ; Untyped                       ;
; E2_HIGH                       ; 1                             ; Untyped                       ;
; E3_HIGH                       ; 1                             ; Untyped                       ;
; L0_LOW                        ; 1                             ; Untyped                       ;
; L1_LOW                        ; 1                             ; Untyped                       ;
; G0_LOW                        ; 1                             ; Untyped                       ;
; G1_LOW                        ; 1                             ; Untyped                       ;
; G2_LOW                        ; 1                             ; Untyped                       ;
; G3_LOW                        ; 1                             ; Untyped                       ;
; E0_LOW                        ; 1                             ; Untyped                       ;
; E1_LOW                        ; 1                             ; Untyped                       ;
; E2_LOW                        ; 1                             ; Untyped                       ;
; E3_LOW                        ; 1                             ; Untyped                       ;
; L0_INITIAL                    ; 1                             ; Untyped                       ;
; L1_INITIAL                    ; 1                             ; Untyped                       ;
; G0_INITIAL                    ; 1                             ; Untyped                       ;
; G1_INITIAL                    ; 1                             ; Untyped                       ;
; G2_INITIAL                    ; 1                             ; Untyped                       ;
; G3_INITIAL                    ; 1                             ; Untyped                       ;
; E0_INITIAL                    ; 1                             ; Untyped                       ;
; E1_INITIAL                    ; 1                             ; Untyped                       ;
; E2_INITIAL                    ; 1                             ; Untyped                       ;
; E3_INITIAL                    ; 1                             ; Untyped                       ;
; L0_MODE                       ; BYPASS                        ; Untyped                       ;
; L1_MODE                       ; BYPASS                        ; Untyped                       ;
; G0_MODE                       ; BYPASS                        ; Untyped                       ;
; G1_MODE                       ; BYPASS                        ; Untyped                       ;
; G2_MODE                       ; BYPASS                        ; Untyped                       ;
; G3_MODE                       ; BYPASS                        ; Untyped                       ;
; E0_MODE                       ; BYPASS                        ; Untyped                       ;
; E1_MODE                       ; BYPASS                        ; Untyped                       ;
; E2_MODE                       ; BYPASS                        ; Untyped                       ;
; E3_MODE                       ; BYPASS                        ; Untyped                       ;
; L0_PH                         ; 0                             ; Untyped                       ;
; L1_PH                         ; 0                             ; Untyped                       ;
; G0_PH                         ; 0                             ; Untyped                       ;
; G1_PH                         ; 0                             ; Untyped                       ;
; G2_PH                         ; 0                             ; Untyped                       ;
; G3_PH                         ; 0                             ; Untyped                       ;
; E0_PH                         ; 0                             ; Untyped                       ;
; E1_PH                         ; 0                             ; Untyped                       ;
; E2_PH                         ; 0                             ; Untyped                       ;
; E3_PH                         ; 0                             ; Untyped                       ;
; M_PH                          ; 0                             ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                       ;
; CLK0_COUNTER                  ; G0                            ; Untyped                       ;
; CLK1_COUNTER                  ; G0                            ; Untyped                       ;
; CLK2_COUNTER                  ; G0                            ; Untyped                       ;
; CLK3_COUNTER                  ; G0                            ; Untyped                       ;
; CLK4_COUNTER                  ; G0                            ; Untyped                       ;
; CLK5_COUNTER                  ; G0                            ; Untyped                       ;
; CLK6_COUNTER                  ; E0                            ; Untyped                       ;
; CLK7_COUNTER                  ; E1                            ; Untyped                       ;
; CLK8_COUNTER                  ; E2                            ; Untyped                       ;
; CLK9_COUNTER                  ; E3                            ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                       ;
; M_TIME_DELAY                  ; 0                             ; Untyped                       ;
; N_TIME_DELAY                  ; 0                             ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                       ;
; VCO_POST_SCALE                ; 0                             ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                        ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                       ;
; CBXI_PARAMETER                ; main_clkgen_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                       ;
; DEVICE_FAMILY                 ; MAX 10                        ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                ;
+-------------------------------+-------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nes_clkgen:nesclk_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+------------------------------+
; Parameter Name                ; Value                        ; Type                         ;
+-------------------------------+------------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                      ;
; PLL_TYPE                      ; AUTO                         ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=nes_clkgen ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 46511                        ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                      ;
; LOCK_HIGH                     ; 1                            ; Untyped                      ;
; LOCK_LOW                      ; 1                            ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                      ;
; SKIP_VCO                      ; OFF                          ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                      ;
; BANDWIDTH                     ; 0                            ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                      ;
; DOWN_SPREAD                   ; 0                            ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                            ; Signed Integer               ;
; CLK1_MULTIPLY_BY              ; 1                            ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 2                            ; Signed Integer               ;
; CLK1_DIVIDE_BY                ; 4                            ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 12                           ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer               ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                      ;
; DPA_DIVIDER                   ; 0                            ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                      ;
; VCO_MIN                       ; 0                            ; Untyped                      ;
; VCO_MAX                       ; 0                            ; Untyped                      ;
; VCO_CENTER                    ; 0                            ; Untyped                      ;
; PFD_MIN                       ; 0                            ; Untyped                      ;
; PFD_MAX                       ; 0                            ; Untyped                      ;
; M_INITIAL                     ; 0                            ; Untyped                      ;
; M                             ; 0                            ; Untyped                      ;
; N                             ; 1                            ; Untyped                      ;
; M2                            ; 1                            ; Untyped                      ;
; N2                            ; 1                            ; Untyped                      ;
; SS                            ; 1                            ; Untyped                      ;
; C0_HIGH                       ; 0                            ; Untyped                      ;
; C1_HIGH                       ; 0                            ; Untyped                      ;
; C2_HIGH                       ; 0                            ; Untyped                      ;
; C3_HIGH                       ; 0                            ; Untyped                      ;
; C4_HIGH                       ; 0                            ; Untyped                      ;
; C5_HIGH                       ; 0                            ; Untyped                      ;
; C6_HIGH                       ; 0                            ; Untyped                      ;
; C7_HIGH                       ; 0                            ; Untyped                      ;
; C8_HIGH                       ; 0                            ; Untyped                      ;
; C9_HIGH                       ; 0                            ; Untyped                      ;
; C0_LOW                        ; 0                            ; Untyped                      ;
; C1_LOW                        ; 0                            ; Untyped                      ;
; C2_LOW                        ; 0                            ; Untyped                      ;
; C3_LOW                        ; 0                            ; Untyped                      ;
; C4_LOW                        ; 0                            ; Untyped                      ;
; C5_LOW                        ; 0                            ; Untyped                      ;
; C6_LOW                        ; 0                            ; Untyped                      ;
; C7_LOW                        ; 0                            ; Untyped                      ;
; C8_LOW                        ; 0                            ; Untyped                      ;
; C9_LOW                        ; 0                            ; Untyped                      ;
; C0_INITIAL                    ; 0                            ; Untyped                      ;
; C1_INITIAL                    ; 0                            ; Untyped                      ;
; C2_INITIAL                    ; 0                            ; Untyped                      ;
; C3_INITIAL                    ; 0                            ; Untyped                      ;
; C4_INITIAL                    ; 0                            ; Untyped                      ;
; C5_INITIAL                    ; 0                            ; Untyped                      ;
; C6_INITIAL                    ; 0                            ; Untyped                      ;
; C7_INITIAL                    ; 0                            ; Untyped                      ;
; C8_INITIAL                    ; 0                            ; Untyped                      ;
; C9_INITIAL                    ; 0                            ; Untyped                      ;
; C0_MODE                       ; BYPASS                       ; Untyped                      ;
; C1_MODE                       ; BYPASS                       ; Untyped                      ;
; C2_MODE                       ; BYPASS                       ; Untyped                      ;
; C3_MODE                       ; BYPASS                       ; Untyped                      ;
; C4_MODE                       ; BYPASS                       ; Untyped                      ;
; C5_MODE                       ; BYPASS                       ; Untyped                      ;
; C6_MODE                       ; BYPASS                       ; Untyped                      ;
; C7_MODE                       ; BYPASS                       ; Untyped                      ;
; C8_MODE                       ; BYPASS                       ; Untyped                      ;
; C9_MODE                       ; BYPASS                       ; Untyped                      ;
; C0_PH                         ; 0                            ; Untyped                      ;
; C1_PH                         ; 0                            ; Untyped                      ;
; C2_PH                         ; 0                            ; Untyped                      ;
; C3_PH                         ; 0                            ; Untyped                      ;
; C4_PH                         ; 0                            ; Untyped                      ;
; C5_PH                         ; 0                            ; Untyped                      ;
; C6_PH                         ; 0                            ; Untyped                      ;
; C7_PH                         ; 0                            ; Untyped                      ;
; C8_PH                         ; 0                            ; Untyped                      ;
; C9_PH                         ; 0                            ; Untyped                      ;
; L0_HIGH                       ; 1                            ; Untyped                      ;
; L1_HIGH                       ; 1                            ; Untyped                      ;
; G0_HIGH                       ; 1                            ; Untyped                      ;
; G1_HIGH                       ; 1                            ; Untyped                      ;
; G2_HIGH                       ; 1                            ; Untyped                      ;
; G3_HIGH                       ; 1                            ; Untyped                      ;
; E0_HIGH                       ; 1                            ; Untyped                      ;
; E1_HIGH                       ; 1                            ; Untyped                      ;
; E2_HIGH                       ; 1                            ; Untyped                      ;
; E3_HIGH                       ; 1                            ; Untyped                      ;
; L0_LOW                        ; 1                            ; Untyped                      ;
; L1_LOW                        ; 1                            ; Untyped                      ;
; G0_LOW                        ; 1                            ; Untyped                      ;
; G1_LOW                        ; 1                            ; Untyped                      ;
; G2_LOW                        ; 1                            ; Untyped                      ;
; G3_LOW                        ; 1                            ; Untyped                      ;
; E0_LOW                        ; 1                            ; Untyped                      ;
; E1_LOW                        ; 1                            ; Untyped                      ;
; E2_LOW                        ; 1                            ; Untyped                      ;
; E3_LOW                        ; 1                            ; Untyped                      ;
; L0_INITIAL                    ; 1                            ; Untyped                      ;
; L1_INITIAL                    ; 1                            ; Untyped                      ;
; G0_INITIAL                    ; 1                            ; Untyped                      ;
; G1_INITIAL                    ; 1                            ; Untyped                      ;
; G2_INITIAL                    ; 1                            ; Untyped                      ;
; G3_INITIAL                    ; 1                            ; Untyped                      ;
; E0_INITIAL                    ; 1                            ; Untyped                      ;
; E1_INITIAL                    ; 1                            ; Untyped                      ;
; E2_INITIAL                    ; 1                            ; Untyped                      ;
; E3_INITIAL                    ; 1                            ; Untyped                      ;
; L0_MODE                       ; BYPASS                       ; Untyped                      ;
; L1_MODE                       ; BYPASS                       ; Untyped                      ;
; G0_MODE                       ; BYPASS                       ; Untyped                      ;
; G1_MODE                       ; BYPASS                       ; Untyped                      ;
; G2_MODE                       ; BYPASS                       ; Untyped                      ;
; G3_MODE                       ; BYPASS                       ; Untyped                      ;
; E0_MODE                       ; BYPASS                       ; Untyped                      ;
; E1_MODE                       ; BYPASS                       ; Untyped                      ;
; E2_MODE                       ; BYPASS                       ; Untyped                      ;
; E3_MODE                       ; BYPASS                       ; Untyped                      ;
; L0_PH                         ; 0                            ; Untyped                      ;
; L1_PH                         ; 0                            ; Untyped                      ;
; G0_PH                         ; 0                            ; Untyped                      ;
; G1_PH                         ; 0                            ; Untyped                      ;
; G2_PH                         ; 0                            ; Untyped                      ;
; G3_PH                         ; 0                            ; Untyped                      ;
; E0_PH                         ; 0                            ; Untyped                      ;
; E1_PH                         ; 0                            ; Untyped                      ;
; E2_PH                         ; 0                            ; Untyped                      ;
; E3_PH                         ; 0                            ; Untyped                      ;
; M_PH                          ; 0                            ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                      ;
; CLK0_COUNTER                  ; G0                           ; Untyped                      ;
; CLK1_COUNTER                  ; G0                           ; Untyped                      ;
; CLK2_COUNTER                  ; G0                           ; Untyped                      ;
; CLK3_COUNTER                  ; G0                           ; Untyped                      ;
; CLK4_COUNTER                  ; G0                           ; Untyped                      ;
; CLK5_COUNTER                  ; G0                           ; Untyped                      ;
; CLK6_COUNTER                  ; E0                           ; Untyped                      ;
; CLK7_COUNTER                  ; E1                           ; Untyped                      ;
; CLK8_COUNTER                  ; E2                           ; Untyped                      ;
; CLK9_COUNTER                  ; E3                           ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                      ;
; M_TIME_DELAY                  ; 0                            ; Untyped                      ;
; N_TIME_DELAY                  ; 0                            ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                      ;
; VCO_POST_SCALE                ; 0                            ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                       ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                      ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                      ;
; CBXI_PARAMETER                ; nes_clkgen_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                      ;
; DEVICE_FAMILY                 ; MAX 10                       ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE               ;
+-------------------------------+------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NES_ARCHITECUTRE:NES|PPU:ppu_inst ;
+----------------+------------+--------------------------------------------------+
; Parameter Name ; Value      ; Type                                             ;
+----------------+------------+--------------------------------------------------+
; cycle_count    ; 0101010100 ; Unsigned Binary                                  ;
; scanline_count ; 0100000101 ; Unsigned Binary                                  ;
+----------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NES_ARCHITECUTRE:NES|PPU:ppu_inst|vga_controller342:vga_controller ;
+----------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------+
; h_sb           ; 00100011000 ; Unsigned Binary                                                                  ;
; h_se           ; 00101000001 ; Unsigned Binary                                                                  ;
; v_sb           ; 00111101010 ; Unsigned Binary                                                                  ;
; v_se           ; 00111101011 ; Unsigned Binary                                                                  ;
; h_tot          ; 00101010100 ; Unsigned Binary                                                                  ;
; v_tot          ; 01000001011 ; Unsigned Binary                                                                  ;
; h_active       ; 00011111111 ; Unsigned Binary                                                                  ;
; v_active       ; 00111100000 ; Unsigned Binary                                                                  ;
+----------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0 ;
+-----------------+-------+------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                       ;
+-----------------+-------+------------------------------------------------------------+
; USE_AV_ST       ; 0     ; Signed Integer                                             ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                             ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                             ;
+-----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr ;
+-----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------+
; USE_AV_ST       ; 0     ; Signed Integer                                                                         ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                                                         ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                                                                     ;
; RX_CLK_LOAD    ; 001   ; Unsigned Binary                                                                                     ;
; RX_CLK_LOW     ; 010   ; Unsigned Binary                                                                                     ;
; RX_CLK_HIGH    ; 011   ; Unsigned Binary                                                                                     ;
; RX_HOLD        ; 100   ; Unsigned Binary                                                                                     ;
; RX_DONE        ; 101   ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; TX_IDLE        ; 000   ; Unsigned Binary                                                                                     ;
; TX_CLK_LOAD    ; 001   ; Unsigned Binary                                                                                     ;
; TX_CLK_LOW     ; 010   ; Unsigned Binary                                                                                     ;
; TX_CLK_HIGH    ; 011   ; Unsigned Binary                                                                                     ;
; TX_CLK_HOLD    ; 100   ; Unsigned Binary                                                                                     ;
; TX_DONE        ; 101   ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; BUS_IDLE       ; 00    ; Unsigned Binary                                                                                     ;
; BUS_BUSY       ; 01    ; Unsigned Binary                                                                                     ;
; BUS_LOAD_CNT   ; 10    ; Unsigned Binary                                                                                     ;
; BUS_COUNTING   ; 11    ; Unsigned Binary                                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
; START_IDLE      ; 00    ; Unsigned Binary                                                                                    ;
; START_LOAD      ; 01    ; Unsigned Binary                                                                                    ;
; START_HOLD      ; 10    ; Unsigned Binary                                                                                    ;
; START_DONE      ; 11    ; Unsigned Binary                                                                                    ;
; RESTART_IDLE    ; 000   ; Unsigned Binary                                                                                    ;
; RESTART_LOAD    ; 001   ; Unsigned Binary                                                                                    ;
; RESTART_SCL_LOW ; 010   ; Unsigned Binary                                                                                    ;
; RESTART_SETUP   ; 011   ; Unsigned Binary                                                                                    ;
; RESTART_HOLD    ; 100   ; Unsigned Binary                                                                                    ;
; RESTART_DONE    ; 101   ; Unsigned Binary                                                                                    ;
; STOP_IDLE       ; 000   ; Unsigned Binary                                                                                    ;
; STOP_LOAD       ; 001   ; Unsigned Binary                                                                                    ;
; STOP_SCL_LOW    ; 010   ; Unsigned Binary                                                                                    ;
; STOP_SETUP      ; 011   ; Unsigned Binary                                                                                    ;
; STOP_DONE       ; 100   ; Unsigned Binary                                                                                    ;
+-----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
; DSIZE           ; 10    ; Signed Integer                                                                             ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                                                             ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                                                             ;
; LATENCY         ; 2     ; Signed Integer                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_33b1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
; DSIZE           ; 8     ; Signed Integer                                                                             ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                                                             ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                                                             ;
; LATENCY         ; 2     ; Signed Integer                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_h0b1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 5     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 10    ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 5     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 5     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 2     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:main_clkgen_pll_pll_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                             ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                             ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                             ;
; ID                        ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:main_clkgen_pll_pll_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:main_clkgen_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router:router|toplevel_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 7     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 10    ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_001:router_001|toplevel_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 10    ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_002|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_003:router_003|toplevel_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_004|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_005|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_006|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_007|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_008|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_009:router_009|toplevel_soc_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_010|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_011|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_012|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_013|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_014|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_015|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_016|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_017|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_018|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 17    ; Signed Integer                                                                                                               ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                               ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                               ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                    ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                    ;
; ST_DATA_W      ; 90    ; Signed Integer                                                                                                                                                                                                                                    ;
; ST_CHANNEL_W   ; 17    ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 17     ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 34    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 16     ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                               ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 85    ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 86    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 87    ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 89    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                               ;
; IN_ST_DATA_W                  ; 90    ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                               ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W                  ; 17    ; Signed Integer                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                               ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                               ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                               ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                               ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                               ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                               ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                               ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                               ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                               ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                               ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                               ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                               ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                               ;
; OUT_PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                               ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                               ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                               ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                               ;
; OUT_ST_DATA_W                 ; 90    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W                  ; 17    ; Signed Integer                                                                                                               ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                               ;
; PACKING                       ; 1     ; Signed Integer                                                                                                               ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                               ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                               ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 17    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 127   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 17    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 127   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 17    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 127   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 17    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 127   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 166                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 166                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 522                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 166                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                            ;
; WIDTHAD_A                          ; 11                   ; Untyped                                            ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                            ;
; WIDTHAD_B                          ; 11                   ; Untyped                                            ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_cad1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 16                   ; Untyped                                             ;
; NUMWORDS_A                         ; 65536                ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 16                   ; Untyped                                             ;
; NUMWORDS_B                         ; 65536                ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_ced1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_01d1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_01d1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NES_ARCHITECUTRE:NES|VRAM:vram_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                       ;
; WIDTHAD_B                          ; 10                   ; Untyped                                       ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_s9d1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 13                   ; Untyped                                             ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 13                   ; Untyped                                             ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_sad1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 2                                                ;
; Entity Instance               ; main_clkgen:mainclk_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
; Entity Instance               ; nes_clkgen:nesclk_inst|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 46511                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 65536                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_1                                                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; NES_ARCHITECUTRE:NES|VRAM:vram_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                         ;
; Entity Instance            ; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
; Entity Instance            ; toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                   ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                   ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[33..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_009:router_009|toplevel_soc_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_003:router_003|toplevel_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_002|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_001:router_001|toplevel_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router:router|toplevel_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:main_clkgen_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:main_clkgen_pll_pll_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:game_rom_programmer_0_avl_mm_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:game_rom_programmer_0_avl_mm_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:main_clkgen_pll_pll_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_spi_0:spi_0"                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll|toplevel_soc_sdram_pll_altpll_vg92:sd1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                               ;
+----------+-------+----------+---------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                          ;
+----------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+-------------------------------------+
; Port               ; Type   ; Severity ; Details                             ;
+--------------------+--------+----------+-------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected              ;
; scandataout        ; Output ; Info     ; Explicitly unconnected              ;
; c2                 ; Output ; Info     ; Explicitly unconnected              ;
; c3                 ; Output ; Info     ; Explicitly unconnected              ;
; c4                 ; Output ; Info     ; Explicitly unconnected              ;
; areset             ; Input  ; Info     ; Stuck at GND                        ;
; locked             ; Output ; Info     ; Explicitly unconnected              ;
; phasedone          ; Output ; Info     ; Explicitly unconnected              ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                        ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                        ;
; phasestep          ; Input  ; Info     ; Stuck at GND                        ;
; scanclk            ; Input  ; Info     ; Stuck at GND                        ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                        ;
; scandata           ; Input  ; Info     ; Stuck at GND                        ;
; configupdate       ; Input  ; Info     ; Stuck at GND                        ;
+--------------------+--------+----------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_sdram:sdram|toplevel_soc_sdram_input_efifo_module:the_toplevel_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:toplevel_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                         ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_test_bench:the_toplevel_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                        ;
+---------------+--------+----------+------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                         ;
+---------------+--------+----------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll" ;
+--------------------+--------+----------+-------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                         ;
+--------------------+--------+----------+-------------------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected                          ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                          ;
; c1                 ; Output ; Info     ; Explicitly unconnected                          ;
; c2                 ; Output ; Info     ; Explicitly unconnected                          ;
; c3                 ; Output ; Info     ; Explicitly unconnected                          ;
; c4                 ; Output ; Info     ; Explicitly unconnected                          ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                          ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                    ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                    ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                    ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                    ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                    ;
; scandata           ; Input  ; Info     ; Stuck at GND                                    ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                    ;
+--------------------+--------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic"                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0"                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo" ;
+-------+--------+----------+-------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                  ;
+-------+--------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det" ;
+---------------+--------+----------+-------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------+
; scl_edge_hl   ; Output ; Info     ; Explicitly unconnected                                                  ;
; sda_edge_hl   ; Output ; Info     ; Explicitly unconnected                                                  ;
; sda_edge_lh   ; Output ; Info     ; Explicitly unconnected                                                  ;
; start_det     ; Output ; Info     ; Explicitly unconnected                                                  ;
; start_det_dly ; Output ; Info     ; Explicitly unconnected                                                  ;
; stop_det      ; Output ; Info     ; Explicitly unconnected                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm" ;
+----------------+--------+----------+------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                          ;
+----------------+--------+----------+------------------------------------------------------------------+
; gen_stop_state ; Output ; Info     ; Explicitly unconnected                                           ;
+----------------+--------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0|altera_avalon_i2c:i2c_0" ;
+-----------+--------+----------+-------------------------------------+
; Port      ; Type   ; Severity ; Details                             ;
+-----------+--------+----------+-------------------------------------+
; src_data  ; Output ; Info     ; Explicitly unconnected              ;
; src_valid ; Output ; Info     ; Explicitly unconnected              ;
; src_ready ; Input  ; Info     ; Stuck at GND                        ;
; snk_data  ; Input  ; Info     ; Stuck at GND                        ;
; snk_valid ; Input  ; Info     ; Stuck at GND                        ;
; snk_ready ; Output ; Info     ; Explicitly unconnected              ;
+-----------+--------+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_soc:u0"                                                                                                                               ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                                                                  ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; reset_reset_n                     ; Input   ; Info             ; Stuck at VCC                                                                                             ;
; altpll_0_locked_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; altpll_0_areset_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; i2c_0_i2c_serial_sda_oe           ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; i2c_0_i2c_serial_scl_oe           ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; usb_gpx_export                    ; Input   ; Info             ; Stuck at GND                                                                                             ;
; leds_export[13..10]               ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; hex_digits_export                 ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; master_clk_clk                    ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst"                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (5 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "NES_ARCHITECUTRE:NES|VRAM:vram_inst" ;
+-----------+-------+----------+----------------------------------+
; Port      ; Type  ; Severity ; Details                          ;
+-----------+-------+----------+----------------------------------+
; mirroring ; Input ; Info     ; Stuck at GND                     ;
+-----------+-------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NES_ARCHITECUTRE:NES|PPU:ppu_inst|vga_controller342:vga_controller"                                       ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; DrawY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; sync  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst"                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                              ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; nes_addr  ; Input  ; Warning  ; Input port expression (14 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "nes_addr[15..14]" will be connected to GND. ;
; debug_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst"                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; debug_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|T65_ALU:alu"                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; p_out[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU"                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; mode      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bcd_en    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rdy       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; abort_n   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; irq_n     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; so_n      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; a[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; sync      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ef        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mf        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xf        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ml_n      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vp_n      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vda       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; vpa       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; debug     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; nmi_ack   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NES_ARCHITECUTRE:NES"                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; CPU_RW_n_debug ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nes_clkgen:nesclk_inst"                                                                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_clkgen:mainclk_inst"                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sync:pushbuttons[0]"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 166                 ; 166              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 345                         ;
; cycloneiii_ff         ; 8743                        ;
;     CLR               ; 920                         ;
;     CLR SCLR          ; 15                          ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 89                          ;
;     ENA               ; 6092                        ;
;     ENA CLR           ; 1018                        ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 129                         ;
;     ENA SCLR          ; 50                          ;
;     ENA SLD           ; 91                          ;
;     SCLR              ; 38                          ;
;     SLD               ; 11                          ;
;     plain             ; 222                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 12176                       ;
;     arith             ; 579                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 459                         ;
;         3 data inputs ; 118                         ;
;     normal            ; 11597                       ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 134                         ;
;         2 data inputs ; 633                         ;
;         3 data inputs ; 2010                        ;
;         4 data inputs ; 8810                        ;
; cycloneiii_pll        ; 4                           ;
; cycloneiii_ram_block  ; 232                         ;
;                       ;                             ;
; Max LUT depth         ; 15.10                       ;
; Average LUT depth     ; 7.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:37     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                ; Details                                                                                                                                                        ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NES_ARCHITECUTRE:NES|ADDR_debug[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector31~1                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector31~1                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector21~0                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector21~0                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector20~0                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector20~0                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[7]~0_wirecell                                                  ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[7]~0_wirecell                                                  ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[7]~1_wirecell                                                  ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[7]~1_wirecell                                                  ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector17~0                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector17~0                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector16~0                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector16~0                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector30~3                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector30~3                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector29~1                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector29~1                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector28~1                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector28~1                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector27~1                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector27~1                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector26~1                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector26~1                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector25~2                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector25~2                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector24~2                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector24~2                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector23~1                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector23~1                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector22~0                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|ADDR_debug[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|Selector22~0                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[0]~0                                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[0]~0                                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[10]~1                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[10]~1                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[11]~2                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[11]~2                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[12]~3                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[12]~3                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[13]~4                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[13]~4                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[14]~5                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[14]~5                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[15]~6                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[15]~6                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[1]~7                                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[1]~7                                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[2]~8                                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[2]~8                                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[3]~9                                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[3]~9                                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[4]~10                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[4]~10                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[5]~11                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[5]~11                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[6]~12                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[6]~12                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[7]~13                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[7]~13                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[8]~14                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[8]~14                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[9]~15                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ADDR_BUS[9]~15                                                          ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_CLK                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nes_clkgen:nesclk_inst|altpll:altpll_component|nes_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_CLK                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nes_clkgen:nesclk_inst|altpll:altpll_component|nes_clkgen_altpll:auto_generated|wire_pll1_clk[0] ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[0]~10                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[0]~10                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[1]~11                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[1]~11                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[2]~8                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[2]~8                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[3]~9                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[3]~9                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[4]~12                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[4]~12                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[5]~13                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[5]~13                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[6]~15                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[6]~15                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[7]~14                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[7]~14                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ENABLE                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ENABLE                                                                  ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_ENABLE                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_ENABLE                                                                  ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_RW_n_debug                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|WRn_i~_wirecell                                   ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|CPU_RW_n_debug                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|WRn_i~_wirecell                                   ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_active                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_active                                                                  ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_active                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_active                                                                  ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[0]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[0]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[1]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[1]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[2]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[2]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[3]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[3]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[4]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[4]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[5]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[5]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[6]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[6]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[7]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_high[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_high[7]                                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[0]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[0]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[1]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[1]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[2]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[2]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[3]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[3]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[4]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[4]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[5]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[5]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[6]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[6]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[7]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|DMA_addr_low[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[7]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[0]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[0]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[1]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[1]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[2]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[2]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[3]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[3]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[4]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[4]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[5]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[5]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[6]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[6]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[7]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_address[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|DMA_addr_low[7]                                                             ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[0]~10                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[0]~10                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[1]~11                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[1]~11                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[2]~8                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[2]~8                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[3]~9                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[3]~9                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[4]~12                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[4]~12                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[5]~13                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[5]~13                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[6]~15                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[6]~15                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[7]~14                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|DMA_data[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[7]~14                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[0]~3                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[0]~3                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[1]~5                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[1]~5                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[2]~12                                ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[2]~12                                ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[3]~18                                ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[3]~18                                ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[4]~19                                ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|FRAME_PALETTE_RENDER_ADDR[4]~19                                ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|NMI_n                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|NMI_n~0_wirecell                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|NMI_n                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|NMI_n~0_wirecell                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|PPU_READ                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|PPU_READ                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|PPU_READ                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|PPU_READ                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|PPU_WRITE                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|PPU_WRITE                                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|PPU_WRITE                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|PPU_WRITE                                                      ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[0]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[0]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[1]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[1]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[2]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[2]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[3]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[3]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[4]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[4]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[5]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[5]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[6]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[6]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[7]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[7]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[8]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[8]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[9]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|cycle[9]                                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[0]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[0]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[1]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[1]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[2]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[2]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[3]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[3]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[4]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[4]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[5]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[5]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[6]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[6]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[7]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_address[7]                                                 ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[0]                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[0]                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[1]                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[1]                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[2]                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[2]                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[3]                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[3]                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[4]                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[4]                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[5]                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[5]                                           ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[6]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[6]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[7]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|oam_clear_counter[7]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                              ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[0]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[0]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[1]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[1]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[2]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[2]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[3]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[3]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[4]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[4]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[5]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[5]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[6]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[6]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[7]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[7]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[8]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[8]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[9]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|scanline_intermediate[9]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[0]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[0]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[1]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[1]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[2]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[2]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[3]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_counter[3]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[0]                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[0]                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[1]                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[1]                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[2]                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[2]                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[3]                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[3]                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[4]                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[4]                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[5]                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_fetch_idx[5]                                            ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[0]~26                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[0]~26                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[1]~29                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[1]~29                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[2]~34                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[2]~34                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[3]~39                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[3]~39                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[4]~41                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_idx[4]~41                                               ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[0]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[0]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[1]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[1]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[2]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[2]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[3]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[3]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[4]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[4]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[5]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_oam_idx[5]                                              ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][0]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][0]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][1]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][1]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][2]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][2]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][3]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][3]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][4]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][4]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][5]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][5]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][6]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][6]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][7]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][0][7]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][0]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][0]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][1]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][1]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][2]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][2]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][3]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][3]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][4]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][4]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][5]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][5]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][6]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][6]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][7]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_shifters[0][1][7]                                       ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][0]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][0]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][1]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][1]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][2]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][2]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][3]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][3]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][4]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][4]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][5]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][5]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][6]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][6]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][7]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_x_position[0][7]                                        ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|PPU_CLK                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; nes_clkgen:nesclk_inst|altpll:altpll_component|nes_clkgen_altpll:auto_generated|wire_pll1_clk[1] ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|SYSRAM_rden                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[7]~924_wirecell                                                ; N/A                                                                                                                                                            ;
; NES_ARCHITECUTRE:NES|SYSRAM_rden                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NES_ARCHITECUTRE:NES|CPU_DATA_BUS[7]~924_wirecell                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                              ; N/A                                                                                                                                                            ;
+----------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 01 13:53:17 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-NES -c FPGA-NES
Info (16303): High Power Effort optimization mode selected -- dynamic power will be prioritized at the potential cost of increased compilation time
Info (20032): Parallel compilation is enabled and will use up to 10 processors
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/dev/FPGA-NES/src/VGA_controller.sv Line: 25
Info (12021): Found 2 design units, including 0 entities, in source file t65/t65_pack.vhd
    Info (12022): Found design unit 1: T65_Pack File: C:/dev/FPGA-NES/src/t65/T65_Pack.vhd Line: 55
    Info (12022): Found design unit 2: T65_Pack-body File: C:/dev/FPGA-NES/src/t65/T65_Pack.vhd Line: 154
Info (12021): Found 2 design units, including 1 entities, in source file t65/t65_alu.vhd
    Info (12022): Found design unit 1: T65_ALU-rtl File: C:/dev/FPGA-NES/src/t65/T65_ALU.vhd Line: 70
    Info (12023): Found entity 1: T65_ALU File: C:/dev/FPGA-NES/src/t65/T65_ALU.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file t65/t65_mcode.vhd
    Info (12022): Found design unit 1: T65_MCode-rtl File: C:/dev/FPGA-NES/src/t65/T65_MCode.vhd Line: 95
    Info (12023): Found entity 1: T65_MCode File: C:/dev/FPGA-NES/src/t65/T65_MCode.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file t65/t65.vhd
    Info (12022): Found design unit 1: T65-rtl File: C:/dev/FPGA-NES/src/t65/T65.vhd Line: 166
    Info (12023): Found entity 1: T65 File: C:/dev/FPGA-NES/src/t65/T65.vhd Line: 134
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/toplevel_soc.v
    Info (12023): Found entity 1: toplevel_soc File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv
    Info (12023): Found entity 1: toplevel_soc_irq_mapper File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007.v
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_007 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_rsp_mux_001 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_rsp_mux File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_rsp_demux_001 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_rsp_demux File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_cmd_mux_001 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_cmd_mux File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_cmd_demux_001 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_cmd_demux File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_router_009_default_decode File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: toplevel_soc_mm_interconnect_0_router_009 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_router_003_default_decode File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: toplevel_soc_mm_interconnect_0_router_003 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_router_002_default_decode File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: toplevel_soc_mm_interconnect_0_router_002 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_router_001_default_decode File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: toplevel_soc_mm_interconnect_0_router_001 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: toplevel_soc_mm_interconnect_0_router_default_decode File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: toplevel_soc_mm_interconnect_0_router File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v
    Info (12023): Found entity 1: toplevel_soc_usb_rst File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v
    Info (12023): Found entity 1: toplevel_soc_usb_gpx File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v
    Info (12023): Found entity 1: toplevel_soc_timer_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: toplevel_soc_sysid_qsys_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v
    Info (12023): Found entity 1: toplevel_soc_spi_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v
    Info (12023): Found entity 1: toplevel_soc_sdram_pll_dffpipe_l2c File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: toplevel_soc_sdram_pll_stdsync_sv6 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: toplevel_soc_sdram_pll_altpll_vg92 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: toplevel_soc_sdram_pll File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v
    Info (12023): Found entity 1: toplevel_soc_sdram_input_efifo_module File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v Line: 21
    Info (12023): Found entity 2: toplevel_soc_sdram File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: toplevel_soc_nios2_gen2_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: toplevel_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: toplevel_soc_nios2_gen2_0_cpu_nios2_oci File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: toplevel_soc_nios2_gen2_0_cpu File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: toplevel_soc_nios2_gen2_0_cpu_test_bench File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 4 design units, including 4 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v
    Info (12023): Found entity 1: toplevel_soc_main_clkgen_pll_dffpipe_l2c File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v Line: 37
    Info (12023): Found entity 2: toplevel_soc_main_clkgen_pll_stdsync_sv6 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v Line: 98
    Info (12023): Found entity 3: toplevel_soc_main_clkgen_pll_altpll_nu22 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v Line: 130
    Info (12023): Found entity 4: toplevel_soc_main_clkgen_pll File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v Line: 213
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v
    Info (12023): Found entity 1: toplevel_soc_leds_pio File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v
    Info (12023): Found entity 1: toplevel_soc_keycode File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_key.v
    Info (12023): Found entity 1: toplevel_soc_key File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v
    Info (12023): Found entity 1: toplevel_soc_jtag_uart_0_sim_scfifo_w File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: toplevel_soc_jtag_uart_0_scfifo_w File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: toplevel_soc_jtag_uart_0_sim_scfifo_r File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: toplevel_soc_jtag_uart_0_scfifo_r File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: toplevel_soc_jtag_uart_0 File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c.v
    Info (12023): Found entity 1: altera_avalon_i2c File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v
    Info (12023): Found entity 1: altera_avalon_i2c_csr File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v
    Info (12023): Found entity 1: altera_avalon_i2c_clk_cnt File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_det File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_gen File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v
    Info (12023): Found entity 1: altera_avalon_i2c_fifo File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v
    Info (12023): Found entity 1: altera_avalon_i2c_mstfsm File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_rxshifter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_txshifter File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v
    Info (12023): Found entity 1: altera_avalon_i2c_spksupp File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v
    Info (12023): Found entity 1: altera_avalon_i2c_txout File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v
    Info (12023): Found entity 1: toplevel_soc_hex_digits_pio File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file toplevel_soc/synthesis/submodules/rom_prgmr.sv
    Info (12023): Found entity 1: ROM_PRGMR File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/ROM_PRGMR.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/dev/FPGA-NES/src/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.sv
    Info (12023): Found entity 1: toplevel File: C:/dev/FPGA-NES/src/toplevel.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file cpu_2a03.sv
    Info (12023): Found entity 1: CPU_2A03 File: C:/dev/FPGA-NES/src/CPU_2A03.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file nes_architecture.sv
    Info (12023): Found entity 1: NES_ARCHITECUTRE File: C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv Line: 25
Info (12021): Found 0 design units, including 0 entities, in source file arch-testbench.sv
Info (12021): Found 0 design units, including 0 entities, in source file testbench.sv
Info (12021): Found 1 design units, including 1 entities, in source file cartridge.sv
    Info (12023): Found entity 1: CARTRIDGE File: C:/dev/FPGA-NES/src/CARTRIDGE.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file sys_ram.sv
    Info (12023): Found entity 1: SYS_RAM File: C:/dev/FPGA-NES/src/SYS_RAM.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rom_prgmr.sv
    Info (12023): Found entity 1: ROM_PRGMR File: C:/dev/FPGA-NES/src/ROM_PRGMR.sv Line: 12
Info (12021): Found 3 design units, including 3 entities, in source file synchronizers.sv
    Info (12023): Found entity 1: sync File: C:/dev/FPGA-NES/src/synchronizers.sv Line: 4
    Info (12023): Found entity 2: sync_r0 File: C:/dev/FPGA-NES/src/synchronizers.sv Line: 17
    Info (12023): Found entity 3: sync_r1 File: C:/dev/FPGA-NES/src/synchronizers.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file prg_rom.sv
    Info (12023): Found entity 1: PRG_ROM File: C:/dev/FPGA-NES/src/PRG_ROM.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file ppu.sv
    Info (12023): Found entity 1: PPU File: C:/dev/FPGA-NES/src/PPU.sv Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file chr_rom.sv
    Info (12023): Found entity 1: CHR_ROM File: C:/dev/FPGA-NES/src/CHR_ROM.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file vram.sv
    Info (12023): Found entity 1: VRAM File: C:/dev/FPGA-NES/src/VRAM.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file main_clkgen.v
    Info (12023): Found entity 1: main_clkgen File: C:/dev/FPGA-NES/src/main_clkgen.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file nes_clkgen.v
    Info (12023): Found entity 1: nes_clkgen File: C:/dev/FPGA-NES/src/nes_clkgen.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: CONTROLLER File: C:/dev/FPGA-NES/src/CONTROLLER.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller1280.sv
    Info (12023): Found entity 1: vga_controller1280 File: C:/dev/FPGA-NES/src/VGA_controller1280.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file idiot_pll.v
    Info (12023): Found entity 1: idiot_pll File: C:/dev/FPGA-NES/src/idiot_pll.v Line: 39
Warning (10229): Verilog HDL Expression warning at VGA_controller1152.sv(36): truncated literal to match 10 bits File: C:/dev/FPGA-NES/src/VGA_controller1152.sv Line: 36
Warning (10229): Verilog HDL Expression warning at VGA_controller1152.sv(82): truncated literal to match 10 bits File: C:/dev/FPGA-NES/src/VGA_controller1152.sv Line: 82
Warning (10229): Verilog HDL Expression warning at VGA_controller1152.sv(105): truncated literal to match 10 bits File: C:/dev/FPGA-NES/src/VGA_controller1152.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller1152.sv
    Info (12023): Found entity 1: vga_controller1152 File: C:/dev/FPGA-NES/src/VGA_controller1152.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller1024.sv
    Info (12023): Found entity 1: vga_controller1024 File: C:/dev/FPGA-NES/src/VGA_controller1024.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller342.sv
    Info (12023): Found entity 1: vga_controller342 File: C:/dev/FPGA-NES/src/VGA_controller342.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller640.sv
    Info (12023): Found entity 1: vga_controller640 File: C:/dev/FPGA-NES/src/VGA_controller640.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/dev/FPGA-NES/src/vga_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file color_palette.sv
    Info (12023): Found entity 1: COLOR_PALETTE File: C:/dev/FPGA-NES/src/COLOR_PALETTE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ppu-testbench.sv
    Info (12023): Found entity 1: ppu_testbench File: C:/dev/FPGA-NES/src/ppu-testbench.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/dev/FPGA-NES/src/clock_divider.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file frame_palette.sv
    Info (12023): Found entity 1: FRAME_PALETTE File: C:/dev/FPGA-NES/src/FRAME_PALETTE.sv Line: 12
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(415): created implicit net for "s_sda_in" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 415
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(416): created implicit net for "s_scl_in" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 416
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(417): created implicit net for "s_sda_oe" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 417
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(418): created implicit net for "s_scl_oe" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 418
Warning (10037): Verilog HDL or VHDL warning at toplevel_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at toplevel_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at toplevel_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at toplevel_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at toplevel_soc_spi_0.v(402): conditional expression evaluates to a constant File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v Line: 402
Info (12127): Elaborating entity "toplevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at toplevel.sv(319): object "I2C_SDA" assigned a value but never read File: C:/dev/FPGA-NES/src/toplevel.sv Line: 319
Warning (10036): Verilog HDL or VHDL warning at toplevel.sv(319): object "I2C_SCL" assigned a value but never read File: C:/dev/FPGA-NES/src/toplevel.sv Line: 319
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver5" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 111
Info (12128): Elaborating entity "sync" for hierarchy "sync:pushbuttons[0]" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 136
Info (12128): Elaborating entity "main_clkgen" for hierarchy "main_clkgen:mainclk_inst" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 175
Info (12128): Elaborating entity "altpll" for hierarchy "main_clkgen:mainclk_inst|altpll:altpll_component" File: C:/dev/FPGA-NES/src/main_clkgen.v Line: 103
Info (12130): Elaborated megafunction instantiation "main_clkgen:mainclk_inst|altpll:altpll_component" File: C:/dev/FPGA-NES/src/main_clkgen.v Line: 103
Info (12133): Instantiated megafunction "main_clkgen:mainclk_inst|altpll:altpll_component" with the following parameter: File: C:/dev/FPGA-NES/src/main_clkgen.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "100"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "43"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=main_clkgen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/main_clkgen_altpll.v
    Info (12023): Found entity 1: main_clkgen_altpll File: C:/dev/FPGA-NES/src/db/main_clkgen_altpll.v Line: 30
Info (12128): Elaborating entity "main_clkgen_altpll" for hierarchy "main_clkgen:mainclk_inst|altpll:altpll_component|main_clkgen_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "nes_clkgen" for hierarchy "nes_clkgen:nesclk_inst" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 176
Info (12128): Elaborating entity "altpll" for hierarchy "nes_clkgen:nesclk_inst|altpll:altpll_component" File: C:/dev/FPGA-NES/src/nes_clkgen.v Line: 111
Info (12130): Elaborated megafunction instantiation "nes_clkgen:nesclk_inst|altpll:altpll_component" File: C:/dev/FPGA-NES/src/nes_clkgen.v Line: 111
Info (12133): Instantiated megafunction "nes_clkgen:nesclk_inst|altpll:altpll_component" with the following parameter: File: C:/dev/FPGA-NES/src/nes_clkgen.v Line: 111
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "12"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "4"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "46511"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=nes_clkgen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/nes_clkgen_altpll.v
    Info (12023): Found entity 1: nes_clkgen_altpll File: C:/dev/FPGA-NES/src/db/nes_clkgen_altpll.v Line: 30
Info (12128): Elaborating entity "nes_clkgen_altpll" for hierarchy "nes_clkgen:nesclk_inst|altpll:altpll_component|nes_clkgen_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "NES_ARCHITECUTRE" for hierarchy "NES_ARCHITECUTRE:NES" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 210
Warning (10036): Verilog HDL or VHDL warning at NES_ARCHITECTURE.sv(320): object "sysram_enable" assigned a value but never read File: C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv Line: 320
Warning (10230): Verilog HDL assignment warning at NES_ARCHITECTURE.sv(117): truncated value with size 32 to match size of target (8) File: C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv Line: 117
Info (12128): Elaborating entity "CONTROLLER" for hierarchy "NES_ARCHITECUTRE:NES|CONTROLLER:playerone" File: C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv Line: 330
Info (12128): Elaborating entity "CPU_2A03" for hierarchy "NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst" File: C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv Line: 333
Info (12128): Elaborating entity "T65" for hierarchy "NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU" File: C:/dev/FPGA-NES/src/CPU_2A03.sv Line: 62
Info (12128): Elaborating entity "T65_MCode" for hierarchy "NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|T65_MCode:mcode" File: C:/dev/FPGA-NES/src/t65/T65.vhd Line: 275
Warning (10492): VHDL Process Statement warning at T65_MCode.vhd(560): signal "BCD_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/dev/FPGA-NES/src/t65/T65_MCode.vhd Line: 560
Info (12128): Elaborating entity "T65_ALU" for hierarchy "NES_ARCHITECUTRE:NES|CPU_2A03:cpu_inst|T65:CPU|T65_ALU:alu" File: C:/dev/FPGA-NES/src/t65/T65.vhd Line: 313
Info (12128): Elaborating entity "SYS_RAM" for hierarchy "NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst" File: C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv Line: 335
Info (12128): Elaborating entity "PRG_ROM" for hierarchy "NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst" File: C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv Line: 338
Warning (10034): Output port "debug_out" at PRG_ROM.sv(27) has no driver File: C:/dev/FPGA-NES/src/PRG_ROM.sv Line: 27
Info (12128): Elaborating entity "CHR_ROM" for hierarchy "NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst" File: C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv Line: 341
Warning (10034): Output port "debug_out" at CHR_ROM.sv(27) has no driver File: C:/dev/FPGA-NES/src/CHR_ROM.sv Line: 27
Info (12128): Elaborating entity "PPU" for hierarchy "NES_ARCHITECUTRE:NES|PPU:ppu_inst" File: C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv Line: 347
Warning (10036): Verilog HDL or VHDL warning at PPU.sv(208): object "greyscale_enable" assigned a value but never read File: C:/dev/FPGA-NES/src/PPU.sv Line: 208
Warning (10036): Verilog HDL or VHDL warning at PPU.sv(443): object "ppu_vs" assigned a value but never read File: C:/dev/FPGA-NES/src/PPU.sv Line: 443
Warning (10036): Verilog HDL or VHDL warning at PPU.sv(443): object "ppu_hs" assigned a value but never read File: C:/dev/FPGA-NES/src/PPU.sv Line: 443
Warning (10858): Verilog HDL warning at PPU.sv(486): object ppu_write_request used but never assigned File: C:/dev/FPGA-NES/src/PPU.sv Line: 486
Warning (10036): Verilog HDL or VHDL warning at PPU.sv(515): object "attribute_counter" assigned a value but never read File: C:/dev/FPGA-NES/src/PPU.sv Line: 515
Warning (10036): Verilog HDL or VHDL warning at PPU.sv(564): object "atable_byte" assigned a value but never read File: C:/dev/FPGA-NES/src/PPU.sv Line: 564
Warning (10036): Verilog HDL or VHDL warning at PPU.sv(590): object "sprite_byte_idx" assigned a value but never read File: C:/dev/FPGA-NES/src/PPU.sv Line: 590
Warning (10036): Verilog HDL or VHDL warning at PPU.sv(1317): object "bingle" assigned a value but never read File: C:/dev/FPGA-NES/src/PPU.sv Line: 1317
Warning (10230): Verilog HDL assignment warning at PPU.sv(329): truncated value with size 32 to match size of target (8) File: C:/dev/FPGA-NES/src/PPU.sv Line: 329
Warning (10230): Verilog HDL assignment warning at PPU.sv(438): truncated value with size 32 to match size of target (10) File: C:/dev/FPGA-NES/src/PPU.sv Line: 438
Warning (10230): Verilog HDL assignment warning at PPU.sv(462): truncated value with size 32 to match size of target (10) File: C:/dev/FPGA-NES/src/PPU.sv Line: 462
Warning (10230): Verilog HDL assignment warning at PPU.sv(465): truncated value with size 32 to match size of target (10) File: C:/dev/FPGA-NES/src/PPU.sv Line: 465
Warning (10230): Verilog HDL assignment warning at PPU.sv(517): truncated value with size 32 to match size of target (10) File: C:/dev/FPGA-NES/src/PPU.sv Line: 517
Warning (10230): Verilog HDL assignment warning at PPU.sv(518): truncated value with size 32 to match size of target (3) File: C:/dev/FPGA-NES/src/PPU.sv Line: 518
Warning (10230): Verilog HDL assignment warning at PPU.sv(620): truncated value with size 32 to match size of target (8) File: C:/dev/FPGA-NES/src/PPU.sv Line: 620
Warning (10230): Verilog HDL assignment warning at PPU.sv(622): truncated value with size 10 to match size of target (8) File: C:/dev/FPGA-NES/src/PPU.sv Line: 622
Warning (10230): Verilog HDL assignment warning at PPU.sv(734): truncated value with size 15 to match size of target (14) File: C:/dev/FPGA-NES/src/PPU.sv Line: 734
Warning (10230): Verilog HDL assignment warning at PPU.sv(949): truncated value with size 32 to match size of target (8) File: C:/dev/FPGA-NES/src/PPU.sv Line: 949
Warning (10230): Verilog HDL assignment warning at PPU.sv(974): truncated value with size 32 to match size of target (6) File: C:/dev/FPGA-NES/src/PPU.sv Line: 974
Warning (10230): Verilog HDL assignment warning at PPU.sv(997): truncated value with size 32 to match size of target (4) File: C:/dev/FPGA-NES/src/PPU.sv Line: 997
Warning (10230): Verilog HDL assignment warning at PPU.sv(1001): truncated value with size 32 to match size of target (6) File: C:/dev/FPGA-NES/src/PPU.sv Line: 1001
Warning (10230): Verilog HDL assignment warning at PPU.sv(1057): truncated value with size 32 to match size of target (6) File: C:/dev/FPGA-NES/src/PPU.sv Line: 1057
Warning (10230): Verilog HDL assignment warning at PPU.sv(1146): truncated value with size 32 to match size of target (15) File: C:/dev/FPGA-NES/src/PPU.sv Line: 1146
Warning (10230): Verilog HDL assignment warning at PPU.sv(1148): truncated value with size 32 to match size of target (15) File: C:/dev/FPGA-NES/src/PPU.sv Line: 1148
Warning (10230): Verilog HDL assignment warning at PPU.sv(1172): truncated value with size 32 to match size of target (5) File: C:/dev/FPGA-NES/src/PPU.sv Line: 1172
Warning (10230): Verilog HDL assignment warning at PPU.sv(1183): truncated value with size 32 to match size of target (3) File: C:/dev/FPGA-NES/src/PPU.sv Line: 1183
Warning (10230): Verilog HDL assignment warning at PPU.sv(1194): truncated value with size 32 to match size of target (5) File: C:/dev/FPGA-NES/src/PPU.sv Line: 1194
Warning (10230): Verilog HDL assignment warning at PPU.sv(1318): truncated value with size 10 to match size of target (8) File: C:/dev/FPGA-NES/src/PPU.sv Line: 1318
Warning (10030): Net "ppu_write_request" at PPU.sv(486) has no driver or initial value, using a default initial value '0' File: C:/dev/FPGA-NES/src/PPU.sv Line: 486
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "OAM" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sprites" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sprite_shifters" into its bus
Info (12128): Elaborating entity "vga_controller342" for hierarchy "NES_ARCHITECUTRE:NES|PPU:ppu_inst|vga_controller342:vga_controller" File: C:/dev/FPGA-NES/src/PPU.sv Line: 1309
Warning (10230): Verilog HDL assignment warning at VGA_controller342.sv(89): truncated value with size 12 to match size of target (11) File: C:/dev/FPGA-NES/src/VGA_controller342.sv Line: 89
Warning (10230): Verilog HDL assignment warning at VGA_controller342.sv(90): truncated value with size 12 to match size of target (11) File: C:/dev/FPGA-NES/src/VGA_controller342.sv Line: 90
Warning (10034): Output port "sync" at VGA_controller342.sv(30) has no driver File: C:/dev/FPGA-NES/src/VGA_controller342.sv Line: 30
Info (12128): Elaborating entity "VRAM" for hierarchy "NES_ARCHITECUTRE:NES|VRAM:vram_inst" File: C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv Line: 349
Info (12128): Elaborating entity "FRAME_PALETTE" for hierarchy "NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst" File: C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv Line: 351
Info (12128): Elaborating entity "toplevel_soc" for hierarchy "toplevel_soc:u0" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 462
Info (12128): Elaborating entity "ROM_PRGMR" for hierarchy "toplevel_soc:u0|ROM_PRGMR:game_rom_programmer_0" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 158
Info (12128): Elaborating entity "toplevel_soc_hex_digits_pio" for hierarchy "toplevel_soc:u0|toplevel_soc_hex_digits_pio:hex_digits_pio" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 169
Info (12128): Elaborating entity "altera_avalon_i2c" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 194
Info (12128): Elaborating entity "altera_avalon_i2c_csr" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v Line: 207
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3) File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 255
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3) File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 256
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3) File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 257
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3) File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 267
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3) File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 268
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3) File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v Line: 269
Info (12128): Elaborating entity "altera_avalon_i2c_mstfsm" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v Line: 262
Info (12128): Elaborating entity "altera_avalon_i2c_rxshifter" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v Line: 291
Info (12128): Elaborating entity "altera_avalon_i2c_txshifter" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v Line: 320
Info (12128): Elaborating entity "altera_avalon_i2c_spksupp" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v Line: 331
Info (12128): Elaborating entity "altera_avalon_i2c_condt_det" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v Line: 359
Info (12128): Elaborating entity "altera_avalon_i2c_condt_gen" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v Line: 397
Info (12128): Elaborating entity "altera_avalon_i2c_clk_cnt" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v Line: 443
Info (12128): Elaborating entity "altera_avalon_i2c_txout" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v Line: 466
Info (12128): Elaborating entity "altera_avalon_i2c_fifo" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v Line: 491
Info (10264): Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12130): Elaborated megafunction instantiation "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12133): Instantiated megafunction "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" with the following parameter: File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf
    Info (12023): Found entity 1: altsyncram_33b1 File: C:/dev/FPGA-NES/src/db/altsyncram_33b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_33b1" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_33b1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_avalon_i2c_fifo" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v Line: 513
Info (10264): Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12130): Elaborated megafunction instantiation "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12133): Instantiated megafunction "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" with the following parameter: File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v Line: 99
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf
    Info (12023): Found entity 1: altsyncram_h0b1 File: C:/dev/FPGA-NES/src/db/altsyncram_h0b1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h0b1" for hierarchy "toplevel_soc:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_h0b1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "toplevel_soc_jtag_uart_0" for hierarchy "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 207
Info (12128): Elaborating entity "toplevel_soc_jtag_uart_0_scfifo_w" for hierarchy "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/dev/FPGA-NES/src/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/dev/FPGA-NES/src/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/dev/FPGA-NES/src/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/dev/FPGA-NES/src/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/dev/FPGA-NES/src/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/dev/FPGA-NES/src/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/dev/FPGA-NES/src/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/dev/FPGA-NES/src/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/dev/FPGA-NES/src/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/dev/FPGA-NES/src/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_w:the_toplevel_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/dev/FPGA-NES/src/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "toplevel_soc_jtag_uart_0_scfifo_r" for hierarchy "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|toplevel_soc_jtag_uart_0_scfifo_r:the_toplevel_soc_jtag_uart_0_scfifo_r" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "toplevel_soc:u0|toplevel_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:toplevel_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "toplevel_soc_key" for hierarchy "toplevel_soc:u0|toplevel_soc_key:key" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 215
Info (12128): Elaborating entity "toplevel_soc_keycode" for hierarchy "toplevel_soc:u0|toplevel_soc_keycode:keycode" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 226
Info (12128): Elaborating entity "toplevel_soc_leds_pio" for hierarchy "toplevel_soc:u0|toplevel_soc_leds_pio:leds_pio" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 237
Info (12128): Elaborating entity "toplevel_soc_main_clkgen_pll" for hierarchy "toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 264
Info (12128): Elaborating entity "toplevel_soc_main_clkgen_pll_stdsync_sv6" for hierarchy "toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll|toplevel_soc_main_clkgen_pll_stdsync_sv6:stdsync2" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v Line: 284
Info (12128): Elaborating entity "toplevel_soc_main_clkgen_pll_dffpipe_l2c" for hierarchy "toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll|toplevel_soc_main_clkgen_pll_stdsync_sv6:stdsync2|toplevel_soc_main_clkgen_pll_dffpipe_l2c:dffpipe3" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v Line: 116
Info (12128): Elaborating entity "toplevel_soc_main_clkgen_pll_altpll_nu22" for hierarchy "toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v Line: 290
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 293
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_test_bench:the_toplevel_soc_nios2_gen2_0_cpu_test_bench" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/dev/FPGA-NES/src/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module:toplevel_soc_nios2_gen2_0_cpu_register_bank_b" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:toplevel_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/dev/FPGA-NES/src/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem:the_toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem|toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "toplevel_soc:u0|toplevel_soc_nios2_gen2_0:nios2_gen2_0|toplevel_soc_nios2_gen2_0_cpu:cpu|toplevel_soc_nios2_gen2_0_cpu_nios2_oci:the_toplevel_soc_nios2_gen2_0_cpu_nios2_oci|toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:toplevel_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "toplevel_soc_sdram" for hierarchy "toplevel_soc:u0|toplevel_soc_sdram:sdram" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 316
Info (12128): Elaborating entity "toplevel_soc_sdram_input_efifo_module" for hierarchy "toplevel_soc:u0|toplevel_soc_sdram:sdram|toplevel_soc_sdram_input_efifo_module:the_toplevel_soc_sdram_input_efifo_module" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v Line: 298
Info (12128): Elaborating entity "toplevel_soc_sdram_pll" for hierarchy "toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 343
Info (12128): Elaborating entity "toplevel_soc_sdram_pll_stdsync_sv6" for hierarchy "toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll|toplevel_soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "toplevel_soc_sdram_pll_dffpipe_l2c" for hierarchy "toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll|toplevel_soc_sdram_pll_stdsync_sv6:stdsync2|toplevel_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "toplevel_soc_sdram_pll_altpll_vg92" for hierarchy "toplevel_soc:u0|toplevel_soc_sdram_pll:sdram_pll|toplevel_soc_sdram_pll_altpll_vg92:sd1" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v Line: 294
Info (12128): Elaborating entity "toplevel_soc_spi_0" for hierarchy "toplevel_soc:u0|toplevel_soc_spi_0:spi_0" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 359
Info (12128): Elaborating entity "toplevel_soc_sysid_qsys_0" for hierarchy "toplevel_soc:u0|toplevel_soc_sysid_qsys_0:sysid_qsys_0" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 366
Info (12128): Elaborating entity "toplevel_soc_timer_0" for hierarchy "toplevel_soc:u0|toplevel_soc_timer_0:timer_0" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 377
Info (12128): Elaborating entity "toplevel_soc_usb_gpx" for hierarchy "toplevel_soc:u0|toplevel_soc_usb_gpx:usb_gpx" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 385
Info (12128): Elaborating entity "toplevel_soc_usb_rst" for hierarchy "toplevel_soc:u0|toplevel_soc_usb_rst:usb_rst" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 404
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 505
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 1431
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 1491
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 1555
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:game_rom_programmer_0_avl_mm_slave_translator" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 1619
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 1683
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 1747
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 1811
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 1875
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 2003
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 2067
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 2515
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 2579
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 2660
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 2741
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 2825
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 2866
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 3241
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 3700
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 3741
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 3782
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_router" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router:router" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 4923
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_router_default_decode" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router:router|toplevel_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv Line: 202
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_router_001" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_001:router_001" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 4939
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_001:router_001|toplevel_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv Line: 199
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_router_002" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_002" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 4955
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_002:router_002|toplevel_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_router_003" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_003:router_003" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 4971
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_003:router_003|toplevel_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_router_009" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_009:router_009" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 5067
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_router_009_default_decode" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_router_009:router_009|toplevel_soc_mm_interconnect_0_router_009_default_decode:the_default_decode" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_009.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 5261
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_cmd_demux" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 5374
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 5481
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_cmd_mux" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 5504
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 5521
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_rsp_demux" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 5889
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_rsp_demux_001" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 5906
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_rsp_mux" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 6364
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv Line: 550
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 6471
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv Line: 534
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 6537
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 6603
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 6637
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 6768
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_avalon_st_adapter_007" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v Line: 6971
Info (12128): Elaborating entity "toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" for hierarchy "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|toplevel_soc_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007|toplevel_soc_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_007.v Line: 200
Info (12128): Elaborating entity "toplevel_soc_irq_mapper" for hierarchy "toplevel_soc:u0|toplevel_soc_irq_mapper:irq_mapper" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 515
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "toplevel_soc:u0|altera_reset_controller:rst_controller" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 578
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "toplevel_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "toplevel_soc:u0|altera_reset_controller:rst_controller_001" File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v Line: 641
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jo14.tdf
    Info (12023): Found entity 1: altsyncram_jo14 File: C:/dev/FPGA-NES/src/db/altsyncram_jo14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf
    Info (12023): Found entity 1: mux_f7c File: C:/dev/FPGA-NES/src/db/mux_f7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/dev/FPGA-NES/src/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6th.tdf
    Info (12023): Found entity 1: cntr_6th File: C:/dev/FPGA-NES/src/db/cntr_6th.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf
    Info (12023): Found entity 1: cmpr_krb File: C:/dev/FPGA-NES/src/db/cmpr_krb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uji.tdf
    Info (12023): Found entity 1: cntr_uji File: C:/dev/FPGA-NES/src/db/cntr_uji.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf
    Info (12023): Found entity 1: cntr_2rh File: C:/dev/FPGA-NES/src/db/cntr_2rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: C:/dev/FPGA-NES/src/db/cmpr_hrb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/dev/FPGA-NES/src/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/dev/FPGA-NES/src/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.01.13:53:34 Progress: Loading sldec52bfc8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/dev/FPGA-NES/src/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276027): Inferred dual-clock RAM node "NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|memory_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "NES_ARCHITECUTRE:NES|VRAM:vram_inst|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "NES_ARCHITECUTRE:NES|PPU:ppu_inst|linebuffer" is uninferred due to asynchronous read logic File: C:/dev/FPGA-NES/src/PPU.sv Line: 501
    Info (276004): RAM logic "NES_ARCHITECUTRE:NES|PPU:ppu_inst|sprite_y_position" is uninferred due to inappropriate RAM size File: C:/dev/FPGA-NES/src/PPU.sv Line: 579
    Info (276004): RAM logic "toplevel_soc:u0|toplevel_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|memory_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NES_ARCHITECUTRE:NES|VRAM:vram_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "NES_ARCHITECUTRE:NES|SYS_RAM:sysram_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cad1.tdf
    Info (12023): Found entity 1: altsyncram_cad1 File: C:/dev/FPGA-NES/src/db/altsyncram_cad1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "NES_ARCHITECUTRE:NES|PRG_ROM:prg_rom_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ced1.tdf
    Info (12023): Found entity 1: altsyncram_ced1 File: C:/dev/FPGA-NES/src/db/altsyncram_ced1.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf
    Info (12023): Found entity 1: decode_h7a File: C:/dev/FPGA-NES/src/db/decode_h7a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_12b.tdf
    Info (12023): Found entity 1: mux_12b File: C:/dev/FPGA-NES/src/db/mux_12b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_01d1.tdf
    Info (12023): Found entity 1: altsyncram_01d1 File: C:/dev/FPGA-NES/src/db/altsyncram_01d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_1"
Info (12133): Instantiated megafunction "NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12130): Elaborated megafunction instantiation "NES_ARCHITECUTRE:NES|VRAM:vram_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "NES_ARCHITECUTRE:NES|VRAM:vram_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s9d1.tdf
    Info (12023): Found entity 1: altsyncram_s9d1 File: C:/dev/FPGA-NES/src/db/altsyncram_s9d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "NES_ARCHITECUTRE:NES|CHR_ROM:chr_rom_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sad1.tdf
    Info (12023): Found entity 1: altsyncram_sad1 File: C:/dev/FPGA-NES/src/db/altsyncram_sad1.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_1|altsyncram_01d1:auto_generated|ram_block1a6" File: C:/dev/FPGA-NES/src/db/altsyncram_01d1.tdf Line: 219
        Warning (14320): Synthesized away node "NES_ARCHITECUTRE:NES|FRAME_PALETTE:frame_palette_inst|altsyncram:memory_rtl_1|altsyncram_01d1:auto_generated|ram_block1a7" File: C:/dev/FPGA-NES/src/db/altsyncram_01d1.tdf Line: 249
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/dev/FPGA-NES/src/toplevel.sv Line: 68
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
Info (13000): Registers with preset signals will power-up high File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 65
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 68
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/dev/FPGA-NES/src/toplevel.sv Line: 35
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/dev/FPGA-NES/src/toplevel.sv Line: 36
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/dev/FPGA-NES/src/toplevel.sv Line: 37
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/dev/FPGA-NES/src/toplevel.sv Line: 38
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/dev/FPGA-NES/src/toplevel.sv Line: 39
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/dev/FPGA-NES/src/toplevel.sv Line: 40
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/dev/FPGA-NES/src/toplevel.sv Line: 44
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/dev/FPGA-NES/src/toplevel.sv Line: 58
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/dev/FPGA-NES/src/toplevel.sv Line: 59
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/dev/FPGA-NES/src/toplevel.sv Line: 60
Info (17049): 384 registers lost all their fanouts during netlist optimizations.
Warning (15897): PLL "toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1|pll7" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v Line: 150
Warning (15899): PLL "toplevel_soc:u0|toplevel_soc_main_clkgen_pll:main_clkgen_pll|toplevel_soc_main_clkgen_pll_altpll_nu22:sd1|pll7" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_main_clkgen_pll.v Line: 150
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 7 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   46.511 mainclk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   20.000 MAX10_CLK1_50
    Info (332111):  558.139 nesclk_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):  186.046 nesclk_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   93.023 nesclk_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   20.000 u0|sdram_pll|sd1|pll7|clk[0]
    Info (332111):   20.000 u0|sdram_pll|sd1|pll7|clk[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:06
Info (144001): Generated suppressed messages file C:/dev/FPGA-NES/src/output_files/FPGA-NES.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 361 of its 365 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 29
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 29
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 29
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 29
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 29
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/dev/FPGA-NES/src/toplevel.sv Line: 29
Info (21057): Implemented 22312 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 21764 logic cells
    Info (21064): Implemented 398 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 5229 megabytes
    Info: Processing ended: Mon May 01 13:54:26 2023
    Info: Elapsed time: 00:01:09
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/dev/FPGA-NES/src/output_files/FPGA-NES.map.smsg.


