{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.7982,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79899,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00180482,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00142415,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000697985,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00142415,
	"finish__design__instance__count__class:buffer": 60,
	"finish__design__instance__area__class:buffer": 571.798,
	"finish__design__instance__count__class:clock_buffer": 77,
	"finish__design__instance__area__class:clock_buffer": 1561.5,
	"finish__design__instance__count__class:timing_repair_buffer": 133,
	"finish__design__instance__area__class:timing_repair_buffer": 869.584,
	"finish__design__instance__count__class:inverter": 12,
	"finish__design__instance__area__class:inverter": 50.048,
	"finish__design__instance__count__class:clock_inverter": 31,
	"finish__design__instance__area__class:clock_inverter": 404.138,
	"finish__design__instance__count__class:sequential_cell": 572,
	"finish__design__instance__area__class:sequential_cell": 16893.7,
	"finish__design__instance__count__class:multi_input_combinational_cell": 480,
	"finish__design__instance__area__class:multi_input_combinational_cell": 5717.98,
	"finish__design__instance__count": 1365,
	"finish__design__instance__area": 26068.8,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.847042,
	"finish__clock__skew__setup": 0.0193928,
	"finish__clock__skew__hold": 0.0193928,
	"finish__timing__drv__max_slew_limit": 0.490077,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.837786,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0107816,
	"finish__power__switching__total": 0.00480918,
	"finish__power__leakage__total": 9.45573e-09,
	"finish__power__total": 0.0155907,
	"finish__design__io": 99,
	"finish__design__die__area": 41391.9,
	"finish__design__core__area": 39914.5,
	"finish__design__instance__count": 1890,
	"finish__design__instance__area": 26725.6,
	"finish__design__instance__count__stdcell": 1890,
	"finish__design__instance__area__stdcell": 26725.6,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.669571,
	"finish__design__instance__utilization__stdcell": 0.669571,
	"finish__design__rows": 73,
	"finish__design__rows:unithd": 73,
	"finish__design__sites": 31901,
	"finish__design__sites:unithd": 31901,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}