open_project crs_syn

set_top spmv

open_solution solution
cosim_design -rtl verilog -trace_level all

exit
