

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Fri Oct 31 13:02:44 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  209640601|  209640601|  2.096 sec|  2.096 sec|  209640601|  209640601|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                          |                                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99  |conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5  |     3213|     3213|  32.130 us|  32.130 us|  3213|  3213|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                                   |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_13_2_VITIS_LOOP_15_3  |  209640600|  209640600|      3224|          -|          -|  65025|        no|
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_feat_x = alloca i32 1"   --->   Operation 13 'alloca' 'out_feat_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_feat_y = alloca i32 1"   --->   Operation 14 'alloca' 'out_feat_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val"   --->   Operation 16 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%convolution_loc = alloca i64 1"   --->   Operation 17 'alloca' 'convolution_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln13 = store i16 0, i16 %indvar_flatten6" [src/conv3.cpp:13]   --->   Operation 20 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln13 = store i8 0, i8 %out_feat_y" [src/conv3.cpp:13]   --->   Operation 21 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln13 = store i8 0, i8 %out_feat_x" [src/conv3.cpp:13]   --->   Operation 22 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_26_4" [src/conv3.cpp:13]   --->   Operation 23 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i16 %indvar_flatten6" [src/conv3.cpp:13]   --->   Operation 24 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln13 = icmp_eq  i16 %indvar_flatten6_load, i16 65025" [src/conv3.cpp:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.85ns)   --->   "%add_ln13_1 = add i16 %indvar_flatten6_load, i16 1" [src/conv3.cpp:13]   --->   Operation 26 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc58, void %for.end63" [src/conv3.cpp:13]   --->   Operation 27 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%out_feat_x_load = load i8 %out_feat_x" [src/conv3.cpp:15]   --->   Operation 28 'load' 'out_feat_x_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%out_feat_y_load = load i8 %out_feat_y" [src/conv3.cpp:13]   --->   Operation 29 'load' 'out_feat_y_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.76ns)   --->   "%add_ln13 = add i8 %out_feat_y_load, i8 1" [src/conv3.cpp:13]   --->   Operation 30 'add' 'add_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.76ns)   --->   "%icmp_ln15 = icmp_eq  i8 %out_feat_x_load, i8 255" [src/conv3.cpp:15]   --->   Operation 31 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.39ns)   --->   "%select_ln13 = select i1 %icmp_ln15, i8 0, i8 %out_feat_x_load" [src/conv3.cpp:13]   --->   Operation 32 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.39ns)   --->   "%select_ln13_1 = select i1 %icmp_ln15, i8 %add_ln13, i8 %out_feat_y_load" [src/conv3.cpp:13]   --->   Operation 33 'select' 'select_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %select_ln13_1" [src/conv3.cpp:13]   --->   Operation 34 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : [1/1] (0.72ns)   --->   Input mux for Operation 35 '%x_assign_3_2_mid2 = sitodp i32 %zext_ln13'
ST_2 : Operation 35 [4/4] (4.89ns)   --->   "%x_assign_3_2_mid2 = sitodp i32 %zext_ln13" [src/conv3.cpp:13]   --->   Operation 35 'sitodp' 'x_assign_3_2_mid2' <Predicate = (!icmp_ln13)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.76ns)   --->   "%add_ln15 = add i8 %select_ln13, i8 1" [src/conv3.cpp:15]   --->   Operation 36 'add' 'add_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln15 = store i16 %add_ln13_1, i16 %indvar_flatten6" [src/conv3.cpp:15]   --->   Operation 37 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln15 = store i8 %select_ln13_1, i8 %out_feat_y" [src/conv3.cpp:15]   --->   Operation 38 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln15 = store i8 %add_ln15, i8 %out_feat_x" [src/conv3.cpp:15]   --->   Operation 39 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [src/conv3.cpp:42]   --->   Operation 40 'ret' 'ret_ln42' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.62>
ST_3 : Operation 41 [3/4] (5.62ns)   --->   "%x_assign_3_2_mid2 = sitodp i32 %zext_ln13" [src/conv3.cpp:13]   --->   Operation 41 'sitodp' 'x_assign_3_2_mid2' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.62>
ST_4 : Operation 42 [2/4] (5.62ns)   --->   "%x_assign_3_2_mid2 = sitodp i32 %zext_ln13" [src/conv3.cpp:13]   --->   Operation 42 'sitodp' 'x_assign_3_2_mid2' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.62>
ST_5 : Operation 43 [1/4] (5.62ns)   --->   "%x_assign_3_2_mid2 = sitodp i32 %zext_ln13" [src/conv3.cpp:13]   --->   Operation 43 'sitodp' 'x_assign_3_2_mid2' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.16>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %x_assign_3_2_mid2" [src/conv3.cpp:13]   --->   Operation 44 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (7.16ns)   --->   "%call_ln13 = call void @conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5, i32 %conv3_weights, i8 %select_ln13, i8 %select_ln13_1, i64 %bitcast_ln13, i8 %select_ln13_1, i32 %convolution_loc, i32 %layer2_output" [src/conv3.cpp:13]   --->   Operation 45 'call' 'call_ln13' <Predicate = true> <Delay = 7.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln13 = call void @conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5, i32 %conv3_weights, i8 %select_ln13, i8 %select_ln13_1, i64 %bitcast_ln13, i8 %select_ln13_1, i32 %convolution_loc, i32 %layer2_output" [src/conv3.cpp:13]   --->   Operation 46 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%convolution_loc_load = load i32 %convolution_loc"   --->   Operation 47 'load' 'convolution_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (1.30ns)   --->   Input mux for Operation 48 '%y_assign = fadd i32 %convolution_loc_load, i32 %conv3_biases_0_0_val_read'
ST_8 : Operation 48 [4/4] (5.13ns)   --->   "%y_assign = fadd i32 %convolution_loc_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:37]   --->   Operation 48 'fadd' 'y_assign' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 49 [3/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_loc_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:37]   --->   Operation 49 'fadd' 'y_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 50 [2/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_loc_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:37]   --->   Operation 50 'fadd' 'y_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 51 [1/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_loc_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:37]   --->   Operation 51 'fadd' 'y_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.15>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_2_VITIS_LOOP_15_3_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65025, i64 65025, i64 65025"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i8 %select_ln13_1" [src/conv3.cpp:37]   --->   Operation 54 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln13_1, i8 0" [src/conv3.cpp:37]   --->   Operation 55 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln37 = sub i16 %tmp, i16 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 56 'sub' 'sub_ln37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i8 %select_ln13" [src/conv3.cpp:37]   --->   Operation 57 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln37 = add i16 %sub_ln37, i16 %zext_ln37_1" [src/conv3.cpp:37]   --->   Operation 58 'add' 'add_ln37' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i16 %add_ln37" [src/conv3.cpp:37]   --->   Operation 59 'zext' 'zext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln37_2" [src/conv3.cpp:37]   --->   Operation 60 'getelementptr' 'output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv3.cpp:15]   --->   Operation 61 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%data = bitcast i32 %y_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 62 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%y_fp_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 63 'partselect' 'y_fp_exp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%y_fp_sig = trunc i32 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:325->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 64 'trunc' 'y_fp_sig' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.76ns)   --->   "%icmp_ln25 = icmp_eq  i8 %y_fp_exp, i8 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 65 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [1/1] (0.92ns)   --->   "%icmp_ln25_2 = icmp_eq  i23 %y_fp_sig, i23 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 66 'icmp' 'icmp_ln25_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln37)   --->   "%and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 67 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [1/1] (0.76ns)   --->   "%icmp_ln18_7 = icmp_eq  i8 %y_fp_exp, i8 255" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:28->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 68 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%xor_ln18 = xor i1 %icmp_ln25_2, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 69 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (1.01ns)   --->   "%ymaggreater = icmp_sgt  i32 %data, i32 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 70 'icmp' 'ymaggreater' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln37)   --->   "%res = select i1 %ymaggreater, i32 %y_assign, i32 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 71 'select' 'res' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln37)   --->   "%select_ln25 = select i1 %and_ln25, i32 %y_assign, i32 %res" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 72 'select' 'select_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%and_ln18 = and i1 %icmp_ln18_7, i1 %xor_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv3.cpp:37]   --->   Operation 73 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.44ns) (out node of the LUT)   --->   "%bitcast_ln37 = bitcast i32 %select_ln25" [src/conv3.cpp:37]   --->   Operation 74 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.44>
ST_12 : Operation 75 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %and_ln18, i32 0, i32 %bitcast_ln37" [src/conv3.cpp:37]   --->   Operation 75 'select' 'select_ln37' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln37 = store i32 %select_ln37, i16 %output_ftmap_addr" [src/conv3.cpp:37]   --->   Operation 76 'store' 'store_ln37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_26_4" [src/conv3.cpp:15]   --->   Operation 77 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv3_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer2_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_feat_x                (alloca           ) [ 0111111111111]
out_feat_y                (alloca           ) [ 0111111111111]
indvar_flatten6           (alloca           ) [ 0111111111111]
conv3_biases_0_0_val_read (read             ) [ 0011111111111]
convolution_loc           (alloca           ) [ 0011111111111]
specinterface_ln0         (specinterface    ) [ 0000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000]
store_ln13                (store            ) [ 0000000000000]
store_ln13                (store            ) [ 0000000000000]
store_ln13                (store            ) [ 0000000000000]
br_ln13                   (br               ) [ 0000000000000]
indvar_flatten6_load      (load             ) [ 0000000000000]
icmp_ln13                 (icmp             ) [ 0011111111111]
add_ln13_1                (add              ) [ 0000000000000]
br_ln13                   (br               ) [ 0000000000000]
out_feat_x_load           (load             ) [ 0000000000000]
out_feat_y_load           (load             ) [ 0000000000000]
add_ln13                  (add              ) [ 0000000000000]
icmp_ln15                 (icmp             ) [ 0000000000000]
select_ln13               (select           ) [ 0001111111111]
select_ln13_1             (select           ) [ 0001111111111]
zext_ln13                 (zext             ) [ 0001110000000]
add_ln15                  (add              ) [ 0000000000000]
store_ln15                (store            ) [ 0000000000000]
store_ln15                (store            ) [ 0000000000000]
store_ln15                (store            ) [ 0000000000000]
ret_ln42                  (ret              ) [ 0000000000000]
x_assign_3_2_mid2         (sitodp           ) [ 0000001000000]
bitcast_ln13              (bitcast          ) [ 0000000100000]
call_ln13                 (call             ) [ 0000000000000]
convolution_loc_load      (load             ) [ 0000000001110]
y_assign                  (fadd             ) [ 0000000000001]
specloopname_ln0          (specloopname     ) [ 0000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 0000000000000]
zext_ln37                 (zext             ) [ 0000000000000]
tmp                       (bitconcatenate   ) [ 0000000000000]
sub_ln37                  (sub              ) [ 0000000000000]
zext_ln37_1               (zext             ) [ 0000000000000]
add_ln37                  (add              ) [ 0000000000000]
zext_ln37_2               (zext             ) [ 0000000000000]
output_ftmap_addr         (getelementptr    ) [ 0000000000000]
specloopname_ln15         (specloopname     ) [ 0000000000000]
data                      (bitcast          ) [ 0000000000000]
y_fp_exp                  (partselect       ) [ 0000000000000]
y_fp_sig                  (trunc            ) [ 0000000000000]
icmp_ln25                 (icmp             ) [ 0000000000000]
icmp_ln25_2               (icmp             ) [ 0000000000000]
and_ln25                  (and              ) [ 0000000000000]
icmp_ln18_7               (icmp             ) [ 0000000000000]
xor_ln18                  (xor              ) [ 0000000000000]
ymaggreater               (icmp             ) [ 0000000000000]
res                       (select           ) [ 0000000000000]
select_ln25               (select           ) [ 0000000000000]
and_ln18                  (and              ) [ 0000000000000]
bitcast_ln37              (bitcast          ) [ 0000000000000]
select_ln37               (select           ) [ 0000000000000]
store_ln37                (store            ) [ 0000000000000]
br_ln15                   (br               ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv3_weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_ftmap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_output">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_13_2_VITIS_LOOP_15_3_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="out_feat_x_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_feat_x/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="out_feat_y_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_feat_y/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten6_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="convolution_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="convolution_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="conv3_biases_0_0_val_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_ftmap_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_ftmap_addr/12 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln37_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/12 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="4"/>
<pin id="103" dir="0" index="3" bw="8" slack="4"/>
<pin id="104" dir="0" index="4" bw="64" slack="0"/>
<pin id="105" dir="0" index="5" bw="8" slack="4"/>
<pin id="106" dir="0" index="6" bw="32" slack="5"/>
<pin id="107" dir="0" index="7" bw="32" slack="0"/>
<pin id="108" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="7"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="y_assign/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="x_assign_3_2_mid2/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln13_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln13_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln13_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten6_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="1"/>
<pin id="136" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln13_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="10" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln13_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="out_feat_x_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_feat_x_load/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="out_feat_y_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="1"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_feat_y_load/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln13_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln15_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln13_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="select_ln13_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln13_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln15_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln15_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="1"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln15_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="1"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln15_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="1"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="bitcast_ln13_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="convolution_loc_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="7"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="convolution_loc_load/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln37_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="10"/>
<pin id="219" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/12 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="10"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sub_ln37_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/12 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln37_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="10"/>
<pin id="235" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln37_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/12 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln37_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2/12 "/>
</bind>
</comp>

<comp id="247" class="1004" name="data_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/12 "/>
</bind>
</comp>

<comp id="250" class="1004" name="y_fp_exp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="0" index="3" bw="6" slack="0"/>
<pin id="255" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_fp_exp/12 "/>
</bind>
</comp>

<comp id="260" class="1004" name="y_fp_sig_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="y_fp_sig/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln25_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln25_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="23" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25_2/12 "/>
</bind>
</comp>

<comp id="276" class="1004" name="and_ln25_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln18_7_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_7/12 "/>
</bind>
</comp>

<comp id="288" class="1004" name="xor_ln18_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/12 "/>
</bind>
</comp>

<comp id="294" class="1004" name="ymaggreater_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ymaggreater/12 "/>
</bind>
</comp>

<comp id="300" class="1004" name="res_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="1"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res/12 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln25_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="1"/>
<pin id="310" dir="0" index="2" bw="32" slack="0"/>
<pin id="311" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/12 "/>
</bind>
</comp>

<comp id="314" class="1004" name="and_ln18_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/12 "/>
</bind>
</comp>

<comp id="320" class="1004" name="bitcast_ln37_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln37/12 "/>
</bind>
</comp>

<comp id="324" class="1004" name="select_ln37_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="32" slack="0"/>
<pin id="328" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/12 "/>
</bind>
</comp>

<comp id="333" class="1005" name="out_feat_x_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="out_feat_x "/>
</bind>
</comp>

<comp id="340" class="1005" name="out_feat_y_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="out_feat_y "/>
</bind>
</comp>

<comp id="347" class="1005" name="indvar_flatten6_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="354" class="1005" name="conv3_biases_0_0_val_read_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="7"/>
<pin id="356" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="359" class="1005" name="convolution_loc_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="5"/>
<pin id="361" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="convolution_loc "/>
</bind>
</comp>

<comp id="368" class="1005" name="select_ln13_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="4"/>
<pin id="370" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="374" class="1005" name="select_ln13_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="4"/>
<pin id="376" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="zext_ln13_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="387" class="1005" name="x_assign_3_2_mid2_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_3_2_mid2 "/>
</bind>
</comp>

<comp id="392" class="1005" name="bitcast_ln13_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln13 "/>
</bind>
</comp>

<comp id="400" class="1005" name="y_assign_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_assign "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="99" pin=7"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="134" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="149" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="149" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="161" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="155" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="152" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="192"><net_src comp="167" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="143" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="175" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="188" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="99" pin=4"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="217" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="240"><net_src comp="227" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="263"><net_src comp="247" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="250" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="260" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="264" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="250" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="270" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="60" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="247" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="18" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="276" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="300" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="282" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="288" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="307" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="314" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="18" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="332"><net_src comp="324" pin="3"/><net_sink comp="93" pin=1"/></net>

<net id="336"><net_src comp="64" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="343"><net_src comp="68" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="350"><net_src comp="72" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="357"><net_src comp="80" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="362"><net_src comp="76" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="99" pin=6"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="371"><net_src comp="167" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="377"><net_src comp="175" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="99" pin=3"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="99" pin=5"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="385"><net_src comp="183" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="390"><net_src comp="116" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="395"><net_src comp="209" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="99" pin=4"/></net>

<net id="403"><net_src comp="112" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="307" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_ftmap | {12 }
 - Input state : 
	Port: conv3 : conv3_weights | {6 7 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : layer2_output | {6 7 }
  - Chain level:
	State 1
		store_ln13 : 1
		store_ln13 : 1
		store_ln13 : 1
	State 2
		icmp_ln13 : 1
		add_ln13_1 : 1
		br_ln13 : 2
		add_ln13 : 1
		icmp_ln15 : 1
		select_ln13 : 2
		select_ln13_1 : 2
		zext_ln13 : 3
		x_assign_3_2_mid2 : 4
		add_ln15 : 3
		store_ln15 : 2
		store_ln15 : 3
		store_ln15 : 4
	State 3
	State 4
	State 5
	State 6
		call_ln13 : 1
	State 7
	State 8
		y_assign : 1
	State 9
	State 10
	State 11
	State 12
		sub_ln37 : 1
		add_ln37 : 2
		zext_ln37_2 : 3
		output_ftmap_addr : 4
		y_fp_exp : 1
		y_fp_sig : 1
		icmp_ln25 : 2
		icmp_ln25_2 : 2
		and_ln25 : 3
		icmp_ln18_7 : 2
		xor_ln18 : 3
		ymaggreater : 1
		res : 2
		select_ln25 : 3
		and_ln18 : 3
		bitcast_ln37 : 4
		select_ln37 : 5
		store_ln37 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99 |    5    |  4.839  |   3587  |   6453  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                        grp_fu_112                        |    2    |    0    |   227   |   214   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                     icmp_ln13_fu_137                     |    0    |    0    |    0    |    23   |
|          |                     icmp_ln15_fu_161                     |    0    |    0    |    0    |    15   |
|   icmp   |                     icmp_ln25_fu_264                     |    0    |    0    |    0    |    15   |
|          |                    icmp_ln25_2_fu_270                    |    0    |    0    |    0    |    30   |
|          |                    icmp_ln18_7_fu_282                    |    0    |    0    |    0    |    15   |
|          |                    ymaggreater_fu_294                    |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                    select_ln13_fu_167                    |    0    |    0    |    0    |    8    |
|          |                   select_ln13_1_fu_175                   |    0    |    0    |    0    |    8    |
|  select  |                        res_fu_300                        |    0    |    0    |    0    |    32   |
|          |                    select_ln25_fu_307                    |    0    |    0    |    0    |    32   |
|          |                    select_ln37_fu_324                    |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                     add_ln13_1_fu_143                    |    0    |    0    |    0    |    23   |
|    add   |                      add_ln13_fu_155                     |    0    |    0    |    0    |    15   |
|          |                      add_ln15_fu_188                     |    0    |    0    |    0    |    15   |
|          |                      add_ln37_fu_236                     |    0    |    0    |    0    |    16   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                      sub_ln37_fu_227                     |    0    |    0    |    0    |    16   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|    and   |                      and_ln25_fu_276                     |    0    |    0    |    0    |    2    |
|          |                      and_ln18_fu_314                     |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                      xor_ln18_fu_288                     |    0    |    0    |    0    |    2    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   read   |           conv3_biases_0_0_val_read_read_fu_80           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|  sitodp  |                        grp_fu_116                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                     zext_ln13_fu_183                     |    0    |    0    |    0    |    0    |
|   zext   |                     zext_ln37_fu_217                     |    0    |    0    |    0    |    0    |
|          |                    zext_ln37_1_fu_233                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln37_2_fu_242                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                        tmp_fu_220                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|partselect|                      y_fp_exp_fu_250                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                      y_fp_sig_fu_260                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                          |    7    |  4.839  |   3814  |   7007  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       bitcast_ln13_reg_392      |   64   |
|conv3_biases_0_0_val_read_reg_354|   32   |
|     convolution_loc_reg_359     |   32   |
|     indvar_flatten6_reg_347     |   16   |
|        out_feat_x_reg_333       |    8   |
|        out_feat_y_reg_340       |    8   |
|      select_ln13_1_reg_374      |    8   |
|       select_ln13_reg_368       |    8   |
|    x_assign_3_2_mid2_reg_387    |   64   |
|         y_assign_reg_400        |   32   |
|        zext_ln13_reg_382        |   32   |
+---------------------------------+--------+
|              Total              |   304  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_conv3_Pipeline_VITIS_LOOP_26_4_VITIS_LOOP_28_5_fu_99 |  p4  |   2  |  64  |   128  ||    9    |
|                        grp_fu_116                        |  p0  |   2  |   8  |   16   ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                          |      |      |      |   144  ||  0.854  ||    18   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    4   |  3814  |  7007  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   304  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    5   |  4118  |  7025  |
+-----------+--------+--------+--------+--------+
