Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jan  3 11:37:31 2024
| Host         : SU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.611        0.000                      0                 2746        0.010        0.000                      0                 2746        1.845        0.000                       0                  1416  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
adc_clk                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 4.000}        8.000           125.000         
rx_clk                               {0.000 2.000}        4.000           250.000         
system_i/dac/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0        {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                    0.611        0.000                      0                   30        0.572        0.000                      0                   30        3.500        0.000                       0                    46  
clk_fpga_0                                 2.094        0.000                      0                 2688        0.010        0.000                      0                 2688        3.020        0.000                       0                  1362  
system_i/dac/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                          1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             3.886        0.000                      0                   28        0.424        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.478ns (20.380%)  route 1.867ns (79.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.662     4.823    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X34Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.478     5.301 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[13]/Q
                         net (fo=1, routed)           1.867     7.169    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[13]
    OLOGIC_X0Y92         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.544     8.456    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.035     8.784    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -1.005     7.779    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.779    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.518ns (23.915%)  route 1.648ns (76.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.663     4.824    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X34Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.518     5.342 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=1, routed)           1.648     6.990    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[1]
    OLOGIC_X0Y85         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.540     8.452    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.456ns (21.220%)  route 1.693ns (78.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.662     4.823    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X35Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456     5.279 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[12]/Q
                         net (fo=1, routed)           1.693     6.972    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[12]
    OLOGIC_X0Y91         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.544     8.456    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.035     8.784    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.834     7.950    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.456ns (24.292%)  route 1.421ns (75.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.741     4.902    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X36Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     5.358 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[0]/Q
                         net (fo=1, routed)           1.421     6.779    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[0]
    OLOGIC_X0Y86         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.540     8.452    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.456ns (23.842%)  route 1.457ns (76.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.663     4.824    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X35Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[2]/Q
                         net (fo=1, routed)           1.457     6.737    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[2]
    OLOGIC_X0Y82         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.538     8.450    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.035     8.778    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_D2)      -0.834     7.944    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.456ns (23.883%)  route 1.453ns (76.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.662     4.823    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X35Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456     5.279 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[3]/Q
                         net (fo=1, routed)           1.453     6.732    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[3]
    OLOGIC_X0Y81         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.538     8.450    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.035     8.778    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_D2)      -0.834     7.944    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.456ns (24.377%)  route 1.415ns (75.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.662     4.823    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X35Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456     5.279 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[5]/Q
                         net (fo=1, routed)           1.415     6.694    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[5]
    OLOGIC_X0Y79         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.535     8.447    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_D2)      -0.834     7.941    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.456ns (25.595%)  route 1.326ns (74.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.663     4.824    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X35Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[4]/Q
                         net (fo=1, routed)           1.326     6.606    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[4]
    OLOGIC_X0Y80         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.535     8.447    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_D2)      -0.834     7.941    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.518ns (30.465%)  route 1.182ns (69.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.662     4.823    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X34Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.518     5.341 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[10]/Q
                         net (fo=1, routed)           1.182     6.523    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[10]
    OLOGIC_X0Y70         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.535     8.447    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_D2)      -0.834     7.941    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.518ns (30.596%)  route 1.175ns (69.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.662     4.823    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X34Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.518     5.341 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[11]/Q
                         net (fo=1, routed)           1.175     6.516    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[11]
    OLOGIC_X0Y69         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.535     8.447    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         f  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_D2)      -0.834     7.941    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  1.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.760%)  route 0.367ns (72.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.588     1.643    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X36Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[9]/Q
                         net (fo=1, routed)           0.367     2.151    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[9]
    OLOGIC_X0Y63         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.851     1.997    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/ODDR_rst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.164ns (30.613%)  route 0.372ns (69.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.589     1.644    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X42Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.808 r  system_i/dac/redpitaya_dac_0/inst/int_rst_reg_reg/Q
                         net (fo=2, routed)           0.372     2.180    system_i/dac/redpitaya_dac_0/inst/int_rst_reg
    OLOGIC_X0Y58         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/ODDR_rst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.853     1.999    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/ODDR_rst/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y58         ODDR (Hold_oddr_C_D1)       -0.093     1.581    system_i/dac/redpitaya_dac_0/inst/ODDR_rst
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.165%)  route 0.398ns (73.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.589     1.644    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[6]/Q
                         net (fo=1, routed)           0.398     2.183    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[6]
    OLOGIC_X0Y66         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.851     1.997    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.730%)  route 0.429ns (75.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.589     1.644    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/Q
                         net (fo=1, routed)           0.429     2.214    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[10]
    OLOGIC_X0Y70         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.847     1.993    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.164ns (25.419%)  route 0.481ns (74.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.561     1.616    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X34Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[7]/Q
                         net (fo=1, routed)           0.481     2.261    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[7]
    OLOGIC_X0Y65         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.851     1.997    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.164ns (25.195%)  route 0.487ns (74.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.561     1.616    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X34Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[8]/Q
                         net (fo=1, routed)           0.487     2.267    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[8]
    OLOGIC_X0Y64         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.851     1.997    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.600%)  route 0.578ns (80.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.561     1.616    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X35Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/Q
                         net (fo=1, routed)           0.578     2.336    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[11]
    OLOGIC_X0Y69         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.847     1.993    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.276%)  route 0.590ns (80.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.589     1.644    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[4]/Q
                         net (fo=1, routed)           0.590     2.376    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[4]
    OLOGIC_X0Y80         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.847     1.993    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.906%)  route 0.605ns (81.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.589     1.644    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/Q
                         net (fo=1, routed)           0.605     2.390    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[3]
    OLOGIC_X0Y81         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.849     1.995    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                         clock pessimism             -0.325     1.670    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_D1)       -0.093     1.577    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.832%)  route 0.608ns (81.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.587     1.642    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X36Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]/Q
                         net (fo=1, routed)           0.608     2.391    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[5]
    OLOGIC_X0Y79         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.847     1.993    system_i/dac/redpitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         r  system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/dac/redpitaya_dac_0/inst/DAC_DAT[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.816    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y65   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y64   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y63   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y58   system_i/dac/redpitaya_dac_0/inst/ODDR_rst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y57   system_i/dac/redpitaya_dac_0/inst/ODDR_sel/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y86   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y70   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y69   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y91   system_i/dac/redpitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y56   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y56   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y56   system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y56   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y56   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y56   system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y56   system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y56   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y56   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y56   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y57   system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 2.526ns (43.300%)  route 3.308ns (56.700%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.717     3.025    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.419     3.444 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.229     4.673    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.325     4.998 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.372     5.371    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.331     5.702 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.932     6.633    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.757 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.757    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.307 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.307    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.755 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.774     8.530    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.329     8.859 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.859    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X3Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.541    10.733    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.270    11.003    
                         clock uncertainty           -0.125    10.878    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)        0.075    10.953    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.169ns (38.701%)  route 3.436ns (61.299%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.717     3.025    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.419     3.444 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.229     4.673    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.325     4.998 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.372     5.371    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.331     5.702 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.932     6.633    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.757 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.757    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.397 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.902     8.300    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.330     8.630 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.630    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X6Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.507    10.699    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.116    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X6Y49          FDRE (Setup_fdre_C_D)        0.118    10.808    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 2.410ns (42.633%)  route 3.243ns (57.367%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.717     3.025    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.419     3.444 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.229     4.673    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.325     4.998 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.372     5.371    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.331     5.702 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.932     6.633    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.757 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.757    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.307 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.307    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.643 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.710     8.353    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.325     8.678 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.678    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X3Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.541    10.733    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.270    11.003    
                         clock uncertainty           -0.125    10.878    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)        0.075    10.953    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 2.081ns (38.448%)  route 3.331ns (61.552%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.717     3.025    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.419     3.444 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.229     4.673    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.325     4.998 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.372     5.371    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.331     5.702 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.932     6.633    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.757 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.757    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.337 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.798     8.135    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.302     8.437 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.437    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X6Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.507    10.699    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.116    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X6Y49          FDRE (Setup_fdre_C_D)        0.077    10.767    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.767    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 2.404ns (43.895%)  route 3.073ns (56.105%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.717     3.025    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.419     3.444 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.229     4.673    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.325     4.998 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.372     5.371    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.331     5.702 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.932     6.633    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.757 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.757    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.307 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.307    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.660 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.539     8.200    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.302     8.502 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.502    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X3Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.541    10.733    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.270    11.003    
                         clock uncertainty           -0.125    10.878    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)        0.029    10.907    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 2.397ns (43.548%)  route 3.107ns (56.452%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.717     3.025    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.419     3.444 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.229     4.673    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.325     4.998 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.372     5.371    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.331     5.702 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.932     6.633    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.757 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.757    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.307 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.307    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.620 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.574     8.194    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.335     8.529 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.529    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.542    10.734    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.267    11.001    
                         clock uncertainty           -0.125    10.876    
    SLICE_X2Y51          FDRE (Setup_fdre_C_D)        0.075    10.951    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 2.482ns (45.700%)  route 2.949ns (54.300%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.717     3.025    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.419     3.444 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.229     4.673    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.325     4.998 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.372     5.371    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.331     5.702 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.932     6.633    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.757 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.757    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.307 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.307    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.734 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.416     8.150    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.306     8.456 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.456    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X3Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.541    10.733    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.270    11.003    
                         clock uncertainty           -0.125    10.878    
    SLICE_X3Y53          FDRE (Setup_fdre_C_D)        0.031    10.909    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.909    
                         arrival time                          -8.456    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 2.270ns (42.249%)  route 3.103ns (57.751%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.717     3.025    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.419     3.444 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.229     4.673    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.325     4.998 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.372     5.371    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.331     5.702 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.932     6.633    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.757 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.757    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.307 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.307    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.529 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.570     8.099    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.299     8.398 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.398    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.542    10.734    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.267    11.001    
                         clock uncertainty           -0.125    10.876    
    SLICE_X2Y51          FDRE (Setup_fdre_C_D)        0.031    10.907    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 2.285ns (42.403%)  route 3.104ns (57.597%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.717     3.025    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.419     3.444 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.229     4.673    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.325     4.998 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.372     5.371    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.331     5.702 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.932     6.633    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.757 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.757    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.307 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.307    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.546 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.570     8.117    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.297     8.414 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.414    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.542    10.734    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.267    11.001    
                         clock uncertainty           -0.125    10.876    
    SLICE_X2Y51          FDRE (Setup_fdre_C_D)        0.075    10.951    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.545ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 2.386ns (44.708%)  route 2.951ns (55.292%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.717     3.025    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.419     3.444 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.229     4.673    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X8Y53          LUT5 (Prop_lut5_I3_O)        0.325     4.998 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.372     5.371    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.331     5.702 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.932     6.633    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.757 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.757    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.307 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.307    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.641 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.418     8.059    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.303     8.362 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.362    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.542    10.734    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.267    11.001    
                         clock uncertainty           -0.125    10.876    
    SLICE_X2Y51          FDRE (Setup_fdre_C_D)        0.031    10.907    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  2.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.210ns (51.016%)  route 0.202ns (48.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/Q
                         net (fo=1, routed)           0.202     1.288    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[22]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.334 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.334    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[22]
    SLICE_X0Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.131     1.324    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.639%)  route 0.181ns (46.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[44]/Q
                         net (fo=1, routed)           0.181     1.269    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[44]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.314 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[44]_i_1__1/O
                         net (fo=1, routed)           0.000     1.314    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[44]_i_1__1_n_0
    SLICE_X3Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.501%)  route 0.167ns (50.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.567     0.908    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X12Y49         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]/Q
                         net (fo=1, routed)           0.167     1.239    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[26]
    SLICE_X14Y50         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.831     1.201    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.047     1.219    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.024%)  route 0.217ns (56.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.559     0.900    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X20Y50         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[10]/Q
                         net (fo=1, routed)           0.217     1.281    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[21]
    SLICE_X17Y47         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.832     1.202    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y47         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.078     1.251    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.857%)  route 0.219ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.559     0.900    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X20Y50         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[11]/Q
                         net (fo=1, routed)           0.219     1.282    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[20]
    SLICE_X17Y47         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.832     1.202    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y47         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.076     1.249    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.634%)  route 0.225ns (60.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.565     0.906    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y50         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.225     1.279    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X8Y47          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.835     1.205    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.238    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[13].reg1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.604%)  route 0.215ns (60.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.560     0.901    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.215     1.257    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[18]
    SLICE_X21Y47         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[13].reg1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.831     1.201    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[13].reg1_reg[13]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.046     1.213    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[13].reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.295%)  route 0.229ns (60.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.565     0.906    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y50         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.229     1.282    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X8Y47          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.835     1.205    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.232    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.566     0.907    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.056     1.103    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X8Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.471%)  route 0.242ns (56.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.567     0.908    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y47         FDSE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDSE (Prop_fdse_C_Q)         0.141     1.049 r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.242     1.290    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[0]
    SLICE_X11Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.335 r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.335    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[1]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.834     1.204    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X11Y50         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.091     1.266    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y39   system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y39   system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/dac/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/dac/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/dac/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/dac/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/dac/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/dac/redpitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/dac/redpitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/dac/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 1.159ns (20.972%)  route 4.368ns (79.028%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 12.477 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.663     2.971    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y51         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.478     3.449 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           1.996     5.445    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[23]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.326     5.771 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[23]_hold_fix/O
                         net (fo=1, routed)           2.371     8.143    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[23]_hold_fix_1_alias
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.355     8.498 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.498    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[7]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.565    12.477    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X36Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[7]/C
                         clock pessimism              0.000    12.477    
                         clock uncertainty           -0.125    12.352    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)        0.032    12.384    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 0.994ns (18.486%)  route 4.383ns (81.514%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.663     2.971    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y51         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           1.839     5.328    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[26]
    SLICE_X0Y45          LUT1 (Prop_lut1_I0_O)        0.148     5.476 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[26]_hold_fix/O
                         net (fo=1, routed)           2.544     8.020    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[26]_hold_fix_1_alias
    SLICE_X34Y57         LUT1 (Prop_lut1_I0_O)        0.328     8.348 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.348    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[10]_i_1_n_0
    SLICE_X34Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.489    12.401    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X34Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[10]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)        0.081    12.357    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 1.072ns (20.458%)  route 4.168ns (79.542%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.674     2.982    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y45         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.419     3.401 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=2, routed)           2.261     5.662    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[1]
    SLICE_X5Y56          LUT1 (Prop_lut1_I0_O)        0.327     5.989 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[1]_hold_fix/O
                         net (fo=1, routed)           1.907     7.896    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[1]_hold_fix_1_alias
    SLICE_X35Y56         LUT1 (Prop_lut1_I0_O)        0.326     8.222 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.222    system_i/dac/redpitaya_dac_0/inst/p_1_out[1]
    SLICE_X35Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.490    12.402    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X35Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[1]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X35Y56         FDRE (Setup_fdre_C_D)        0.031    12.308    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.961ns (18.439%)  route 4.251ns (81.561%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.669     2.977    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y46         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=2, routed)           1.865     5.298    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[18]
    SLICE_X4Y46          LUT1 (Prop_lut1_I0_O)        0.150     5.448 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[18]_hold_fix/O
                         net (fo=1, routed)           2.386     7.834    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[18]_hold_fix_1_alias
    SLICE_X35Y56         LUT1 (Prop_lut1_I0_O)        0.355     8.189 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.189    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[2]_i_1_n_0
    SLICE_X35Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.490    12.402    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X35Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[2]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X35Y56         FDRE (Setup_fdre_C_D)        0.031    12.308    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 0.932ns (17.790%)  route 4.307ns (82.210%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.674     2.982    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y45         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           1.987     5.425    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[7]
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.148     5.573 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[7]_hold_fix/O
                         net (fo=1, routed)           2.320     7.893    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[7]_hold_fix_1_alias
    SLICE_X34Y56         LUT1 (Prop_lut1_I0_O)        0.328     8.221 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.221    system_i/dac/redpitaya_dac_0/inst/p_1_out[7]
    SLICE_X34Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.490    12.402    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X34Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X34Y56         FDRE (Setup_fdre_C_D)        0.081    12.358    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 1.067ns (20.370%)  route 4.171ns (79.630%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 12.477 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.674     2.982    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y45         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.419     3.401 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           1.481     4.882    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[3]
    SLICE_X1Y45          LUT1 (Prop_lut1_I0_O)        0.322     5.204 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[3]_hold_fix/O
                         net (fo=1, routed)           2.690     7.894    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[3]_hold_fix_1_alias
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.326     8.220 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.220    system_i/dac/redpitaya_dac_0/inst/p_1_out[3]
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.565    12.477    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism              0.000    12.477    
                         clock uncertainty           -0.125    12.352    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)        0.031    12.383    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 1.128ns (21.561%)  route 4.104ns (78.439%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.663     2.971    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y51         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.478     3.449 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           1.739     5.188    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[22]
    SLICE_X4Y57          LUT1 (Prop_lut1_I0_O)        0.322     5.510 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[22]_hold_fix/O
                         net (fo=1, routed)           2.365     7.875    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[22]_hold_fix_1_alias
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.328     8.203 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.203    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[6]_i_1_n_0
    SLICE_X36Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.564    12.476    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X36Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[6]/C
                         clock pessimism              0.000    12.476    
                         clock uncertainty           -0.125    12.351    
    SLICE_X36Y57         FDRE (Setup_fdre_C_D)        0.031    12.382    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.932ns (18.218%)  route 4.184ns (81.782%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.669     2.977    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           2.142     5.575    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[11]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.148     5.723 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[11]_hold_fix/O
                         net (fo=1, routed)           2.042     7.765    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[11]_hold_fix_1_alias
    SLICE_X35Y56         LUT1 (Prop_lut1_I0_O)        0.328     8.093 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.093    system_i/dac/redpitaya_dac_0/inst/p_1_out[11]
    SLICE_X35Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.490    12.402    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X35Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X35Y56         FDRE (Setup_fdre_C_D)        0.029    12.306    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -8.093    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 0.967ns (18.782%)  route 4.182ns (81.218%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.674     2.982    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y45         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=2, routed)           1.931     5.369    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[8]
    SLICE_X0Y59          LUT1 (Prop_lut1_I0_O)        0.156     5.525 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[8]_hold_fix/O
                         net (fo=1, routed)           2.250     7.776    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[8]_hold_fix_1_alias
    SLICE_X34Y56         LUT1 (Prop_lut1_I0_O)        0.355     8.131 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.131    system_i/dac/redpitaya_dac_0/inst/p_1_out[8]
    SLICE_X34Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.490    12.402    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X34Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X34Y56         FDRE (Setup_fdre_C_D)        0.079    12.356    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.932ns (18.151%)  route 4.203ns (81.849%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        1.670     2.978    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y48         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           2.024     5.458    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[12]
    SLICE_X1Y57          LUT1 (Prop_lut1_I0_O)        0.150     5.608 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[12]_hold_fix/O
                         net (fo=1, routed)           2.179     7.787    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[12]_hold_fix_1_alias
    SLICE_X34Y57         LUT1 (Prop_lut1_I0_O)        0.326     8.113 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.113    system_i/dac/redpitaya_dac_0/inst/p_1_out[12]
    SLICE_X34Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          1.489    12.401    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X34Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)        0.077    12.353    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  4.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.329ns (18.841%)  route 1.417ns (81.159%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.559     0.900    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y51         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.716     1.780    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X0Y59          LUT1 (Prop_lut1_I0_O)        0.047     1.827 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=1, routed)           0.701     2.528    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[25]_hold_fix_1_alias
    SLICE_X34Y57         LUT1 (Prop_lut1_I0_O)        0.118     2.646 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.646    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[9]_i_1_n_0
    SLICE_X34Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.830     1.976    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X34Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[9]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X34Y57         FDRE (Hold_fdre_C_D)         0.121     2.222    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.343ns (18.976%)  route 1.465ns (81.024%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.563     0.904    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y45         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.814     1.845    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[5]
    SLICE_X4Y57          LUT1 (Prop_lut1_I0_O)        0.097     1.942 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[5]_hold_fix/O
                         net (fo=1, routed)           0.651     2.593    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[5]_hold_fix_1_alias
    SLICE_X36Y57         LUT1 (Prop_lut1_I0_O)        0.118     2.711 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.711    system_i/dac/redpitaya_dac_0/inst/p_1_out[5]
    SLICE_X36Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.857     2.003    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X36Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            0.125     2.128    
    SLICE_X36Y57         FDRE (Hold_fdre_C_D)         0.091     2.219    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.304ns (15.806%)  route 1.619ns (84.194%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.561     0.902    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y48         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.785     1.827    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[17]
    SLICE_X0Y47          LUT1 (Prop_lut1_I0_O)        0.045     1.872 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[17]_hold_fix/O
                         net (fo=1, routed)           0.835     2.707    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[17]_hold_fix_1_alias
    SLICE_X34Y56         LUT1 (Prop_lut1_I0_O)        0.118     2.825 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.825    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[1]_i_1_n_0
    SLICE_X34Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.831     1.977    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X34Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.121     2.223    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.357ns (18.770%)  route 1.545ns (81.230%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.559     0.900    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y51         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.148     1.048 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.622     1.670    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[24]
    SLICE_X2Y51          LUT1 (Prop_lut1_I0_O)        0.097     1.767 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[24]_hold_fix/O
                         net (fo=1, routed)           0.923     2.690    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[24]_hold_fix_1_alias
    SLICE_X35Y57         LUT1 (Prop_lut1_I0_O)        0.112     2.802 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.802    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[8]_i_1_n_0
    SLICE_X35Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.830     1.976    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X35Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[8]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X35Y57         FDRE (Hold_fdre_C_D)         0.092     2.193    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.297ns (15.382%)  route 1.634ns (84.618%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.560     0.901    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.817     1.858    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[16]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.043     1.901 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[16]_hold_fix/O
                         net (fo=1, routed)           0.817     2.718    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[16]_hold_fix_1_alias
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.113     2.831 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.831    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[0]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.858     2.004    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X36Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.125     2.129    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.092     2.221    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.290ns (14.799%)  route 1.670ns (85.201%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.560     0.901    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y45         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.742     1.783    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.042     1.825 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=1, routed)           0.928     2.753    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[4]_hold_fix_1_alias
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.107     2.860 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.860    system_i/dac/redpitaya_dac_0/inst/p_1_out[4]
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.859     2.005    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X40Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.125     2.130    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.092     2.222    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.295ns (15.234%)  route 1.641ns (84.766%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.559     0.900    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y51         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.713     1.754    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[20]
    SLICE_X0Y59          LUT1 (Prop_lut1_I0_O)        0.043     1.797 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[20]_hold_fix/O
                         net (fo=1, routed)           0.928     2.725    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[20]_hold_fix_1_alias
    SLICE_X35Y56         LUT1 (Prop_lut1_I0_O)        0.111     2.836 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.836    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[4]_i_1_n_0
    SLICE_X35Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.831     1.977    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X35Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[4]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.092     2.194    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.296ns (15.256%)  route 1.644ns (84.744%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.559     0.900    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y51         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.698     1.738    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[21]
    SLICE_X1Y57          LUT1 (Prop_lut1_I0_O)        0.043     1.781 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[21]_hold_fix/O
                         net (fo=1, routed)           0.947     2.728    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[21]_hold_fix_1_alias
    SLICE_X35Y57         LUT1 (Prop_lut1_I0_O)        0.112     2.840 r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.840    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg[5]_i_1_n_0
    SLICE_X35Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.830     1.976    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X35Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[5]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X35Y57         FDRE (Hold_fdre_C_D)         0.092     2.193    system_i/dac/redpitaya_dac_0/inst/int_dat_b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.189ns (10.016%)  route 1.698ns (89.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.560     0.901    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.627     1.669    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[13]
    SLICE_X6Y57          LUT1 (Prop_lut1_I0_O)        0.048     1.717 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[13]_hold_fix/O
                         net (fo=1, routed)           1.071     2.788    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[13]_hold_fix_1_alias
    SLICE_X41Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.859     2.005    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X41Y57         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[13]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.125     2.130    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.004     2.134    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.302ns (15.256%)  route 1.678ns (84.744%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1365, routed)        0.560     0.901    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y46         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.843     1.884    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.043     1.927 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_hold_fix/O
                         net (fo=1, routed)           0.835     2.762    system_i/dac/redpitaya_dac_0/inst/gpio_io_o[0]_hold_fix_1_alias
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.118     2.880 r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.880    system_i/dac/redpitaya_dac_0/inst/p_1_out[0]
    SLICE_X36Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/adc/redpitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/adc/redpitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/adc/redpitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=46, routed)          0.858     2.004    system_i/dac/redpitaya_dac_0/inst/aclk
    SLICE_X36Y56         FDRE                                         r  system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.125     2.129    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.092     2.221    system_i/dac/redpitaya_dac_0/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.659    





