

================================================================
== Vivado HLS Report for 'convolve'
================================================================
* Date:           Wed Dec 19 07:31:27 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        convolution.prj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.13|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  353522|  366674|  353523|  366675|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_p_hls_fptosi_float_i_fu_322  |p_hls_fptosi_float_i  |    2|    2|    2|    2|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------+--------+--------+-------------+-----------+-----------+------+----------+
        |           |     Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        | Loop Name |   min  |   max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +-----------+--------+--------+-------------+-----------+-----------+------+----------+
        |- Loop 1   |  353521|  366673| 7365 ~ 7639 |          -|          -|    48|    no    |
        | + imgRow  |    7360|    7633|          460|          -|          -|    16|    no    |
        +-----------+--------+--------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    753|    337|
|FIFO             |        -|      -|      -|      -|
|Instance         |       10|     20|   2327|   3705|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|   2759|
|Register         |        -|      -|   1585|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       10|     20|   4665|   6801|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        8|     25|     13|     38|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |convolve_conv_s_axi_U            |convolve_conv_s_axi   |       10|      0|  276|  250|
    |convolve_fadd_32nbkb_U1          |convolve_fadd_32nbkb  |        0|      2|  306|  418|
    |convolve_fmul_32ncud_U2          |convolve_fmul_32ncud  |        0|      3|  143|  321|
    |convolve_fmul_32ncud_U3          |convolve_fmul_32ncud  |        0|      3|  143|  321|
    |convolve_fmul_32ncud_U4          |convolve_fmul_32ncud  |        0|      3|  143|  321|
    |convolve_fmul_32ncud_U5          |convolve_fmul_32ncud  |        0|      3|  143|  321|
    |convolve_fmul_32ncud_U6          |convolve_fmul_32ncud  |        0|      3|  143|  321|
    |convolve_fmul_32ncud_U7          |convolve_fmul_32ncud  |        0|      3|  143|  321|
    |convolve_mul_6ns_eOg_U9          |convolve_mul_6ns_eOg  |        0|      0|   45|   65|
    |convolve_mul_6ns_eOg_U10         |convolve_mul_6ns_eOg  |        0|      0|   45|   65|
    |convolve_mul_6ns_eOg_U11         |convolve_mul_6ns_eOg  |        0|      0|   45|   65|
    |convolve_sitofp_3dEe_U8          |convolve_sitofp_3dEe  |        0|      0|  340|  554|
    |grp_p_hls_fptosi_float_i_fu_322  |p_hls_fptosi_float_i  |        0|      0|  412|  362|
    +---------------------------------+----------------------+---------+-------+-----+-----+
    |Total                            |                      |       10|     20| 2327| 3705|
    +---------------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+----+----+------------+------------+
    |col_offset_0_2_fu_596_p2           |     +    |      0|  23|  11|           6|           1|
    |col_offset_1_2_fu_694_p2           |     +    |      0|  23|  11|           6|           2|
    |col_offset_2_2_fu_767_p2           |     +    |      0|  23|  11|           6|           2|
    |r_fu_439_p2                        |     +    |      0|  23|  11|           6|           1|
    |tmp_10_fu_547_p2                   |     +    |      0|  41|  17|          12|          12|
    |tmp_14_fu_605_p2                   |     +    |      0|  41|  17|          12|          12|
    |tmp_15_fu_630_p2                   |     +    |      0|  41|  17|          12|          12|
    |tmp_16_fu_650_p2                   |     +    |      0|  41|  17|          12|          12|
    |tmp_17_fu_703_p2                   |     +    |      0|  41|  17|          12|          12|
    |tmp_18_fu_728_p2                   |     +    |      0|  41|  17|          12|          12|
    |tmp_19_fu_748_p2                   |     +    |      0|  41|  17|          12|          12|
    |tmp_1_fu_504_p2                    |     +    |      0|  23|  11|           6|           2|
    |tmp_20_fu_777_p2                   |     +    |      0|  41|  17|          12|          12|
    |tmp_21_fu_782_p2                   |     +    |      0|  41|  17|          12|          12|
    |tmp_22_fu_787_p2                   |     +    |      0|  41|  17|          12|          12|
    |tmp_2_fu_433_p2                    |     +    |      0|  23|  11|           6|           2|
    |tmp_5_fu_467_p2                    |     +    |      0|  41|  17|          12|          12|
    |tmp_6_fu_477_p2                    |     +    |      0|  41|  17|          12|          12|
    |tmp_7_fu_488_p2                    |     +    |      0|  41|  17|          12|          12|
    |tmp_8_fu_513_p2                    |     +    |      0|  41|  17|          12|          12|
    |tmp_9_fu_528_p2                    |     +    |      0|  41|  17|          12|          12|
    |ap_block_state279_on_subcall_done  |    and   |      0|   0|   2|           1|           1|
    |ap_predicate_op976_call_state279   |    and   |      0|   0|   2|           1|           1|
    |exitcond_fu_427_p2                 |   icmp   |      0|   0|   3|           6|           5|
    |tmp_1_10_fu_615_p2                 |   icmp   |      0|   0|   3|           6|           5|
    |tmp_2_11_fu_713_p2                 |   icmp   |      0|   0|   3|           6|           5|
    |tmp_s_fu_498_p2                    |   icmp   |      0|   0|   3|           6|           5|
    +-----------------------------------+----------+-------+----+----+------------+------------+
    |Total                              |          |      0| 753| 337|         242|         212|
    +-----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+------+-----------+-----+-----------+
    |                Name               |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                          |  2193|        412|    1|        412|
    |c_reg_310                          |     9|          2|    6|         12|
    |grp_fu_328_p0                      |    50|          9|   32|        288|
    |grp_fu_328_p1                      |    55|         10|   32|        320|
    |grp_fu_333_p0                      |    55|         10|   32|        320|
    |grp_fu_333_p1                      |    55|         10|   32|        320|
    |grp_fu_357_p0                      |   177|         40|   32|       1280|
    |grp_p_hls_fptosi_float_i_fu_322_x  |    15|          3|   32|         96|
    |in_r_address0                      |    65|         16|   12|        192|
    |krnl_address0                      |    55|         10|    4|         40|
    |out_r_address0                     |    21|          4|   12|         48|
    |r1_reg_298                         |     9|          2|    6|         12|
    +-----------------------------------+------+-----------+-----+-----------+
    |Total                              |  2759|        528|  233|       3340|
    +-----------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+-----+----+-----+-----------+
    |                       Name                      |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                        |  411|   0|  411|          0|
    |ap_reg_grp_p_hls_fptosi_float_i_fu_322_ap_start  |    1|   0|    1|          0|
    |c_reg_310                                        |    6|   0|    6|          0|
    |col_offset_0_2_cast_s_reg_1106                   |    6|   0|   12|          6|
    |col_offset_0_2_reg_1100                          |    6|   0|    6|          0|
    |col_offset_1_2_cast_s_reg_1217                   |    6|   0|   12|          6|
    |col_offset_1_2_reg_1211                          |    6|   0|    6|          0|
    |col_offset_2_2_reg_1300                          |    6|   0|    6|          0|
    |in_addr_3_reg_960                                |   12|   0|   12|          0|
    |in_addr_4_reg_965                                |   12|   0|   12|          0|
    |in_addr_5_reg_970                                |   12|   0|   12|          0|
    |krnl_load_1_reg_1025                             |   32|   0|   32|          0|
    |krnl_load_2_reg_1046                             |   32|   0|   32|          0|
    |krnl_load_3_reg_1062                             |   32|   0|   32|          0|
    |krnl_load_4_reg_1078                             |   32|   0|   32|          0|
    |krnl_load_5_reg_1094                             |   32|   0|   32|          0|
    |krnl_load_6_reg_1131                             |   32|   0|   32|          0|
    |krnl_load_7_reg_1156                             |   32|   0|   32|          0|
    |krnl_load_8_reg_1176                             |   32|   0|   32|          0|
    |krnl_load_reg_1005                               |   32|   0|   32|          0|
    |out_addr_1_reg_1141                              |   12|   0|   12|          0|
    |out_addr_2_reg_1253                              |   12|   0|   12|          0|
    |out_addr_reg_975                                 |   12|   0|   12|          0|
    |r1_reg_298                                       |    6|   0|    6|          0|
    |r_reg_926                                        |    6|   0|    6|          0|
    |reg_360                                          |   16|   0|   16|          0|
    |reg_364                                          |   32|   0|   32|          0|
    |reg_370                                          |   32|   0|   32|          0|
    |reg_376                                          |   32|   0|   32|          0|
    |reg_381                                          |   16|   0|   16|          0|
    |reg_385                                          |   32|   0|   32|          0|
    |reg_391                                          |   32|   0|   32|          0|
    |reg_397                                          |   32|   0|   32|          0|
    |reg_403                                          |   32|   0|   32|          0|
    |reg_410                                          |   32|   0|   32|          0|
    |tmp_1_10_reg_1117                                |    1|   0|    1|          0|
    |tmp_1_reg_984                                    |    6|   0|    6|          0|
    |tmp_20_reg_1305                                  |   12|   0|   12|          0|
    |tmp_21_reg_1310                                  |   12|   0|   12|          0|
    |tmp_22_reg_1315                                  |   12|   0|   12|          0|
    |tmp_2_11_reg_1228                                |    1|   0|    1|          0|
    |tmp_2_reg_921                                    |    6|   0|    6|          0|
    |tmp_37_cast_cast_reg_989                         |    6|   0|   12|          6|
    |tmp_3_reg_942                                    |   12|   0|   12|          0|
    |tmp_40_1_2_1_reg_1268                            |   32|   0|   32|          0|
    |tmp_40_1_2_2_reg_1289                            |   32|   0|   32|          0|
    |tmp_40_1_2_reg_1242                              |   32|   0|   32|          0|
    |tmp_41_2_0_1_reg_1330                            |   32|   0|   32|          0|
    |tmp_41_2_0_2_reg_1335                            |   32|   0|   32|          0|
    |tmp_41_2_1_1_reg_1345                            |   32|   0|   32|          0|
    |tmp_41_2_1_2_reg_1350                            |   32|   0|   32|          0|
    |tmp_41_2_1_reg_1340                              |   32|   0|   32|          0|
    |tmp_41_2_2_1_reg_1380                            |   32|   0|   32|          0|
    |tmp_41_2_2_2_reg_1385                            |   32|   0|   32|          0|
    |tmp_42_0_2_2_reg_1181                            |   32|   0|   32|          0|
    |tmp_43_1_2_2_reg_1295                            |   32|   0|   32|          0|
    |tmp_4_reg_951                                    |   12|   0|   12|          0|
    |tmp_reg_909                                      |   12|   0|   12|          0|
    |tmp_s_reg_980                                    |    1|   0|    1|          0|
    +-------------------------------------------------+-----+----+-----+-----------+
    |Total                                            | 1585|   0| 1603|         18|
    +-------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_conv_AWVALID  |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_AWREADY  | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_AWADDR   |  in |   15|    s_axi   |     conv     |     array    |
|s_axi_conv_WVALID   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_WREADY   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_WDATA    |  in |   32|    s_axi   |     conv     |     array    |
|s_axi_conv_WSTRB    |  in |    4|    s_axi   |     conv     |     array    |
|s_axi_conv_ARVALID  |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_ARREADY  | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_ARADDR   |  in |   15|    s_axi   |     conv     |     array    |
|s_axi_conv_RVALID   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_RREADY   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_RDATA    | out |   32|    s_axi   |     conv     |     array    |
|s_axi_conv_RRESP    | out |    2|    s_axi   |     conv     |     array    |
|s_axi_conv_BVALID   | out |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_BREADY   |  in |    1|    s_axi   |     conv     |     array    |
|s_axi_conv_BRESP    | out |    2|    s_axi   |     conv     |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |   convolve   | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |   convolve   | return value |
|interrupt           | out |    1| ap_ctrl_hs |   convolve   | return value |
+--------------------+-----+-----+------------+--------------+--------------+

