<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="/tmp/v/parviv/.Xil/Vivado-12386-lain/PrjAr/_X_/parallella_7020_headless_gpiose_elink2.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="1afbaaf2a7fe418b9a37f2f1c6ab1ac3"/>
    <Option Name="Part" Val="xc7z020clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="SimulatorLanguage" Val="Verilog"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/parallella_7020_headless_gpiose_elink2.ipdefs/src"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/projects/epiphany/hdl/utils/delay_bus.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/projects/epiphany/hdl/utils/delay_bus.vhd"/>
          <Attr Name="ImportTime" Val="1434397009"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/projects/epiphany/hdl/utils/utils_pkg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/projects/epiphany/hdl/utils/utils_pkg.vhd"/>
          <Attr Name="ImportTime" Val="1435390436"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/projects/epiphany/hdl/utils/xclk_sync.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/projects/epiphany/hdl/utils/xclk_sync.vhd"/>
          <Attr Name="ImportTime" Val="1435390418"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/vid_packer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/vid_packer.vhd"/>
          <Attr Name="ImportTime" Val="1435406580"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/vid_debayer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/vid_debayer.vhd"/>
          <Attr Name="ImportTime" Val="1434737832"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/vid_40b_to_10b.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/vid_40b_to_10b.vhd"/>
          <Attr Name="ImportTime" Val="1434520340"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/vid_32b_to_8b.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/vid_32b_to_8b.vhd"/>
          <Attr Name="ImportTime" Val="1434695122"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/vid_32b_to_40b.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/vid_32b_to_40b.vhd"/>
          <Attr Name="ImportTime" Val="1434562503"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/mipi_ecc.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/mipi_ecc.vhd"/>
          <Attr Name="ImportTime" Val="1434397124"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/mipi_csi_pkg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/mipi_csi_pkg.vhd"/>
          <Attr Name="ImportTime" Val="1437493103"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/vid_crop.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/vid_crop.vhd"/>
          <Attr Name="ImportTime" Val="1437498969"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/projects/epiphany/hdl/utils/xclk_pulse.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/projects/epiphany/hdl/utils/xclk_pulse.vhd"/>
          <Attr Name="ImportTime" Val="1435390449"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/vid_pipeline.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/vid_pipeline.vhd"/>
          <Attr Name="ImportTime" Val="1436996464"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/slb_reg.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/slb_reg.vhd"/>
          <Attr Name="ImportTime" Val="1435390581"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/mipi_csi_pkt_recv.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/mipi_csi_pkt_recv.vhd"/>
          <Attr Name="ImportTime" Val="1435392039"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/mipi_csi_pkt_parse.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/mipi_csi_pkt_parse.vhd"/>
          <Attr Name="ImportTime" Val="1435415624"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/mipi_csi_phy.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/mipi_csi_phy.vhd"/>
          <Attr Name="ImportTime" Val="1434739819"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/axilite2slb.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/axilite2slb.vhd"/>
          <Attr Name="ImportTime" Val="1434808570"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/tmp/parallella/mipi_csi/hdl/mipi_csi_top.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl/mipi_csi_top.vhd"/>
          <Attr Name="ImportTime" Val="1435434263"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/elink2_top.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink2_top/elink2_top.bd"/>
          <Attr Name="ImportTime" Val="1418693813"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/hdl/elink2_top_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/hdl/elink2_top_wrapper.v"/>
          <Attr Name="ImportTime" Val="1435090715"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/elink_testbench.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink_testbench/elink_testbench.srcs/sources_1/bd/elink_testbench/elink_testbench.bd"/>
          <Attr Name="ImportTime" Val="1415202020"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_0/elink_testbench_axi_bram_ctrl_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink_testbench/elink_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_0/elink_testbench_axi_bram_ctrl_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1414530388"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_0/elink_testbench_blk_mem_gen_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink_testbench/elink_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_0/elink_testbench_blk_mem_gen_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1414530390"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_elink_gold_0_1/elink_testbench_elink_gold_0_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink_testbench/elink_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_elink_gold_0_1/elink_testbench_elink_gold_0_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1415202180"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_elink_gold_0_0/elink_testbench_elink_gold_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink_testbench/elink_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_elink_gold_0_0/elink_testbench_elink_gold_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1415137984"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_eio_tx_0_0/elink_testbench_eio_tx_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2_testbench/elink2_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_tx_0_0/elink_testbench_eio_tx_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1415358314"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_eCfg_0_2/elink_testbench_eCfg_0_2.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eCfg_0_2/elink_testbench_eCfg_0_2.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418693813"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_eio_tx_0_2/elink_testbench_eio_tx_0_2.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_tx_0_2/elink_testbench_eio_tx_0_2.upgrade_log"/>
          <Attr Name="ImportTime" Val="1416864789"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_eclock_0_2/elink_testbench_eclock_0_2.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eclock_0_2/elink_testbench_eclock_0_2.upgrade_log"/>
          <Attr Name="ImportTime" Val="1416589652"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_eio_rx_0_2/elink_testbench_eio_rx_0_2.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_rx_0_2/elink_testbench_eio_rx_0_2.upgrade_log"/>
          <Attr Name="ImportTime" Val="1416529095"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_ecfg_split_0_0/elink_testbench_ecfg_split_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_ecfg_split_0_0/elink_testbench_ecfg_split_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1415504670"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_eCfg_0_0/elink_testbench_eCfg_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eCfg_0_0/elink_testbench_eCfg_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1416434047"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_edistrib_0_0/elink_testbench_edistrib_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_edistrib_0_0/elink_testbench_edistrib_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1417495988"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_rx_0_0/elink_testbench_eproto_rx_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_rx_0_0/elink_testbench_eproto_rx_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418022398"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_earb_0_0/elink_testbench_earb_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_earb_0_0/elink_testbench_earb_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1416091556"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_tx_0_0/elink_testbench_eproto_tx_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_tx_0_0/elink_testbench_eproto_tx_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1416511102"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_emaxi_0_0/elink_testbench_emaxi_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_emaxi_0_0/elink_testbench_emaxi_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418692794"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_esaxi_0_0/elink_testbench_esaxi_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_esaxi_0_0/elink_testbench_esaxi_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1417817244"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_emesh_split_0_0/elink_testbench_emesh_split_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_emesh_split_0_0/elink_testbench_emesh_split_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1416038938"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_eproto_tx_0_0/elink2_top_eproto_tx_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink2_top/ip/elink2_top_eproto_tx_0_0/elink2_top_eproto_tx_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1416511101"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_eio_rx_0_0/elink2_top_eio_rx_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink2_top/ip/elink2_top_eio_rx_0_0/elink2_top_eio_rx_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1416529092"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_eio_tx_0_0/elink2_top_eio_tx_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink2_top/ip/elink2_top_eio_tx_0_0/elink2_top_eio_tx_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1416864788"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_eclock_0_0/elink2_top_eclock_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink2_top/ip/elink2_top_eclock_0_0/elink2_top_eclock_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1416589650"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_edistrib_0_0/elink2_top_edistrib_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink2_top/ip/elink2_top_edistrib_0_0/elink2_top_edistrib_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1417495983"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_esaxi_0_0/elink2_top_esaxi_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink2_top/ip/elink2_top_esaxi_0_0/elink2_top_esaxi_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1417817239"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_eproto_rx_0_0/elink2_top_eproto_rx_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink2_top/ip/elink2_top_eproto_rx_0_0/elink2_top_eproto_rx_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418022395"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_emaxi_0_0/elink2_top_emaxi_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink2new_testbench.srcs/sources_1/bd/elink2_top/ip/elink2_top_emaxi_0_0/elink2_top_emaxi_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418692791"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_axi_bram_ctrl_2_0/elink2_top_axi_bram_ctrl_2_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_bram_ctrl_2_0/elink2_top_axi_bram_ctrl_2_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694051"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_0/elink2_top_axi_protocol_converter_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_0/elink2_top_axi_protocol_converter_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694052"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_1/elink2_top_axi_protocol_converter_0_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_1/elink2_top_axi_protocol_converter_0_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694052"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_2/elink2_top_axi_protocol_converter_0_2.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_2/elink2_top_axi_protocol_converter_0_2.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694053"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_eCfg_0_0/elink2_top_eCfg_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eCfg_0_0/elink2_top_eCfg_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1421431760"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_earb_0_0/elink2_top_earb_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_earb_0_0/elink2_top_earb_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694053"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_ecfg_split_0_0/elink2_top_ecfg_split_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_ecfg_split_0_0/elink2_top_ecfg_split_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694054"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_emesh_split_0_0/elink2_top_emesh_split_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_emesh_split_0_0/elink2_top_emesh_split_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694055"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694057"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694058"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694059"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694060"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694061"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694062"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694062"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694071"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_util_vector_logic_0_0/elink2_top_util_vector_logic_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_util_vector_logic_0_0/elink2_top_util_vector_logic_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694072"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_1/elink_testbench_axi_bram_ctrl_0_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_1/elink_testbench_axi_bram_ctrl_0_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694075"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_2_2/elink_testbench_axi_bram_ctrl_2_2.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_2_2/elink_testbench_axi_bram_ctrl_2_2.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694076"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_0/elink_testbench_axi_protocol_converter_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_0/elink_testbench_axi_protocol_converter_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694076"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_1/elink_testbench_axi_protocol_converter_0_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_1/elink_testbench_axi_protocol_converter_0_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694077"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_2/elink_testbench_axi_protocol_converter_0_2.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_2/elink_testbench_axi_protocol_converter_0_2.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694077"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_0/elink_testbench_axi_traffic_controller_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_0/elink_testbench_axi_traffic_controller_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694077"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_1/elink_testbench_axi_traffic_controller_0_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_1/elink_testbench_axi_traffic_controller_0_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694078"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_1_0/elink_testbench_axi_traffic_controller_1_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_1_0/elink_testbench_axi_traffic_controller_1_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694078"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_1/elink_testbench_blk_mem_gen_0_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_1/elink_testbench_blk_mem_gen_0_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694084"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_0/elink_testbench_fifo_103x16_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_0/elink_testbench_fifo_103x16_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694091"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_1/elink_testbench_fifo_103x16_0_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_1/elink_testbench_fifo_103x16_0_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694091"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_0/elink_testbench_fifo_103x32_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_0/elink_testbench_fifo_103x32_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694092"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_1/elink_testbench_fifo_103x32_0_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_1/elink_testbench_fifo_103x32_0_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694093"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_2/elink_testbench_fifo_103x32_0_2.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_2/elink_testbench_fifo_103x32_0_2.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694094"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_generator_0_0/elink_testbench_fifo_generator_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7010_headless_nogpio_elink2/parallella_7010_headless_nogpio_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_generator_0_0/elink_testbench_fifo_generator_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1418694095"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_parallella_gpio_emio_0_0/elink2_top_parallella_gpio_emio_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_parallella_gpio_emio_0_0/elink2_top_parallella_gpio_emio_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1421445404"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/elink2_top/ip/elink2_top_parallella_i2c_0_0/elink2_top_parallella_i2c_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_parallella_i2c_0_0/elink2_top_parallella_i2c_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1421445404"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mp/v/parviv/archive_project_summary.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../archive_project_summary.txt"/>
          <Attr Name="ImportTime" Val="1426120582"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/projects/epiphany/hdl/utils/delay_line.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/projects/epiphany/hdl/utils/delay_line.vhd"/>
          <Attr Name="ImportTime" Val="1434396995"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/ome/tnt/projects/epiphany/hdl/utils/fifo_srl.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/projects/epiphany/hdl/utils/fifo_srl.vhd"/>
          <Attr Name="ImportTime" Val="1434396987"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/archive_project_summary.txt"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="elink2_top_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/parallella_timing.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/boards/parallella-I/constraints/parallella_timing.xdc"/>
          <Attr Name="ImportTime" Val="1422472545"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/parallella_z70x0_loc.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/boards/parallella-I/constraints/parallella_z70x0_loc.xdc"/>
          <Attr Name="ImportTime" Val="1422472545"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/parallella_z7020_loc.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/boards/parallella-I/constraints/parallella_z7020_loc.xdc"/>
          <Attr Name="ImportTime" Val="1422472545"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/parallella_rpi_cam.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_rpi_cam.xdc"/>
          <Attr Name="ImportTime" Val="1438532955"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/constraints/parallella_timing.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/elink_test/elink2new_tb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/test/elink_test/elink2new_tb.v"/>
          <Attr Name="ImportTime" Val="1415594873"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/hdl_sim/vid_crop_tb.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../home/tnt/tmp/parallella/mipi_csi/hdl_sim/vid_crop_tb.vhd"/>
          <Attr Name="ImportTime" Val="1437498959"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="elink2_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../../../../../../../../../../mnt/windowsC/Adapteva/Parallella/parallella-hwelink/fpga/projects-vivado/elink2new_testbench/elink_tb_behav.wcfg"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_0">
      <File Path="$PSRCDIR/sources_1/ip/ila_0/ila_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../parallella_7020_headless_gpiose_elink2.srcs/sources_1/ip/ila_0/ila_0.xci"/>
          <Attr Name="ImportTime" Val="1435433024"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="ila_0_synth_1" Type="Ft3:Synth" SrcSet="ila_0" Part="xc7z020clg400-1" ConstrsSet="ila_0" Description="Vivado Synthesis Defaults">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="ila_0" Description="Vivado Implementation Defaults" SynthRun="ila_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
  <HWSession Dir="hw_1" File="hw.xml"/>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val=""/>
    <MsgAttr Name="Severity" Val="INFO"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="16"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
  </MsgRule>
</Project>
