Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.24-s038_1, built Mon Apr 15 2019
Options: -files genus_synth.tcl -log genus_synth.log 
Date:    Sat Apr 22 22:49:23 2023
Host:    student06.cse.nd.edu (x86_64 w/Linux 3.10.0-1160.11.1.el7.x86_64) (4cores*8cpus*2physical cpus*Quad-Core AMD Opteron(tm) Processor 2356 512KB) (32845376KB)
OS:      Red Hat Enterprise Linux Server release 7.7 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (23 seconds elapsed).

#@ Processing -files option
@genus 1> source genus_synth.tcl
#@ Begin verbose source genus_synth.tcl
@file(genus_synth.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Quad-Core AMD Opteron(tm) Processor 2356
model name	: Quad-Core AMD Opteron(tm) Processor 2356
model name	: Quad-Core AMD Opteron(tm) Processor 2356
model name	: Quad-Core AMD Opteron(tm) Processor 2356
model name	: Quad-Core AMD Opteron(tm) Processor 2356
model name	: Quad-Core AMD Opteron(tm) Processor 2356
model name	: Quad-Core AMD Opteron(tm) Processor 2356
model name	: Quad-Core AMD Opteron(tm) Processor 2356
cpu MHz		: 2300.000
cpu MHz		: 2300.000
cpu MHz		: 2300.000
cpu MHz		: 2300.000
cpu MHz		: 2300.000
cpu MHz		: 2300.000
cpu MHz		: 2300.000
cpu MHz		: 2300.000
@file(genus_synth.tcl) 8: puts "Hostname : [info hostname]"
Hostname : student06.cse.nd.edu
@file(genus_synth.tcl) 15: set DESIGN controller
@file(genus_synth.tcl) 16: set GEN_EFF medium
@file(genus_synth.tcl) 17: set MAP_OPT_EFF high
@file(genus_synth.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(genus_synth.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(genus_synth.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(genus_synth.tcl) 21: set _LOG_PATH logs_${DATE}
@file(genus_synth.tcl) 22: exec mkdir -p $_LOG_PATH
@file(genus_synth.tcl) 24: set_db / .init_lib_search_path {.} 
  Setting attribute of root '/': 'init_lib_search_path' = .
@file(genus_synth.tcl) 25: set_db / .script_search_path {.} 
  Setting attribute of root '/': 'script_search_path' = .
@file(genus_synth.tcl) 26: set_db / .init_hdl_search_path {.} 
  Setting attribute of root '/': 'init_hdl_search_path' = .
@file(genus_synth.tcl) 35: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(genus_synth.tcl) 42: read_libs muddlib.lib

Threads Configured:3
Warning : Invalid value specified. [LBR-531]
        : Illegal value '1v' defined for attribute 'voltage_unit'. The attribute will be ignored. (File /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8/muddlib.lib, Line 15)
        : Invalid value found for the attribute. Correct as per Liberty syntax.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'fudge' encountered. Ignoring (File /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8/muddlib.lib, Line 85)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'cap' encountered. Ignoring (File /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8/muddlib.lib, Line 90)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'res' encountered. Ignoring (File /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8/muddlib.lib, Line 92)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'length_10k' encountered. Ignoring (File /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8/muddlib.lib, Line 97)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'length_top' encountered. Ignoring (File /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8/muddlib.lib, Line 98)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'length_5k' encountered. Ignoring (File /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8/muddlib.lib, Line 102)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'length_2k' encountered. Ignoring (File /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8/muddlib.lib, Line 103)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'length_1k' encountered. Ignoring (File /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8/muddlib.lib, Line 104)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'length_500' encountered. Ignoring (File /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8/muddlib.lib, Line 105)
Info    : Missing library level attribute. [LBR-516]
        : 'voltage_unit' unit not found in the library. Assuming '1 V'  (File /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8/muddlib.lib, Line 8)
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8/muddlib.lib, Line 8)

  Message Summary for Library muddlib.lib:
  ****************************************
  Invalid value specified. [LBR-531]: 1
  Missing library level attribute. [LBR-516]: 2
  An unsupported construct was detected in this library. [LBR-40]: 9
  ****************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 5.000000, 25.000000) in library 'muddlib.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
@file(genus_synth.tcl) 43: read_physical -lef muddlib.lef
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'mux2_c_1x' has non-zero origin (-8399, 0).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'latch_c_1x' has non-zero origin (3000, 0).

  According to lef_library, there are total 3 routing layers [ V(1) / H(2) ]

Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'c' and 's' in libcell 'fulladder' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'c' and 's' in libcell 'fulladder' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'c' and 's' in libcell 'fulladder' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'c' and 's' in libcell 'fulladder'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'c' and 's' in libcell 'fulladder' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'b' and 's' in libcell 'fulladder' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'b' and 's' in libcell 'fulladder' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'b' and 's' in libcell 'fulladder' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'b' and 's' in libcell 'fulladder'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'b' and 's' in libcell 'fulladder' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'a' and 's' in libcell 'fulladder' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'a' and 's' in libcell 'fulladder' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'a' and 's' in libcell 'fulladder'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 's' and 'y' in libcell 'mux2_c_1x'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
@file(genus_synth.tcl) 55: read_hdl datapath/processor_multi.sv -language sv
            Reading Verilog file 'datapath/processor_multi.sv'
  initial
        |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file 'datapath/processor_multi.sv' on line 87, column 9.
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
      reset <= 1; # 22; reset <= 0;
                     |
Warning : Ignoring delay specifier. [VLOGPT-35]
        : in file 'datapath/processor_multi.sv' on line 89, column 22.
        : A delay specifier, either in an assignment or as a separate statement, is not synthesizable.  This warning is issued only once per module.
          $finish;
                 |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Call to system task '$finish' in file 'datapath/processor_multi.sv' on line 107, column 18.
          $stop;
               |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Call to system task '$stop' in file 'datapath/processor_multi.sv' on line 110, column 16.
  initial
        |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file 'datapath/processor_multi.sv' on line 138, column 9.
@file(genus_synth.tcl) 56: elaborate $DESIGN
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'controller' from file 'datapath/processor_multi.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'decoder' from file 'datapath/processor_multi.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mainfsm' from file 'datapath/processor_multi.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'flopr_WIDTH4' from file 'datapath/processor_multi.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'zero' [4] doesn't match the width of right hand side [32] in assignment in file 'datapath/processor_multi.sv' on line 524.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mux2_WIDTH4' from file 'datapath/processor_multi.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'flop_WIDTH4' from file 'datapath/processor_multi.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'latch_WIDTH4' from file 'datapath/processor_multi.sv'.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'q' in file 'datapath/processor_multi.sv' on line 556, column 40.
        : Use 'set_attribute hdl_error_on_latch true' to issue an error when a latch is inferred. Use 'set_attribute hdl_latch_keep_feedback true' to infer combinational logic rather than a latch when a variable is explicitly assigned to itself.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'condlogic' from file 'datapath/processor_multi.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'flopenr_WIDTH1' from file 'datapath/processor_multi.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'zero' [1] doesn't match the width of right hand side [32] in assignment in file 'datapath/processor_multi.sv' on line 512.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mux3_WIDTH1' from file 'datapath/processor_multi.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'flop_WIDTH1' from file 'datapath/processor_multi.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'latch_WIDTH1' from file 'datapath/processor_multi.sv'.
Info    : Latch inferred.  [CDFG2G-616]
        : Latch inferred for variable 'q' in file 'datapath/processor_multi.sv' on line 556, column 40.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'condcheck' from file 'datapath/processor_multi.sv'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'flopr_WIDTH1' from file 'datapath/processor_multi.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'zero' [1] doesn't match the width of right hand side [32] in assignment in file 'datapath/processor_multi.sv' on line 524.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mux2_WIDTH1' from file 'datapath/processor_multi.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'controller'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            22             31                                      elaborate
@file(genus_synth.tcl) 57: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(genus_synth.tcl) 58: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:39 (Apr22) |  163.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:07(00:00:08) | 100.0(100.0) |   22:49:47 (Apr22) |  228.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(genus_synth.tcl) 62: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'controller'

No empty modules in design 'controller'

  Done Checking the design.
@file(genus_synth.tcl) 68: read_sdc constraints.sdc
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:controller/create_clock_delay_domain_1_ph1_R_0'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:controller/create_clock_delay_domain_1_ph1_F_0'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'set_fix_hold'
        : The 'read_sdc' command encountered a problem while trying to evaluate a command in the SDC file.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '43' of the SDC file 'constraints.sdc': invalid command name 'set_fix_hold'.
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Warning : Unsupported SDC command. [SDC-200] [set_fix_multiple_port_nets]
        : The 'set_fix_multiple_port_nets' command on line '48' of the SDC file 'constraints.sdc' is not supported.
        : The current version of Genus does not support this SDC command and ignores it. However, future versions may be enhanced to support this command. This SDC command will be added to the Tcl variable $::dc::sdc_unsupported_commands_write_sdc. The contents of this variable will be written out during write_sdc.
            Reading file '/escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8/constraints.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "load_of"                  - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_fix_multiple_port_nets" - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
@file(genus_synth.tcl) 69: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 1
@file(genus_synth.tcl) 72: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Apr22-22:49:46
@file(genus_synth.tcl) 77: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Apr22-22:49:46
@file(genus_synth.tcl) 95: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(genus_synth.tcl) 96: syn_generic
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'top' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5k' is non-monotonic.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.85 ohm (from lef_library)
Site size           : 29.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000186  
metal2          V         1.00        0.000138  
metal3          H         1.00        0.000103  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         0.100000  
metal2          V         1.00         0.100000  
metal3          H         1.00         0.033333  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.900000  
metal2          V         1.00         0.900000  
metal3          H         1.00         1.500000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'controller' to generic gates using 'medium' effort.
  Setting attribute of design 'controller': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:47 (Apr22) |  228.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.85 ohm (from lef_library)
Site size           : 29.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000186  
metal2          V         1.00        0.000138  
metal3          H         1.00        0.000103  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         0.100000  
metal2          V         1.00         0.100000  
metal3          H         1.00         0.033333  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.900000  
metal2          V         1.00         0.900000  
metal3          H         1.00         1.500000  

Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'controller'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'cc' in module 'condlogic' would be automatically ungrouped based on datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. You can control auto ungrouping using the root-level attribute 'auto_ungroup'. You can skip individual instances or modules using the attribute 'ungroup_ok'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rmux' in module 'flopr_WIDTH1' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'condreg' in module 'condlogic' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rmux' in module 'flopr_WIDTH4' would be automatically ungrouped based on datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'statereg' in module 'mainfsm' would be automatically ungrouped based on datapath connectivity.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'controller'.
      Removing temporary intermediate hierarchies under controller
              Optimizing muxes in design 'condlogic'.
              Optimizing muxes in design 'mainfsm'.
              Optimizing muxes in design 'mux3_WIDTH1'.
              Optimizing muxes in design 'mux3_WIDTH1_25'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.85 ohm (from lef_library)
Site size           : 29.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000186  
metal2          V         1.00        0.000138  
metal3          H         1.00        0.000103  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         0.100000  
metal2          V         1.00         0.100000  
metal3          H         1.00         0.033333  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.900000  
metal2          V         1.00         0.900000  
metal3          H         1.00         1.500000  

Mapper: Libraries have:
	domain _default_: 15 combo usable cells and 1 sequential usable cells
      Mapping 'controller'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'enrmux' in module 'flopenr_WIDTH1' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'enrmux' in module 'flopenr_WIDTH1_18' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'statereg_f' in module 'mainfsm' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'f' in module 'flopenr_WIDTH1_18' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'condreg_f' in module 'condlogic' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'f' in module 'flopenr_WIDTH1' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'flagreg1' in module 'condlogic' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'flagreg0' in module 'condlogic' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'fsm' in module 'decoder' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'fsm_statereg_f_slave' in module 'decoder' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'fsm_statereg_f_master' in module 'decoder' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'flagreg0_f_slave' in module 'condlogic' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'flagreg0_f_master' in module 'condlogic' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'condreg_f_slave' in module 'condlogic' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'condreg_f_master' in module 'condlogic' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'flagreg1_f_slave' in module 'condlogic' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'flagreg1_f_master' in module 'condlogic' would be automatically ungrouped.
          There are 17 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'cl' in module 'controller' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) controller...
          Done structuring (delay-based) controller
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
          Structuring (delay-based) logic partition in decoder...
            Starting partial collapsing  cb_oseq
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in decoder
        Mapping logic partition in decoder...
          Structuring (delay-based) logic partition in controller...
            Starting partial collapsing  cb_oseq_41
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in controller
        Mapping logic partition in controller...
          Structuring (delay-based) logic partition in controller...
          Done structuring (delay-based) logic partition in controller
        Mapping logic partition in controller...
          Structuring (delay-based) logic partition in decoder...
          Done structuring (delay-based) logic partition in decoder
        Mapping logic partition in decoder...
 
Global mapping target info
==========================
Cost Group 'ph1' target slack:   266 ps
Target path end-point (Port: controller/PCWrite)

                Pin                             Type          Fanout  Load Arrival   
                                                                      (fF)   (ps)    
-------------------------------------------------------------------------------------
(clock ph1)                           <<<  launch                                0 R 
dec
  cb_seqi
    fsm_statereg_f_slave_q_reg[2]/ena                                                
    fsm_statereg_f_slave_q_reg[2]/q   (u)  unmapped_latch         10 252.0           
  cb_seqi/fsm_g229_in_1 
  cb_oseqi/cb_seqi_fsm_g229_in_1 
    g951/in_1                                                                        
    g951/z                            (u)  unmapped_complex2       2  50.4           
    g953/in_0                                                                        
    g953/z                            (u)  unmapped_nand2          1  24.9           
    g928/in_1                                                                        
    g928/z                            (u)  unmapped_complex2       2  50.4           
    g898/in_1                                                                        
    g898/z                            (u)  unmapped_or2            1  25.2           
    g882/in_1                                                                        
    g882/z                            (u)  unmapped_nand2          1  24.9           
  cb_oseqi/PCS 
dec/PCS 
cb_oseqi/dec_PCS 
  g239/in_1                                                                          
  g239/z                              (u)  unmapped_nand2          1  25.2           
  g230/in_1                                                                          
  g230/z                              (u)  unmapped_complex2       1  52.1           
cb_oseqi/PCWrite 
PCWrite                               <<<  interconnect                              
                                           out port                                  
(constraints.sdc_line_37)                  ext delay                                 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ph1)                                capture                           10000 R 
-------------------------------------------------------------------------------------
Cost Group   : 'ph1' (path_group 'ph1')
Start-point  : dec/cb_seqi/fsm_statereg_f_slave_q_reg[2]/ena
End-point    : PCWrite

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4263ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'dec' in module 'controller' would be automatically ungrouped.
          There are 1 hierarchical instances automatically ungrouped.
PBS_Generic_Opt-Post - Elapsed_Time 2, CPU_Time 1.9745549999999987
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:47 (Apr22) |  228.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:01(00:00:02) | 100.0(100.0) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:47 (Apr22) |  228.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:01(00:00:02) | 100.0(100.0) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       156    117800       228
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       130     38859       228
##>G:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'controller' to generic gates.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             2              2                                      syn_generic
@file(genus_synth.tcl) 97: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(genus_synth.tcl) 98: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:39 (Apr22) |  163.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:07(00:00:08) |  78.0( 80.0) |   22:49:47 (Apr22) |  228.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:01(00:00:02) |  22.0( 20.0) |   22:49:49 (Apr22) |  228.1 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(genus_synth.tcl) 99: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
@file(genus_synth.tcl) 100: write_snapshot -outdir $_REPORTS_PATH -tag generic
        Computing arrivals and requireds.


Working Directory = /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8
QoS Summary for controller
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                     5,614
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                     5,614
  I2O (ps):                     7,226
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                         0
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     41,681
Total Cell Area:               41,681
Leaf Instances:                   130
Total Instances:                  130
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09
Real Runtime (h:m:s):        00:00:10
CPU  Elapsed (h:m:s):        00:00:24
Real Elapsed (h:m:s):        00:00:15
Memory (MB):                   617.26
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:10
Total Memory (MB):     617.26
Executable Version:    17.24-s038_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'controller'.
        : Use 'report timing -lint' for more information.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design design:controller has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Error   : Could not perform a meaningful RTL power analysis. [PA-9] [::legacy::get_attribute]
        : The library has no usable flops.
        : Make sure that you have a library that contains the above specified cell or cells to create power models for unmapped gates in the netlist. A library cell is considered not usable if it has a 'dont_use' or a 'dont_touch' attribute set to 'true' in the .lib files. In this case, use 'set_attribute preserve false <libcell>' and 'set_attribute avoid false <libcell>' to make the cell usable.
Finished exporting design database to file 'reports_Apr22-22:49:46/generic_controller.db' for 'controller' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(genus_synth.tcl) 101: report_summary -directory $_REPORTS_PATH


Working Directory = /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8
QoS Summary for controller
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                     5,614
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                     5,614
  I2O (ps):                     7,226
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                         0
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                     41,681
Total Cell Area:               41,681
Leaf Instances:                   130
Total Instances:                  130
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09
Real Runtime (h:m:s):        00:00:10
CPU  Elapsed (h:m:s):        00:00:24
Real Elapsed (h:m:s):        00:00:15
Memory (MB):                   617.26
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:11
Total Memory (MB):     617.26
Executable Version:    17.24-s038_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(genus_synth.tcl) 112: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(genus_synth.tcl) 113: syn_map
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.85 ohm (from lef_library)
Site size           : 29.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000186  
metal2          V         1.00        0.000138  
metal3          H         1.00        0.000103  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         0.100000  
metal2          V         1.00         0.100000  
metal3          H         1.00         0.033333  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.900000  
metal2          V         1.00         0.900000  
metal3          H         1.00         1.500000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'controller' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 15 combo usable cells and 1 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:47 (Apr22) |  228.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:01(00:00:02) | 100.0( 66.7) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:01) |   0.0( 33.3) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:47 (Apr22) |  228.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:01(00:00:02) | 100.0( 66.7) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:01) |   0.0( 33.3) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.85 ohm (from lef_library)
Site size           : 29.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000186  
metal2          V         1.00        0.000138  
metal3          H         1.00        0.000103  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         0.100000  
metal2          V         1.00         0.100000  
metal3          H         1.00         0.033333  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.900000  
metal2          V         1.00         0.900000  
metal3          H         1.00         1.500000  

Mapper: Libraries have:
	domain _default_: 15 combo usable cells and 1 sequential usable cells
      Mapping 'controller'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) controller...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) controller
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'ph1' target slack:   262 ps
Target path end-point (Port: controller/PCWrite)

             Pin                          Type          Fanout Load Arrival   
                                                               (fF)   (ps)    
------------------------------------------------------------------------------
(clock ph1)                     <<<  launch                               0 R 
cl_condreg_f_slave_q_reg[0]/ena                                               
cl_condreg_f_slave_q_reg[0]/q   (u)  unmapped_latch          3 74.7           
g1357/in_1                                                                    
g1357/z                         (u)  unmapped_nand2          1 25.2           
g1341/in_1                                                                    
g1341/z                         (u)  unmapped_complex2       1 25.2           
g1300/in_1                                                                    
g1300/z                         (u)  unmapped_complex2       2 50.4           
g1289/in_1                                                                    
g1289/z                         (u)  unmapped_or2            1 25.2           
g1282/in_1                                                                    
g1282/z                         (u)  unmapped_nand2          1 24.9           
g1276/in_1                                                                    
g1276/z                         (u)  unmapped_complex2       1 52.1           
PCWrite                         <<<  interconnect                             
                                     out port                                 
(constraints.sdc_line_37)            ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ph1)                          capture                          10000 R 
------------------------------------------------------------------------------
Cost Group   : 'ph1' (path_group 'ph1')
Start-point  : cl_condreg_f_slave_q_reg[0]/ena
End-point    : PCWrite

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4482ps.
 
          Restructuring (delay-based) controller...
          Done restructuring (delay-based) controller
        Optimizing component controller...
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
Multi-threaded Technology Mapping (8 threads, 8 of 8 CPUs usable)
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                Pin                          Type       Fanout  Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock ph1)                               launch                                      0 R 
dec_fsm_statereg_f_slave_q_reg[2]/ph                                    0             0 R 
dec_fsm_statereg_f_slave_q_reg[2]/q       latch_c_1x         7 209.6 1346 +1706    1706 R 
g1867/b                                                                      +0    1706   
g1867/y                                   nor2_2x            4  82.5  538  +831    2537 F 
g1846/c                                                                      +0    2537   
g1846/y                                   a2o1_1x            1  43.2  350  +847    3384 F 
g1776/b                                                                      +0    3384   
g1776/y                                   nor2_2x            2  75.6  402  +537    3921 R 
g1772/a                                                                      +0    3921   
g1772/y                                   nand3_1x           1  32.2  256  +380    4301 F 
g1770/c                                                                      +0    4301   
g1770/y                                   nand3_1x           1  52.1  389  +499    4801 R 
PCWrite                              <<<  interconnect                389    +0    4801 R 
                                          out port                           +0    4801 R 
(constraints.sdc_line_37)                 ext delay                        +500    5301 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ph1)                               capture                                 10000 R 
------------------------------------------------------------------------------------------
Cost Group   : 'ph1' (path_group 'ph1')
Timing slack :    4699ps 
Start-point  : dec_fsm_statereg_f_slave_q_reg[2]/ph
End-point    : PCWrite

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                63223        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           ph1               262     4699             10000 

 
Global incremental target info
==============================
Cost Group 'ph1' target slack:   176 ps
Target path end-point (Port: controller/PCWrite)

                Pin                          Type       Fanout  Load Arrival   
                                                                (fF)   (ps)    
-------------------------------------------------------------------------------
(clock ph1)                          <<<  launch                           0 R 
dec_fsm_statereg_f_slave_q_reg[2]/ph                                           
dec_fsm_statereg_f_slave_q_reg[2]/q       latch_c_1x         7 209.6           
g1867/b                                                                        
g1867/y                                   nor2_2x            4  82.5           
g1846/c                                                                        
g1846/y                                   a2o1_1x            1  43.2           
g1776/b                                                                        
g1776/y                                   nor2_2x            2  75.6           
g1772/a                                                                        
g1772/y                                   nand3_1x           1  32.2           
g1770/c                                                                        
g1770/y                                   nand3_1x           1  52.1           
PCWrite                              <<<  interconnect                         
                                          out port                             
(constraints.sdc_line_37)                 ext delay                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ph1)                               capture                      10000 R 
-------------------------------------------------------------------------------
Cost Group   : 'ph1' (path_group 'ph1')
Start-point  : dec_fsm_statereg_f_slave_q_reg[2]/ph
End-point    : PCWrite

The global mapper estimates a slack for this path of 3288ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                Pin                          Type       Fanout  Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock ph1)                               launch                                      0 R 
dec_fsm_statereg_f_slave_q_reg[2]/ph                                    0             0 R 
dec_fsm_statereg_f_slave_q_reg[2]/q       latch_c_1x         7 209.6 1346 +1706    1706 R 
g1867/b                                                                      +0    1706   
g1867/y                                   nor2_2x            4  82.5  538  +831    2537 F 
g1846/c                                                                      +0    2537   
g1846/y                                   a2o1_1x            1  43.2  350  +847    3384 F 
g1776/b                                                                      +0    3384   
g1776/y                                   nor2_2x            2  75.6  402  +537    3921 R 
g1772/a                                                                      +0    3921   
g1772/y                                   nand3_1x           1  32.2  256  +380    4301 F 
g1770/c                                                                      +0    4301   
g1770/y                                   nand3_1x           1  52.1  389  +499    4801 R 
PCWrite                              <<<  interconnect                389    +0    4801 R 
                                          out port                           +0    4801 R 
(constraints.sdc_line_37)                 ext delay                        +500    5301 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ph1)                               capture                                 10000 R 
------------------------------------------------------------------------------------------
Cost Group   : 'ph1' (path_group 'ph1')
Timing slack :    4699ps 
Start-point  : dec_fsm_statereg_f_slave_q_reg[2]/ph
End-point    : PCWrite

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               63223        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           ph1               176     4699             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 0.8433349999999997
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:47 (Apr22) |  228.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:01(00:00:02) |  70.1( 50.0) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:01) |   0.0( 25.0) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:12) |  00:00:00(00:00:01) |  29.9( 25.0) |   22:49:51 (Apr22) |  228.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/controller/fv_map.fv.json' for netlist 'fv/controller/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/controller/rtl_to_fv_map.do'.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:47 (Apr22) |  228.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:01(00:00:02) |  41.0( 40.0) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:01) |   0.0( 20.0) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:12) |  00:00:00(00:00:01) |  17.5( 20.0) |   22:49:51 (Apr22) |  228.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:13) |  00:00:02(00:00:01) |  41.5( 20.0) |   22:49:53 (Apr22) |  243.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:47 (Apr22) |  228.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:01(00:00:02) |  41.0( 33.3) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:01) |   0.0( 16.7) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:12) |  00:00:00(00:00:01) |  17.5( 16.7) |   22:49:51 (Apr22) |  228.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:13) |  00:00:02(00:00:01) |  41.5( 16.7) |   22:49:53 (Apr22) |  243.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:14) |  00:00:00(00:00:01) |   0.0( 16.7) |   22:49:53 (Apr22) |  243.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:controller ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:47 (Apr22) |  228.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:01(00:00:02) |  41.0( 33.3) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:01) |   0.0( 16.7) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:12) |  00:00:00(00:00:01) |  17.5( 16.7) |   22:49:51 (Apr22) |  228.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:13) |  00:00:02(00:00:01) |  41.5( 16.7) |   22:49:53 (Apr22) |  243.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:14) |  00:00:00(00:00:01) |   0.0( 16.7) |   22:49:53 (Apr22) |  243.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:53 (Apr22) |  243.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                 63223        0         0        31        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                63223        0         0        31        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                  63223        0         0        31        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:47 (Apr22) |  228.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:01(00:00:02) |  41.0( 33.3) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:01) |   0.0( 16.7) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:12) |  00:00:00(00:00:01) |  17.5( 16.7) |   22:49:51 (Apr22) |  228.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:13) |  00:00:02(00:00:01) |  41.5( 16.7) |   22:49:53 (Apr22) |  243.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:14) |  00:00:00(00:00:01) |   0.0( 16.7) |   22:49:53 (Apr22) |  243.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:53 (Apr22) |  243.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:53 (Apr22) |  243.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:47 (Apr22) |  228.1 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:01(00:00:02) |  41.0( 33.3) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:49 (Apr22) |  228.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:01) |   0.0( 16.7) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:50 (Apr22) |  228.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:00:12) |  00:00:00(00:00:01) |  17.5( 16.7) |   22:49:51 (Apr22) |  228.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:13) |  00:00:02(00:00:01) |  41.5( 16.7) |   22:49:53 (Apr22) |  243.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:14) |  00:00:00(00:00:01) |   0.0( 16.7) |   22:49:53 (Apr22) |  243.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:53 (Apr22) |  243.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:53 (Apr22) |  243.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:53 (Apr22) |  243.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       130     38859       228
##>M:Pre Cleanup                        0         -         -       130     38859       228
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       113     32140       243
##>M:Const Prop                         0      4698         0       113     32140       243
##>M:Cleanup                            0      4698         0       113     32140       243
##>M:MBCI                               0         -         -       113     32140       243
##>M:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'controller'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             3              4                                      syn_map
@file(genus_synth.tcl) 114: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(genus_synth.tcl) 115: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:39 (Apr22) |  163.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:07(00:00:08) |  59.2( 57.1) |   22:49:47 (Apr22) |  228.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:01(00:00:02) |  16.7( 14.3) |   22:49:49 (Apr22) |  228.1 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:14) |  00:00:02(00:00:04) |  24.1( 28.6) |   22:49:53 (Apr22) |  243.0 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(genus_synth.tcl) 116: write_snapshot -outdir $_REPORTS_PATH -tag map
        Computing arrivals and requireds.


Working Directory = /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8
QoS Summary for controller
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                     5,614           4,699
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                     5,614           4,699
  I2O (ps):                     7,226           7,670
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                         0               0
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     41,681          32,141
Total Cell Area:               41,681          32,141
Leaf Instances:                   130             113
Total Instances:                  130             113
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:03
Real Runtime (h:m:s):        00:00:10        00:00:04
CPU  Elapsed (h:m:s):        00:00:24        00:00:27
Real Elapsed (h:m:s):        00:00:15        00:00:19
Memory (MB):                   617.26          619.08
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:14
Total Memory (MB):     619.08
Executable Version:    17.24-s038_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'controller'.
        : Use 'report timing -lint' for more information.
Finished exporting design database to file 'reports_Apr22-22:49:46/map_controller.db' for 'controller' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:01, real = 00:01).
@file(genus_synth.tcl) 117: report_summary -directory $_REPORTS_PATH


Working Directory = /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8
QoS Summary for controller
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                     5,614           4,699
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                     5,614           4,699
  I2O (ps):                     7,226           7,670
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                  no_value        no_value
  I2R (ps):                  no_value        no_value
  R2O (ps):                         0               0
  I2O (ps):                         0               0
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0
Cell Area:                     41,681          32,141
Total Cell Area:               41,681          32,141
Leaf Instances:                   130             113
Total Instances:                  130             113
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:03
Real Runtime (h:m:s):        00:00:10        00:00:04
CPU  Elapsed (h:m:s):        00:00:24        00:00:27
Real Elapsed (h:m:s):        00:00:15        00:00:19
Memory (MB):                   617.26          619.08
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:15
Total Memory (MB):     619.08
Executable Version:    17.24-s038_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(genus_synth.tcl) 118: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(genus_synth.tcl) 122: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Apr22-22:49:46/rtl2intermediate.lec.do'.
@file(genus_synth.tcl) 134: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(genus_synth.tcl) 135: syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.85 ohm (from lef_library)
Site size           : 29.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000186  
metal2          V         1.00        0.000138  
metal3          H         1.00        0.000103  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         0.100000  
metal2          V         1.00         0.100000  
metal3          H         1.00         0.033333  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.900000  
metal2          V         1.00         0.900000  
metal3          H         1.00         1.500000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'controller' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                 63223        0         0        31        0
 const_prop                63223        0         0        31        0
 simp_cc_inputs            63204        0         0        31        0
 hi_fo_buf                 63204        0         0        31        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                63204        0         0        31        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  63204        0         0        31        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap              64107        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
      drc_buf_sp         2  (        0 /        1 )  0.00
        drc_bufs         2  (        1 /        1 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  64107        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 64107        0         0         0        0
 rem_inv                   62001        0         0         0        0
 gate_comp                 61663        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         8  (        6 /        6 )  0.03
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         2  (        2 /        2 )  0.03
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area         9  (        0 /        9 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         2  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                61663        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  61663        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  61663        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 61663        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         2  (        0 /        0 )  0.01
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.02
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         9  (        0 /        9 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                61663        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  61663        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'controller'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             2              3                                      syn_opt
@file(genus_synth.tcl) 136: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
        Computing arrivals and requireds.


Working Directory = /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8
QoS Summary for controller
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                     5,614           4,699           4,567
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                     5,614           4,699           4,567
  I2O (ps):                     7,226           7,670           7,670
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                         0               0               0
  I2O (ps):                         0               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     41,681          32,141          31,687
Total Cell Area:               41,681          32,141          31,687
Leaf Instances:                   130             113             108
Total Instances:                  130             113             108
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:03        00:00:02
Real Runtime (h:m:s):        00:00:10        00:00:04        00:00:03
CPU  Elapsed (h:m:s):        00:00:24        00:00:27        00:00:29
Real Elapsed (h:m:s):        00:00:15        00:00:19        00:00:22
Memory (MB):                   617.26          619.08          616.08
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:17
Total Memory (MB):     616.08
Executable Version:    17.24-s038_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'controller'.
        : Use 'report timing -lint' for more information.
Finished exporting design database to file 'reports_Apr22-22:49:46/syn_opt_controller.db' for 'controller' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(genus_synth.tcl) 137: report_summary -directory $_REPORTS_PATH


Working Directory = /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8
QoS Summary for controller
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                     5,614           4,699           4,567
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                     5,614           4,699           4,567
  I2O (ps):                     7,226           7,670           7,670
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                  no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value
  R2O (ps):                         0               0               0
  I2O (ps):                         0               0               0
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0
Cell Area:                     41,681          32,141          31,687
Total Cell Area:               41,681          32,141          31,687
Leaf Instances:                   130             113             108
Total Instances:                  130             113             108
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:03        00:00:02
Real Runtime (h:m:s):        00:00:10        00:00:04        00:00:03
CPU  Elapsed (h:m:s):        00:00:24        00:00:27        00:00:29
Real Elapsed (h:m:s):        00:00:15        00:00:19        00:00:22
Memory (MB):                   617.26          619.08          616.08
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:17
Total Memory (MB):     616.08
Executable Version:    17.24-s038_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(genus_synth.tcl) 139: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(genus_synth.tcl) 140: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:39 (Apr22) |  163.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:07(00:00:08) |  50.7( 47.1) |   22:49:47 (Apr22) |  228.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:01(00:00:02) |  14.3( 11.8) |   22:49:49 (Apr22) |  228.1 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:14) |  00:00:02(00:00:04) |  20.6( 23.5) |   22:49:53 (Apr22) |  243.0 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:17) |  00:00:02(00:00:03) |  14.5( 17.6) |   22:49:56 (Apr22) |  243.0 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(genus_synth.tcl) 145: write_snapshot -outdir $_REPORTS_PATH -tag final
        Computing arrivals and requireds.


Working Directory = /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8
QoS Summary for controller
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                     5,614           4,699           4,567           4,567
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                     5,614           4,699           4,567           4,567
  I2O (ps):                     7,226           7,670           7,670           7,670
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                         0               0               0               0
  I2O (ps):                         0               0               0               0
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                     41,681          32,141          31,687          31,687
Total Cell Area:               41,681          32,141          31,687          31,687
Leaf Instances:                   130             113             108             108
Total Instances:                  130             113             108             108
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:03        00:00:02        00:00:00
Real Runtime (h:m:s):        00:00:10        00:00:04        00:00:03        00:00:00
CPU  Elapsed (h:m:s):        00:00:24        00:00:27        00:00:29        00:00:29
Real Elapsed (h:m:s):        00:00:15        00:00:19        00:00:22        00:00:22
Memory (MB):                   617.26          619.08          616.08          616.08
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:17
Total Memory (MB):     616.08
Executable Version:    17.24-s038_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'controller'.
        : Use 'report timing -lint' for more information.
Finished exporting design database to file 'reports_Apr22-22:49:46/final_controller.db' for 'controller' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(genus_synth.tcl) 146: report_summary -directory $_REPORTS_PATH


Working Directory = /escnfs/courses/fa22-cse-40462.01/dropbox/dgarci23/mips8
QoS Summary for controller
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                     5,614           4,699           4,567           4,567
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                     5,614           4,699           4,567           4,567
  I2O (ps):                     7,226           7,670           7,670           7,670
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                           0               0               0               0
  R2R (ps):                  no_value        no_value        no_value        no_value
  I2R (ps):                  no_value        no_value        no_value        no_value
  R2O (ps):                         0               0               0               0
  I2O (ps):                         0               0               0               0
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                      0               0               0               0
Cell Area:                     41,681          32,141          31,687          31,687
Total Cell Area:               41,681          32,141          31,687          31,687
Leaf Instances:                   130             113             108             108
Total Instances:                  130             113             108             108
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:09        00:00:03        00:00:02        00:00:00
Real Runtime (h:m:s):        00:00:10        00:00:04        00:00:03        00:00:00
CPU  Elapsed (h:m:s):        00:00:24        00:00:27        00:00:29        00:00:29
Real Elapsed (h:m:s):        00:00:15        00:00:19        00:00:22        00:00:22
Memory (MB):                   617.26          619.08          616.08          616.08
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:18
Total Memory (MB):     616.08
Executable Version:    17.24-s038_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(genus_synth.tcl) 147: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_m.v
@file(genus_synth.tcl) 148: write_design -innovus
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node.
Exporting design data for 'controller' to genus_invs_des/genus...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: genus_invs_des/genus.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: genus_invs_des/genus.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: genus_invs_des/genus.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: genus_invs_des/genus.mmmc.tcl
No loop breaker instances found (cdn_loop_breaker).
File genus_invs_des//genus.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file genus_invs_des//genus.default_emulate_constraint_mode.sdc has been written
Info: file genus_invs_des//genus.default_emulate_constraint_mode.sdc has been written
Info    : Design has no library or power domains. [INVS_MSV-301]
        : No power domains will be created for Innovus.
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: genus_invs_des/genus.mode
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: genus_invs_des/genus.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Innovus: genus_invs_des/genus.invs_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: genus_invs_des/genus.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: genus_invs_des/genus.genus_setup.tcl
** To load the database source genus_invs_des/genus.invs_setup.tcl in an Innovus session.
** To load the database source genus_invs_des/genus.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'controller' (command execution time mm:ss cpu = 00:01, real = 00:02).
.
@file(genus_synth.tcl) 150: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(genus_synth.tcl) 158: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/controller/controller_mv.fv.json' for netlist 'outputs_Apr22-22:49:46/controller_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Apr22-22:49:46/intermediate2final.lec.do'.
@file(genus_synth.tcl) 162: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(genus_synth.tcl) 163: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:49:39 (Apr22) |  163.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:08) |  00:00:07(00:00:08) |  44.3( 38.1) |   22:49:47 (Apr22) |  228.1 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:10) |  00:00:01(00:00:02) |  12.5(  9.5) |   22:49:49 (Apr22) |  228.1 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:26(00:00:14) |  00:00:02(00:00:04) |  18.0( 19.0) |   22:49:53 (Apr22) |  243.0 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:00:17) |  00:00:02(00:00:03) |  12.6( 14.3) |   22:49:56 (Apr22) |  243.0 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:30(00:00:21) |  00:00:02(00:00:04) |  12.6( 19.0) |   22:50:00 (Apr22) |  249.5 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(genus_synth.tcl) 164: puts "============================"
============================
@file(genus_synth.tcl) 165: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(genus_synth.tcl) 166: puts "============================"
============================
@file(genus_synth.tcl) 168: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
#@ End verbose source genus_synth.tcl
WARNING: This version of the tool is 1468 days old.
no gcells found!
@genus:root: 2> 
@genus:root: 2> exit
Normal exit.