# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do MajorityCircuit_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {MajorityCircuit.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:11 on Feb 16,2019
# vcom -reportprogress 300 -93 -work work MajorityCircuit.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package maxv_atom_pack
# -- Loading package maxv_components
# -- Compiling entity DUT
# -- Compiling architecture structure of DUT
# End time: 14:51:11 on Feb 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sabup/Desktop/EE214_Exam_Material/MidSem_Work/VHDL/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:11 on Feb 16,2019
# vcom -reportprogress 300 -93 -work work C:/Users/sabup/Desktop/EE214_Exam_Material/MidSem_Work/VHDL/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 14:51:11 on Feb 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /dut_instance=MajorityCircuit_vhd.sdo -L maxv -L gate_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /dut_instance=MajorityCircuit_vhd.sdo -L maxv -L gate_work -L work -voptargs=""+acc"" Testbench 
# Start time: 14:51:12 on Feb 16,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxv.maxv_atom_pack(body)
# Loading maxv.maxv_components
# Loading work.dut(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxv.maxv_io(behave)
# Loading maxv.maxv_lcell(vital_le_atom)
# Loading maxv.maxv_asynch_lcell(vital_le)
# Loading maxv.maxv_lcell_register(vital_le_reg)
# Loading instances from MajorityCircuit_vhd.sdo
# Loading timing data from MajorityCircuit_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: C:/Users/sabup/Desktop/EE214_Exam_Material/MidSem_Work/VHDL/Testbench.vhdl
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
#    Time: 768 ns  Iteration: 0  Instance: /testbench
# End time: 14:53:08 on Feb 16,2019, Elapsed time: 0:01:56
# Errors: 0, Warnings: 0
