$date
  Sat Feb 10 22:01:14 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux_tb $end
$var reg 1 ! a0 $end
$var reg 1 " a1 $end
$var reg 1 # s $end
$var reg 1 $ en $end
$var reg 1 % q $end
$scope module mux_inst $end
$var reg 1 & a0 $end
$var reg 1 ' a1 $end
$var reg 1 ( s $end
$var reg 1 ) en $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
1$
0%
0&
1'
0(
1)
0*
#10000000
1#
1(
#20000000
0$
0)
#30000000
1$
1%
1)
1*
#40000000
1!
0"
1&
0'
#50000000
0#
0(
#60000000
0$
0%
0)
0*
