// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package alsaqr_periph_padframe_periphs_config_reg_pkg;

  // Address widths within the block
  parameter int BlockAw = 9;

  ////////////////////////////
  // Typedefs for registers //
  ////////////////////////////

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_0_cfg_reg_t;

  typedef struct packed {
    logic [3:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_0_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_1_cfg_reg_t;

  typedef struct packed {
    logic [3:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_1_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_2_cfg_reg_t;

  typedef struct packed {
    logic [3:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_2_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_3_cfg_reg_t;

  typedef struct packed {
    logic [3:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_3_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_0_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_0_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_1_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_1_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_2_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_2_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_3_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_3_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_4_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_4_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_5_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_5_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_6_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_6_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_7_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_7_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_8_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_8_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_9_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_9_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_10_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_10_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_0_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_0_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_1_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_1_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_2_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_2_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_3_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_3_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_4_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_4_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_5_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_5_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_6_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_6_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_7_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_7_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_8_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_8_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_9_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_9_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_10_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_10_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_0_cfg_reg_t;

  typedef struct packed {
    logic [3:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_0_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_1_cfg_reg_t;

  typedef struct packed {
    logic [3:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_1_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_2_cfg_reg_t;

  typedef struct packed {
    logic [3:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_2_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_3_cfg_reg_t;

  typedef struct packed {
    logic [3:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_3_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_4_cfg_reg_t;

  typedef struct packed {
    logic [3:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_4_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_5_cfg_reg_t;

  typedef struct packed {
    logic [3:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_5_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_6_cfg_reg_t;

  typedef struct packed {
    logic [3:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_6_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_7_cfg_reg_t;

  typedef struct packed {
    logic [3:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_7_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_0_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_0_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_1_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_1_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_2_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_2_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_3_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_3_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_4_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_4_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_5_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_5_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_6_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_6_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_7_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_7_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_8_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_8_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_9_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_9_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_10_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_10_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_11_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_11_mux_sel_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } chip2pad;
    struct packed {
      logic        q;
    } oen;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_12_cfg_reg_t;

  typedef struct packed {
    logic [4:0]  q;
  } alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_12_mux_sel_reg_t;

  // Register -> HW type
  typedef struct packed {
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_0_cfg_reg_t pad_mx_can_0_cfg; // [316:315]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_0_mux_sel_reg_t pad_mx_can_0_mux_sel; // [314:311]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_1_cfg_reg_t pad_mx_can_1_cfg; // [310:309]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_1_mux_sel_reg_t pad_mx_can_1_mux_sel; // [308:305]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_2_cfg_reg_t pad_mx_can_2_cfg; // [304:303]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_2_mux_sel_reg_t pad_mx_can_2_mux_sel; // [302:299]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_3_cfg_reg_t pad_mx_can_3_cfg; // [298:297]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_can_3_mux_sel_reg_t pad_mx_can_3_mux_sel; // [296:293]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_0_cfg_reg_t pad_mx_cam0_0_cfg; // [292:291]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_0_mux_sel_reg_t pad_mx_cam0_0_mux_sel; // [290:286]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_1_cfg_reg_t pad_mx_cam0_1_cfg; // [285:284]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_1_mux_sel_reg_t pad_mx_cam0_1_mux_sel; // [283:279]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_2_cfg_reg_t pad_mx_cam0_2_cfg; // [278:277]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_2_mux_sel_reg_t pad_mx_cam0_2_mux_sel; // [276:272]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_3_cfg_reg_t pad_mx_cam0_3_cfg; // [271:270]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_3_mux_sel_reg_t pad_mx_cam0_3_mux_sel; // [269:265]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_4_cfg_reg_t pad_mx_cam0_4_cfg; // [264:263]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_4_mux_sel_reg_t pad_mx_cam0_4_mux_sel; // [262:258]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_5_cfg_reg_t pad_mx_cam0_5_cfg; // [257:256]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_5_mux_sel_reg_t pad_mx_cam0_5_mux_sel; // [255:251]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_6_cfg_reg_t pad_mx_cam0_6_cfg; // [250:249]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_6_mux_sel_reg_t pad_mx_cam0_6_mux_sel; // [248:244]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_7_cfg_reg_t pad_mx_cam0_7_cfg; // [243:242]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_7_mux_sel_reg_t pad_mx_cam0_7_mux_sel; // [241:237]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_8_cfg_reg_t pad_mx_cam0_8_cfg; // [236:235]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_8_mux_sel_reg_t pad_mx_cam0_8_mux_sel; // [234:230]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_9_cfg_reg_t pad_mx_cam0_9_cfg; // [229:228]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_9_mux_sel_reg_t pad_mx_cam0_9_mux_sel; // [227:223]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_10_cfg_reg_t pad_mx_cam0_10_cfg; // [222:221]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam0_10_mux_sel_reg_t pad_mx_cam0_10_mux_sel; // [220:216]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_0_cfg_reg_t pad_mx_cam1_0_cfg; // [215:214]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_0_mux_sel_reg_t pad_mx_cam1_0_mux_sel; // [213:209]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_1_cfg_reg_t pad_mx_cam1_1_cfg; // [208:207]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_1_mux_sel_reg_t pad_mx_cam1_1_mux_sel; // [206:202]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_2_cfg_reg_t pad_mx_cam1_2_cfg; // [201:200]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_2_mux_sel_reg_t pad_mx_cam1_2_mux_sel; // [199:195]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_3_cfg_reg_t pad_mx_cam1_3_cfg; // [194:193]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_3_mux_sel_reg_t pad_mx_cam1_3_mux_sel; // [192:188]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_4_cfg_reg_t pad_mx_cam1_4_cfg; // [187:186]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_4_mux_sel_reg_t pad_mx_cam1_4_mux_sel; // [185:181]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_5_cfg_reg_t pad_mx_cam1_5_cfg; // [180:179]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_5_mux_sel_reg_t pad_mx_cam1_5_mux_sel; // [178:174]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_6_cfg_reg_t pad_mx_cam1_6_cfg; // [173:172]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_6_mux_sel_reg_t pad_mx_cam1_6_mux_sel; // [171:167]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_7_cfg_reg_t pad_mx_cam1_7_cfg; // [166:165]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_7_mux_sel_reg_t pad_mx_cam1_7_mux_sel; // [164:160]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_8_cfg_reg_t pad_mx_cam1_8_cfg; // [159:158]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_8_mux_sel_reg_t pad_mx_cam1_8_mux_sel; // [157:153]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_9_cfg_reg_t pad_mx_cam1_9_cfg; // [152:151]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_9_mux_sel_reg_t pad_mx_cam1_9_mux_sel; // [150:146]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_10_cfg_reg_t pad_mx_cam1_10_cfg; // [145:144]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_cam1_10_mux_sel_reg_t pad_mx_cam1_10_mux_sel; // [143:139]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_0_cfg_reg_t pad_mx_sdio1_0_cfg; // [138:137]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_0_mux_sel_reg_t pad_mx_sdio1_0_mux_sel; // [136:133]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_1_cfg_reg_t pad_mx_sdio1_1_cfg; // [132:131]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_1_mux_sel_reg_t pad_mx_sdio1_1_mux_sel; // [130:127]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_2_cfg_reg_t pad_mx_sdio1_2_cfg; // [126:125]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_2_mux_sel_reg_t pad_mx_sdio1_2_mux_sel; // [124:121]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_3_cfg_reg_t pad_mx_sdio1_3_cfg; // [120:119]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_3_mux_sel_reg_t pad_mx_sdio1_3_mux_sel; // [118:115]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_4_cfg_reg_t pad_mx_sdio1_4_cfg; // [114:113]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_4_mux_sel_reg_t pad_mx_sdio1_4_mux_sel; // [112:109]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_5_cfg_reg_t pad_mx_sdio1_5_cfg; // [108:107]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_5_mux_sel_reg_t pad_mx_sdio1_5_mux_sel; // [106:103]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_6_cfg_reg_t pad_mx_sdio1_6_cfg; // [102:101]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_6_mux_sel_reg_t pad_mx_sdio1_6_mux_sel; // [100:97]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_7_cfg_reg_t pad_mx_sdio1_7_cfg; // [96:95]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_sdio1_7_mux_sel_reg_t pad_mx_sdio1_7_mux_sel; // [94:91]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_0_cfg_reg_t pad_mx_hyper1_0_cfg; // [90:89]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_0_mux_sel_reg_t pad_mx_hyper1_0_mux_sel; // [88:84]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_1_cfg_reg_t pad_mx_hyper1_1_cfg; // [83:82]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_1_mux_sel_reg_t pad_mx_hyper1_1_mux_sel; // [81:77]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_2_cfg_reg_t pad_mx_hyper1_2_cfg; // [76:75]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_2_mux_sel_reg_t pad_mx_hyper1_2_mux_sel; // [74:70]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_3_cfg_reg_t pad_mx_hyper1_3_cfg; // [69:68]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_3_mux_sel_reg_t pad_mx_hyper1_3_mux_sel; // [67:63]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_4_cfg_reg_t pad_mx_hyper1_4_cfg; // [62:61]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_4_mux_sel_reg_t pad_mx_hyper1_4_mux_sel; // [60:56]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_5_cfg_reg_t pad_mx_hyper1_5_cfg; // [55:54]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_5_mux_sel_reg_t pad_mx_hyper1_5_mux_sel; // [53:49]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_6_cfg_reg_t pad_mx_hyper1_6_cfg; // [48:47]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_6_mux_sel_reg_t pad_mx_hyper1_6_mux_sel; // [46:42]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_7_cfg_reg_t pad_mx_hyper1_7_cfg; // [41:40]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_7_mux_sel_reg_t pad_mx_hyper1_7_mux_sel; // [39:35]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_8_cfg_reg_t pad_mx_hyper1_8_cfg; // [34:33]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_8_mux_sel_reg_t pad_mx_hyper1_8_mux_sel; // [32:28]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_9_cfg_reg_t pad_mx_hyper1_9_cfg; // [27:26]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_9_mux_sel_reg_t pad_mx_hyper1_9_mux_sel; // [25:21]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_10_cfg_reg_t pad_mx_hyper1_10_cfg; // [20:19]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_10_mux_sel_reg_t pad_mx_hyper1_10_mux_sel; // [18:14]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_11_cfg_reg_t pad_mx_hyper1_11_cfg; // [13:12]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_11_mux_sel_reg_t pad_mx_hyper1_11_mux_sel; // [11:7]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_12_cfg_reg_t pad_mx_hyper1_12_cfg; // [6:5]
    alsaqr_periph_padframe_periphs_config_reg2hw_pad_mx_hyper1_12_mux_sel_reg_t pad_mx_hyper1_12_mux_sel; // [4:0]
  } alsaqr_periph_padframe_periphs_config_reg2hw_t;

  // Register offsets
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_0_CFG_OFFSET = 9'h 0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_0_MUX_SEL_OFFSET = 9'h 4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_1_CFG_OFFSET = 9'h 8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_1_MUX_SEL_OFFSET = 9'h c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_2_CFG_OFFSET = 9'h 10;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_2_MUX_SEL_OFFSET = 9'h 14;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_3_CFG_OFFSET = 9'h 18;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_3_MUX_SEL_OFFSET = 9'h 1c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_0_CFG_OFFSET = 9'h 20;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_0_MUX_SEL_OFFSET = 9'h 24;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_1_CFG_OFFSET = 9'h 28;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_1_MUX_SEL_OFFSET = 9'h 2c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_2_CFG_OFFSET = 9'h 30;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_2_MUX_SEL_OFFSET = 9'h 34;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_3_CFG_OFFSET = 9'h 38;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_3_MUX_SEL_OFFSET = 9'h 3c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_4_CFG_OFFSET = 9'h 40;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_4_MUX_SEL_OFFSET = 9'h 44;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_5_CFG_OFFSET = 9'h 48;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_5_MUX_SEL_OFFSET = 9'h 4c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_6_CFG_OFFSET = 9'h 50;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_6_MUX_SEL_OFFSET = 9'h 54;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_7_CFG_OFFSET = 9'h 58;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_7_MUX_SEL_OFFSET = 9'h 5c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_8_CFG_OFFSET = 9'h 60;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_8_MUX_SEL_OFFSET = 9'h 64;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_9_CFG_OFFSET = 9'h 68;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_9_MUX_SEL_OFFSET = 9'h 6c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_10_CFG_OFFSET = 9'h 70;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_10_MUX_SEL_OFFSET = 9'h 74;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_0_CFG_OFFSET = 9'h 78;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_0_MUX_SEL_OFFSET = 9'h 7c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_1_CFG_OFFSET = 9'h 80;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_1_MUX_SEL_OFFSET = 9'h 84;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_2_CFG_OFFSET = 9'h 88;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_2_MUX_SEL_OFFSET = 9'h 8c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_3_CFG_OFFSET = 9'h 90;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_3_MUX_SEL_OFFSET = 9'h 94;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_4_CFG_OFFSET = 9'h 98;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_4_MUX_SEL_OFFSET = 9'h 9c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_5_CFG_OFFSET = 9'h a0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_5_MUX_SEL_OFFSET = 9'h a4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_6_CFG_OFFSET = 9'h a8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_6_MUX_SEL_OFFSET = 9'h ac;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_7_CFG_OFFSET = 9'h b0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_7_MUX_SEL_OFFSET = 9'h b4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_8_CFG_OFFSET = 9'h b8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_8_MUX_SEL_OFFSET = 9'h bc;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_9_CFG_OFFSET = 9'h c0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_9_MUX_SEL_OFFSET = 9'h c4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_10_CFG_OFFSET = 9'h c8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_10_MUX_SEL_OFFSET = 9'h cc;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_0_CFG_OFFSET = 9'h d0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_0_MUX_SEL_OFFSET = 9'h d4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_1_CFG_OFFSET = 9'h d8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_1_MUX_SEL_OFFSET = 9'h dc;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_2_CFG_OFFSET = 9'h e0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_2_MUX_SEL_OFFSET = 9'h e4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_3_CFG_OFFSET = 9'h e8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_3_MUX_SEL_OFFSET = 9'h ec;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_4_CFG_OFFSET = 9'h f0;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_4_MUX_SEL_OFFSET = 9'h f4;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_5_CFG_OFFSET = 9'h f8;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_5_MUX_SEL_OFFSET = 9'h fc;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_6_CFG_OFFSET = 9'h 100;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_6_MUX_SEL_OFFSET = 9'h 104;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_7_CFG_OFFSET = 9'h 108;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_7_MUX_SEL_OFFSET = 9'h 10c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_0_CFG_OFFSET = 9'h 110;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_0_MUX_SEL_OFFSET = 9'h 114;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_1_CFG_OFFSET = 9'h 118;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_1_MUX_SEL_OFFSET = 9'h 11c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_2_CFG_OFFSET = 9'h 120;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_2_MUX_SEL_OFFSET = 9'h 124;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_3_CFG_OFFSET = 9'h 128;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_3_MUX_SEL_OFFSET = 9'h 12c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_4_CFG_OFFSET = 9'h 130;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_4_MUX_SEL_OFFSET = 9'h 134;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_5_CFG_OFFSET = 9'h 138;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_5_MUX_SEL_OFFSET = 9'h 13c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_6_CFG_OFFSET = 9'h 140;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_6_MUX_SEL_OFFSET = 9'h 144;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_7_CFG_OFFSET = 9'h 148;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_7_MUX_SEL_OFFSET = 9'h 14c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_8_CFG_OFFSET = 9'h 150;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_8_MUX_SEL_OFFSET = 9'h 154;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_9_CFG_OFFSET = 9'h 158;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_9_MUX_SEL_OFFSET = 9'h 15c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_10_CFG_OFFSET = 9'h 160;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_10_MUX_SEL_OFFSET = 9'h 164;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_11_CFG_OFFSET = 9'h 168;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_11_MUX_SEL_OFFSET = 9'h 16c;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_12_CFG_OFFSET = 9'h 170;
  parameter logic [BlockAw-1:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_12_MUX_SEL_OFFSET = 9'h 174;

  // Register index
  typedef enum int {
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_0_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_0_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_1_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_1_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_2_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_2_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_3_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_3_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_0_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_0_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_1_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_1_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_2_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_2_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_3_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_3_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_4_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_4_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_5_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_5_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_6_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_6_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_7_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_7_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_8_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_8_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_9_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_9_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_10_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_10_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_0_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_0_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_1_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_1_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_2_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_2_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_3_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_3_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_4_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_4_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_5_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_5_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_6_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_6_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_7_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_7_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_8_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_8_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_9_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_9_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_10_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_10_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_0_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_0_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_1_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_1_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_2_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_2_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_3_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_3_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_4_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_4_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_5_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_5_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_6_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_6_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_7_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_7_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_0_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_0_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_1_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_1_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_2_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_2_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_3_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_3_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_4_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_4_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_5_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_5_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_6_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_6_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_7_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_7_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_8_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_8_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_9_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_9_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_10_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_10_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_11_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_11_MUX_SEL,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_12_CFG,
    ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_12_MUX_SEL
  } alsaqr_periph_padframe_periphs_config_id_e;

  // Register width information to check illegal writes
  parameter logic [3:0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PERMIT [94] = '{
    4'b 0001, // index[ 0] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_0_CFG
    4'b 0001, // index[ 1] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_0_MUX_SEL
    4'b 0001, // index[ 2] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_1_CFG
    4'b 0001, // index[ 3] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_1_MUX_SEL
    4'b 0001, // index[ 4] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_2_CFG
    4'b 0001, // index[ 5] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_2_MUX_SEL
    4'b 0001, // index[ 6] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_3_CFG
    4'b 0001, // index[ 7] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAN_3_MUX_SEL
    4'b 0001, // index[ 8] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_0_CFG
    4'b 0001, // index[ 9] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_0_MUX_SEL
    4'b 0001, // index[10] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_1_CFG
    4'b 0001, // index[11] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_1_MUX_SEL
    4'b 0001, // index[12] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_2_CFG
    4'b 0001, // index[13] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_2_MUX_SEL
    4'b 0001, // index[14] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_3_CFG
    4'b 0001, // index[15] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_3_MUX_SEL
    4'b 0001, // index[16] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_4_CFG
    4'b 0001, // index[17] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_4_MUX_SEL
    4'b 0001, // index[18] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_5_CFG
    4'b 0001, // index[19] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_5_MUX_SEL
    4'b 0001, // index[20] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_6_CFG
    4'b 0001, // index[21] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_6_MUX_SEL
    4'b 0001, // index[22] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_7_CFG
    4'b 0001, // index[23] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_7_MUX_SEL
    4'b 0001, // index[24] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_8_CFG
    4'b 0001, // index[25] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_8_MUX_SEL
    4'b 0001, // index[26] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_9_CFG
    4'b 0001, // index[27] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_9_MUX_SEL
    4'b 0001, // index[28] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_10_CFG
    4'b 0001, // index[29] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM0_10_MUX_SEL
    4'b 0001, // index[30] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_0_CFG
    4'b 0001, // index[31] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_0_MUX_SEL
    4'b 0001, // index[32] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_1_CFG
    4'b 0001, // index[33] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_1_MUX_SEL
    4'b 0001, // index[34] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_2_CFG
    4'b 0001, // index[35] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_2_MUX_SEL
    4'b 0001, // index[36] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_3_CFG
    4'b 0001, // index[37] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_3_MUX_SEL
    4'b 0001, // index[38] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_4_CFG
    4'b 0001, // index[39] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_4_MUX_SEL
    4'b 0001, // index[40] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_5_CFG
    4'b 0001, // index[41] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_5_MUX_SEL
    4'b 0001, // index[42] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_6_CFG
    4'b 0001, // index[43] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_6_MUX_SEL
    4'b 0001, // index[44] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_7_CFG
    4'b 0001, // index[45] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_7_MUX_SEL
    4'b 0001, // index[46] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_8_CFG
    4'b 0001, // index[47] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_8_MUX_SEL
    4'b 0001, // index[48] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_9_CFG
    4'b 0001, // index[49] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_9_MUX_SEL
    4'b 0001, // index[50] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_10_CFG
    4'b 0001, // index[51] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_CAM1_10_MUX_SEL
    4'b 0001, // index[52] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_0_CFG
    4'b 0001, // index[53] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_0_MUX_SEL
    4'b 0001, // index[54] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_1_CFG
    4'b 0001, // index[55] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_1_MUX_SEL
    4'b 0001, // index[56] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_2_CFG
    4'b 0001, // index[57] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_2_MUX_SEL
    4'b 0001, // index[58] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_3_CFG
    4'b 0001, // index[59] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_3_MUX_SEL
    4'b 0001, // index[60] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_4_CFG
    4'b 0001, // index[61] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_4_MUX_SEL
    4'b 0001, // index[62] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_5_CFG
    4'b 0001, // index[63] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_5_MUX_SEL
    4'b 0001, // index[64] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_6_CFG
    4'b 0001, // index[65] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_6_MUX_SEL
    4'b 0001, // index[66] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_7_CFG
    4'b 0001, // index[67] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_SDIO1_7_MUX_SEL
    4'b 0001, // index[68] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_0_CFG
    4'b 0001, // index[69] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_0_MUX_SEL
    4'b 0001, // index[70] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_1_CFG
    4'b 0001, // index[71] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_1_MUX_SEL
    4'b 0001, // index[72] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_2_CFG
    4'b 0001, // index[73] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_2_MUX_SEL
    4'b 0001, // index[74] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_3_CFG
    4'b 0001, // index[75] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_3_MUX_SEL
    4'b 0001, // index[76] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_4_CFG
    4'b 0001, // index[77] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_4_MUX_SEL
    4'b 0001, // index[78] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_5_CFG
    4'b 0001, // index[79] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_5_MUX_SEL
    4'b 0001, // index[80] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_6_CFG
    4'b 0001, // index[81] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_6_MUX_SEL
    4'b 0001, // index[82] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_7_CFG
    4'b 0001, // index[83] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_7_MUX_SEL
    4'b 0001, // index[84] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_8_CFG
    4'b 0001, // index[85] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_8_MUX_SEL
    4'b 0001, // index[86] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_9_CFG
    4'b 0001, // index[87] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_9_MUX_SEL
    4'b 0001, // index[88] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_10_CFG
    4'b 0001, // index[89] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_10_MUX_SEL
    4'b 0001, // index[90] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_11_CFG
    4'b 0001, // index[91] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_11_MUX_SEL
    4'b 0001, // index[92] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_12_CFG
    4'b 0001  // index[93] ALSAQR_PERIPH_PADFRAME_PERIPHS_CONFIG_PAD_MX_HYPER1_12_MUX_SEL
  };

endpackage

