
*** Running vivado
    with args -log design_1_rom_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rom_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_rom_0_0.tcl -notrace
Command: synth_design -top design_1_rom_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11864 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1260.488 ; gain = 81.996 ; free physical = 142 ; free virtual = 12569
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_rom_0_0' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/ip/design_1_rom_0_0/synth/design_1_rom_0_0.vhd:65]
	Parameter addr_width bound to: 10 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'rom' declared at '/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/imports/arqs_processador/rom.vhd:7' bound to instance 'U0' of component 'rom' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/ip/design_1_rom_0_0/synth/design_1_rom_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'rom' [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/imports/arqs_processador/rom.vhd:20]
	Parameter addr_width bound to: 10 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rom' (1#1) [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/imports/arqs_processador/rom.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'design_1_rom_0_0' (2#1) [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/bd/design_1/ip/design_1_rom_0_0/synth/design_1_rom_0_0.vhd:65]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1303.020 ; gain = 124.527 ; free physical = 183 ; free virtual = 12544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1303.020 ; gain = 124.527 ; free physical = 235 ; free virtual = 12597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1311.023 ; gain = 132.531 ; free physical = 233 ; free virtual = 12595
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element dout_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/imports/arqs_processador/rom.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1319.031 ; gain = 140.539 ; free physical = 234 ; free virtual = 12596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/dout_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.srcs/sources_1/imports/arqs_processador/rom.vhd:29]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1410.367 ; gain = 231.875 ; free physical = 131 ; free virtual = 12320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | dout_reg   | 1024x16       | Block RAM      | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 1410.367 ; gain = 231.875 ; free physical = 131 ; free virtual = 12320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/dout_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 1419.383 ; gain = 240.891 ; free physical = 130 ; free virtual = 12320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1419.383 ; gain = 240.891 ; free physical = 143 ; free virtual = 12274
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1419.383 ; gain = 240.891 ; free physical = 143 ; free virtual = 12274
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1419.383 ; gain = 240.891 ; free physical = 143 ; free virtual = 12274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1419.383 ; gain = 240.891 ; free physical = 143 ; free virtual = 12274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1419.383 ; gain = 240.891 ; free physical = 143 ; free virtual = 12274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1419.383 ; gain = 240.891 ; free physical = 143 ; free virtual = 12274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
|2     |  U0     |rom    |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1419.383 ; gain = 240.891 ; free physical = 143 ; free virtual = 12274
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1419.383 ; gain = 240.891 ; free physical = 144 ; free virtual = 12275
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1419.391 ; gain = 240.891 ; free physical = 144 ; free virtual = 12275
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 1505.406 ; gain = 340.281 ; free physical = 168 ; free virtual = 12182
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/design_1_rom_0_0_synth_1/design_1_rom_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 1900.926 ; gain = 395.520 ; free physical = 379 ; free virtual = 11812
INFO: [Common 17-1381] The checkpoint '/home/jonas/Documentos/universidade/S5/SD/1_processador /final/processador/processador/processador_2.runs/design_1_rom_0_0_synth_1/design_1_rom_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_rom_0_0_utilization_synth.rpt -pb design_1_rom_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1900.926 ; gain = 0.000 ; free physical = 486 ; free virtual = 11921
INFO: [Common 17-206] Exiting Vivado at Tue Jun 18 08:34:26 2019...
