{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550284106891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550284106892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 16 03:28:26 2019 " "Processing started: Sat Feb 16 03:28:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550284106892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550284106892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550284106893 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1550284107112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basics/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file basics/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "basics/fulladder.sv" "" { Text "/home/jvinyals/Documents/Verilog/ALU/basics/fulladder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550284107210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550284107210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basics/nbit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file basics/nbit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_adder " "Found entity 1: nbit_adder" {  } { { "basics/nbit_adder.sv" "" { Text "/home/jvinyals/Documents/Verilog/ALU/basics/nbit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550284107212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550284107212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/jvinyals/Documents/Verilog/ALU/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550284107213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550284107213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basics/nbit_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file basics/nbit_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_and " "Found entity 1: nbit_and" {  } { { "basics/nbit_and.sv" "" { Text "/home/jvinyals/Documents/Verilog/ALU/basics/nbit_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550284107213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550284107213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basics/nbit_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file basics/nbit_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_or " "Found entity 1: nbit_or" {  } { { "basics/nbit_or.sv" "" { Text "/home/jvinyals/Documents/Verilog/ALU/basics/nbit_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550284107214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550284107214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basics/nbit_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file basics/nbit_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_xor " "Found entity 1: nbit_xor" {  } { { "basics/nbit_xor.sv" "" { Text "/home/jvinyals/Documents/Verilog/ALU/basics/nbit_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550284107215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550284107215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basics/nbit_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file basics/nbit_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_not " "Found entity 1: nbit_not" {  } { { "basics/nbit_not.sv" "" { Text "/home/jvinyals/Documents/Verilog/ALU/basics/nbit_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550284107216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550284107216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basics/nbit_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file basics/nbit_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_shift " "Found entity 1: nbit_shift" {  } { { "basics/nbit_shift.sv" "" { Text "/home/jvinyals/Documents/Verilog/ALU/basics/nbit_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550284107216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550284107216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basics/nbit_subst.sv 1 1 " "Found 1 design units, including 1 entities, in source file basics/nbit_subst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_subst " "Found entity 1: nbit_subst" {  } { { "basics/nbit_subst.sv" "" { Text "/home/jvinyals/Documents/Verilog/ALU/basics/nbit_subst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550284107217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550284107217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basics/fullsubstractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file basics/fullsubstractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullsubstractor " "Found entity 1: fullsubstractor" {  } { { "basics/fullsubstractor.sv" "" { Text "/home/jvinyals/Documents/Verilog/ALU/basics/fullsubstractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550284107218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550284107218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1550284107288 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALU_X\[7\] 0 alu.sv(9) " "Net \"ALU_X\[7\]\" at alu.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "/home/jvinyals/Documents/Verilog/ALU/alu.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1550284107291 "|alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALU_X\[2\] 0 alu.sv(9) " "Net \"ALU_X\[2\]\" at alu.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "/home/jvinyals/Documents/Verilog/ALU/alu.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1550284107291 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_adder nbit_adder:Adder " "Elaborating entity \"nbit_adder\" for hierarchy \"nbit_adder:Adder\"" {  } { { "alu.sv" "Adder" { Text "/home/jvinyals/Documents/Verilog/ALU/alu.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550284107294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder nbit_adder:Adder\|fulladder:fa " "Elaborating entity \"fulladder\" for hierarchy \"nbit_adder:Adder\|fulladder:fa\"" {  } { { "basics/nbit_adder.sv" "fa" { Text "/home/jvinyals/Documents/Verilog/ALU/basics/nbit_adder.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550284107296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_subst nbit_subst:Subst " "Elaborating entity \"nbit_subst\" for hierarchy \"nbit_subst:Subst\"" {  } { { "alu.sv" "Subst" { Text "/home/jvinyals/Documents/Verilog/ALU/alu.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550284107303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullsubstractor nbit_subst:Subst\|fullsubstractor:fs " "Elaborating entity \"fullsubstractor\" for hierarchy \"nbit_subst:Subst\|fullsubstractor:fs\"" {  } { { "basics/nbit_subst.sv" "fs" { Text "/home/jvinyals/Documents/Verilog/ALU/basics/nbit_subst.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550284107305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_and nbit_and:And " "Elaborating entity \"nbit_and\" for hierarchy \"nbit_and:And\"" {  } { { "alu.sv" "And" { Text "/home/jvinyals/Documents/Verilog/ALU/alu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550284107311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_or nbit_or:Or " "Elaborating entity \"nbit_or\" for hierarchy \"nbit_or:Or\"" {  } { { "alu.sv" "Or" { Text "/home/jvinyals/Documents/Verilog/ALU/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550284107312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_xor nbit_xor:Xor " "Elaborating entity \"nbit_xor\" for hierarchy \"nbit_xor:Xor\"" {  } { { "alu.sv" "Xor" { Text "/home/jvinyals/Documents/Verilog/ALU/alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550284107314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_not nbit_not:Not " "Elaborating entity \"nbit_not\" for hierarchy \"nbit_not:Not\"" {  } { { "alu.sv" "Not" { Text "/home/jvinyals/Documents/Verilog/ALU/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550284107315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1550284108445 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1550284109097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550284109097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1550284110060 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1550284110060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1550284110060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1550284110060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550284110077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 16 03:28:30 2019 " "Processing ended: Sat Feb 16 03:28:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550284110077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550284110077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550284110077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550284110077 ""}
