#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar  7 17:19:55 2024
# Process ID: 17104
# Current directory: C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1
# Command line: vivado.exe -log Videokaart_full.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Videokaart_full.tcl
# Log file: C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/Videokaart_full.vds
# Journal file: C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1\vivado.jou
# Running On: Desktop-Joey, OS: Windows, CPU Frequency: 3400 MHz, CPU Physical cores: 16, Host memory: 34281 MB
#-----------------------------------------------------------
source Videokaart_full.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/github/RetroGame/VHDL/Videokaart2.srcs/utils_1/imports/synth_1/InterfaceController.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/github/RetroGame/VHDL/Videokaart2.srcs/utils_1/imports/synth_1/InterfaceController.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Videokaart_full -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19296
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1309.805 ; gain = 438.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Videokaart_full' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/Videokaart_full.vhd:42]
INFO: [Synth 8-3491] module 'threeFlipFlop' declared at 'C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/new/threeFlipFlop.vhd:34' bound to instance 'ff0' of component 'threeFlipFlop' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/Videokaart_full.vhd:148]
INFO: [Synth 8-638] synthesizing module 'threeFlipFlop' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/new/threeFlipFlop.vhd:40]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/new/Dflipflop.vhd:4' bound to instance 'FF0' of component 'Dflipflop' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/new/threeFlipFlop.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Dflipflop' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/new/Dflipflop.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Dflipflop' (0#1) [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/new/Dflipflop.vhd:11]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/new/Dflipflop.vhd:4' bound to instance 'FF1' of component 'Dflipflop' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/new/threeFlipFlop.vhd:51]
INFO: [Synth 8-3491] module 'Dflipflop' declared at 'C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/new/Dflipflop.vhd:4' bound to instance 'FF2' of component 'Dflipflop' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/new/threeFlipFlop.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'threeFlipFlop' (0#1) [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/new/threeFlipFlop.vhd:40]
INFO: [Synth 8-3491] module 'threeFlipFlop' declared at 'C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/new/threeFlipFlop.vhd:34' bound to instance 'ff1' of component 'threeFlipFlop' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/Videokaart_full.vhd:149]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/clk_wiz_0_stub.v:6' bound to instance 'z0' of component 'clk_wiz_0' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/Videokaart_full.vhd:150]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-3491] module 'InterfaceController' declared at 'C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/InterfaceController.vhd:34' bound to instance 'z1' of component 'InterfaceController' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/Videokaart_full.vhd:151]
INFO: [Synth 8-638] synthesizing module 'InterfaceController' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/InterfaceController.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'InterfaceController' (0#1) [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/InterfaceController.vhd:48]
INFO: [Synth 8-3491] module 'spriteController' declared at 'C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/spriteController.vhd:31' bound to instance 'z2' of component 'spriteController' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/Videokaart_full.vhd:153]
INFO: [Synth 8-638] synthesizing module 'spriteController' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/spriteController.vhd:43]
WARNING: [Synth 8-614] signal 'hpos' is read in the process but is not in the sensitivity list [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/spriteController.vhd:55]
WARNING: [Synth 8-614] signal 'vpos' is read in the process but is not in the sensitivity list [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/spriteController.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'spriteController' (0#1) [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/spriteController.vhd:43]
INFO: [Synth 8-3491] module 'Sprite15x15_1' declared at 'C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/Sprite15x15_1_stub.v:6' bound to instance 'z3' of component 'sprite15x15_1' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/Videokaart_full.vhd:155]
INFO: [Synth 8-6157] synthesizing module 'Sprite15x15_1' [C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/Sprite15x15_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Sprite15x15_1' (0#1) [C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/Sprite15x15_1_stub.v:6]
INFO: [Synth 8-3491] module 'sprite31x31_2' declared at 'C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/sprite31x31_2_stub.v:6' bound to instance 'z5' of component 'sprite31x31_2' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/Videokaart_full.vhd:157]
INFO: [Synth 8-6157] synthesizing module 'sprite31x31_2' [C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/sprite31x31_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sprite31x31_2' (0#1) [C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/sprite31x31_2_stub.v:6]
INFO: [Synth 8-3491] module 'sprite63x63' declared at 'C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/sprite63x63_stub.v:6' bound to instance 'z6' of component 'sprite63x63' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/Videokaart_full.vhd:158]
INFO: [Synth 8-6157] synthesizing module 'sprite63x63' [C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/sprite63x63_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sprite63x63' (0#1) [C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/sprite63x63_stub.v:6]
INFO: [Synth 8-3491] module 'background' declared at 'C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/background_stub.v:6' bound to instance 'z7' of component 'background' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/Videokaart_full.vhd:159]
INFO: [Synth 8-6157] synthesizing module 'background' [C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/background_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'background' (0#1) [C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/.Xil/Vivado-17104-Desktop-Joey/realtime/background_stub.v:6]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/Progh/vga.vhd:20' bound to instance 'z8' of component 'VGA' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/Videokaart_full.vhd:160]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/Progh/vga.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'VGA' (0#1) [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/imports/Progh/vga.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Videokaart_full' (0#1) [C:/github/RetroGame/VHDL/Videokaart2.srcs/sources_1/new/Videokaart_full.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1676.434 ; gain = 804.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1676.434 ; gain = 804.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1676.434 ; gain = 804.902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1676.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/github/RetroGame/VHDL/Videokaart2.gen/sources_1/ip/Sprite15x15_1/Sprite15x15_1/Sprite15x15_1_in_context.xdc] for cell 'z3'
Finished Parsing XDC File [c:/github/RetroGame/VHDL/Videokaart2.gen/sources_1/ip/Sprite15x15_1/Sprite15x15_1/Sprite15x15_1_in_context.xdc] for cell 'z3'
Parsing XDC File [c:/github/RetroGame/VHDL/Videokaart2.gen/sources_1/ip/sprite63x63/sprite63x63/sprite63x63_in_context.xdc] for cell 'z6'
Finished Parsing XDC File [c:/github/RetroGame/VHDL/Videokaart2.gen/sources_1/ip/sprite63x63/sprite63x63/sprite63x63_in_context.xdc] for cell 'z6'
Parsing XDC File [c:/github/RetroGame/VHDL/Videokaart2.gen/sources_1/ip/sprite31x31_2/sprite31x31_2/sprite31x31_2_in_context.xdc] for cell 'z5'
Finished Parsing XDC File [c:/github/RetroGame/VHDL/Videokaart2.gen/sources_1/ip/sprite31x31_2/sprite31x31_2/sprite31x31_2_in_context.xdc] for cell 'z5'
Parsing XDC File [c:/github/RetroGame/VHDL/Videokaart2.gen/sources_1/ip/background/background/background_in_context.xdc] for cell 'z7'
Finished Parsing XDC File [c:/github/RetroGame/VHDL/Videokaart2.gen/sources_1/ip/background/background/background_in_context.xdc] for cell 'z7'
Parsing XDC File [c:/github/RetroGame/VHDL/Videokaart2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'z0'
Finished Parsing XDC File [c:/github/RetroGame/VHDL/Videokaart2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'z0'
Parsing XDC File [C:/github/RetroGame/VHDL/Videokaart2.srcs/constrs_1/new/Constr_videokaart.xdc]
Finished Parsing XDC File [C:/github/RetroGame/VHDL/Videokaart2.srcs/constrs_1/new/Constr_videokaart.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/github/RetroGame/VHDL/Videokaart2.srcs/constrs_1/new/Constr_videokaart.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Videokaart_full_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Videokaart_full_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1790.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1790.746 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'z3' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'z5' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'z6' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'z7' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1791.062 ; gain = 919.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1791.062 ; gain = 919.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100. (constraint file  c:/github/RetroGame/VHDL/Videokaart2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100. (constraint file  c:/github/RetroGame/VHDL/Videokaart2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for z3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for z6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for z5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for z7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for z0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1791.062 ; gain = 919.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch spriteController
Is not a child genome
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1791.062 ; gain = 919.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1791.062 ; gain = 919.531
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'counter_reg' in module 'InterfaceController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'counter_reg' using encoding 'one-hot' in module 'InterfaceController'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1791.062 ; gain = 919.531
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   10 Bit       Adders := 303   
	   2 Input   10 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 301   
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 153   
	                9 Bit    Registers := 303   
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 277   
	   5 Input   32 Bit        Muxes := 151   
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   3 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 301   
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP L, operation Mode is: A*B.
DSP Report: operator L is absorbed into DSP L.
DSP Report: Generating DSP addrout0, operation Mode is: C+A*B.
DSP Report: operator addrout0 is absorbed into DSP addrout0.
DSP Report: operator addrout1 is absorbed into DSP addrout0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:00 . Memory (MB): peak = 1791.062 ; gain = 919.531
---------------------------------------------------------------------------------
 Sort Area is spriteController__GB8 addrout0_2 : 0 0 : 875 875 : Used 1 time 0
 Sort Area is spriteController__GB8 L_0 : 0 0 : 392 392 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|spriteController | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spriteController | C+A*B       | 15     | 8      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:07 . Memory (MB): peak = 1791.062 ; gain = 919.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-306226.0/oG. 1216.0ps)
info: optimization accepted worst group hill climbing move (-315344.0/oG. 9435.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:03:13 . Memory (MB): peak = 2512.641 ; gain = 1641.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:43 ; elapsed = 00:03:56 . Memory (MB): peak = 2512.641 ; gain = 1641.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:47 ; elapsed = 00:04:03 . Memory (MB): peak = 2512.641 ; gain = 1641.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:47 ; elapsed = 00:04:03 . Memory (MB): peak = 2512.641 ; gain = 1641.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:49 ; elapsed = 00:04:06 . Memory (MB): peak = 2512.641 ; gain = 1641.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:49 ; elapsed = 00:04:06 . Memory (MB): peak = 2512.641 ; gain = 1641.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:49 ; elapsed = 00:04:06 . Memory (MB): peak = 2512.641 ; gain = 1641.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:49 ; elapsed = 00:04:06 . Memory (MB): peak = 2512.641 ; gain = 1641.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Videokaart_full | ff1/FF2/Q_reg | 3      | 1     | NO           | YES                | NO                | 1      | 0       | 
+----------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|spriteController | A*B         | 10     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|spriteController | C+A*B       | 15     | 6      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |Sprite15x15_1 |         1|
|3     |sprite31x31_2 |         1|
|4     |sprite63x63   |         1|
|5     |background    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |Sprite15x15 |     1|
|2     |background  |     1|
|3     |clk_wiz     |     1|
|4     |sprite31x31 |     1|
|5     |sprite63x63 |     1|
|6     |CARRY4      |  3791|
|7     |DSP48E1     |     2|
|9     |LUT1        |   537|
|10    |LUT2        |  7321|
|11    |LUT3        |   490|
|12    |LUT4        |  4213|
|13    |LUT5        |  3678|
|14    |LUT6        |  5223|
|15    |MUXF7       |   463|
|16    |MUXF8       |   211|
|17    |SRL16E      |     1|
|18    |FDRE        |  4380|
|19    |FDSE        |    16|
|20    |IBUF        |     2|
|21    |OBUF        |    15|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:49 ; elapsed = 00:04:06 . Memory (MB): peak = 2512.641 ; gain = 1641.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:40 ; elapsed = 00:04:04 . Memory (MB): peak = 2512.641 ; gain = 1526.480
Synthesis Optimization Complete : Time (s): cpu = 00:02:49 ; elapsed = 00:04:07 . Memory (MB): peak = 2512.641 ; gain = 1641.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 2512.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4467 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Videokaart_full' is not ideal for floorplanning, since the cellview 'spriteController' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2512.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 45233156
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:55 ; elapsed = 00:04:15 . Memory (MB): peak = 2512.641 ; gain = 2034.508
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2512.641 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/github/RetroGame/VHDL/Videokaart2.runs/synth_1/Videokaart_full.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Videokaart_full_utilization_synth.rpt -pb Videokaart_full_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  7 17:24:22 2024...
