# 1 "arch/arm/dts/.rk3568-firefly.dtb.pre.tmp"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "././include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "././include/linux/kconfig.h" 2
# 1 "<command-line>" 2
# 1 "arch/arm/dts/.rk3568-firefly.dtb.pre.tmp"






/dts-v1/;
# 1 "arch/arm/dts/rk3568.dtsi" 1





# 1 "./arch/arm/dts/include/dt-bindings/clock/rk3568-cru.h" 1
# 7 "arch/arm/dts/rk3568.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 8 "arch/arm/dts/rk3568.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "arch/arm/dts/rk3568.dtsi" 2

# 1 "./arch/arm/dts/include/dt-bindings/pinctrl/rockchip.h" 1
# 11 "arch/arm/dts/rk3568.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/soc/rockchip,boot-mode.h" 1
# 12 "arch/arm/dts/rk3568.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/phy/phy.h" 1
# 13 "arch/arm/dts/rk3568.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/power/rk3568-power.h" 1
# 14 "arch/arm/dts/rk3568.dtsi" 2

/ {
 compatible = "rockchip,rk3568";

 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  dsi0 = &dsi0;
  dsi1 = &dsi1;
  ethernet0 = &gmac0;
  ethernet1 = &gmac1;
  gpio0 = &gpio0;
  gpio1 = &gpio1;
  gpio2 = &gpio2;
  gpio3 = &gpio3;
  gpio4 = &gpio4;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  lvds0 = &lvds0;
  lvds1 = &lvds1;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
  serial4 = &uart4;
  serial5 = &uart5;
  serial6 = &uart6;
  serial7 = &uart7;
  serial8 = &uart8;
  serial9 = &uart9;
  spi0 = &spi0;
  spi1 = &spi1;
  spi2 = &spi2;
  spi3 = &spi3;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x0>;
   enable-method = "psci";
   clocks = <&cru 10>;
   operating-points-v2 = <&cpu0_opp_table>;
  };

  cpu1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x100>;
   enable-method = "psci";
   clocks = <&cru 10>;
   operating-points-v2 = <&cpu0_opp_table>;
  };

  cpu2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x200>;
   enable-method = "psci";
   clocks = <&cru 10>;
   operating-points-v2 = <&cpu0_opp_table>;
  };

  cpu3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x300>;
   enable-method = "psci";
   clocks = <&cru 10>;
   operating-points-v2 = <&cpu0_opp_table>;
  };
 };

 cpu0_opp_table: cpu0-opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-408000000 {
   opp-hz = /bits/ 64 <408000000>;
   opp-microvolt = <1000000 1000000 1250000>;
   clock-latency-ns = <40000>;
  };
  opp-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <1000000 1000000 1250000>;
   clock-latency-ns = <40000>;
  };
  opp-816000000 {
   opp-hz = /bits/ 64 <816000000>;
   opp-microvolt = <1000000 1000000 1250000>;
   clock-latency-ns = <40000>;
   opp-suspend;
  };
  opp-1008000000 {
   opp-hz = /bits/ 64 <1008000000>;
   opp-microvolt = <1000000 1000000 1250000>;
   clock-latency-ns = <40000>;
  };
  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <1000000 1000000 1250000>;
   clock-latency-ns = <40000>;
  };
 };

 arm-pmu {
  compatible = "arm,cortex-a55-pmu", "arm,armv8-pmuv3";
  interrupts = <0 228 4>,
        <0 229 4>,
        <0 230 4>,
        <0 231 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 display_subsystem: display-subsystem {
  compatible = "rockchip,display-subsystem";
  ports = <&vop_out>;
 };

 mpp_srv: mpp-srv {
  compatible = "rockchip,mpp-service";
  rockchip,taskqueue-count = <5>;
  rockchip,resetgroup-count = <5>;
  status = "disabled";
 };

 psci: psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 thermal_zones: thermal-zones {
  soc_thermal: soc-thermal {
   polling-delay-passive = <20>;
   polling-delay = <1000>;

   thermal-sensors = <&tsadc 0>;
   trips {
    soc_crit: soc-crit {

     temperature = <115000>;

     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  gpu_thermal: gpu-thermal {
   polling-delay-passive = <20>;
   polling-delay = <1000>;

   thermal-sensors = <&tsadc 1>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 4)>;
 };

 gmac0_clkin: external-gmac0-clock {
  compatible = "fixed-clock";
  clock-frequency = <125000000>;
  clock-output-names = "gmac0_clkin";
  #clock-cells = <0>;
 };

 gmac1_clkin: external-gmac1-clock {
  compatible = "fixed-clock";
  clock-frequency = <125000000>;
  clock-output-names = "gmac1_clkin";
  #clock-cells = <0>;
 };

 xin24m: xin24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "xin24m";
 };

 sata0: sata@fc000000 {
  compatible = "snps,dwc-ahci";
  reg = <0 0xfc000000 0 0x1000>;
  clocks = <&cru 150>, <&cru 151>,
    <&cru 152>;
  clock-names = "sata", "pmalive", "rxoob";
  interrupts = <0 94 4>;
  interrupt-names = "hostc";
  phys = <&combphy0_us 1>;
  phy-names = "sata-phy";
  ports-implemented = <0x1>;
  power-domains = <&power 15>;
  status = "disabled";
 };

 sata1: sata@fc400000 {
  compatible = "snps,dwc-ahci";
  reg = <0 0xfc400000 0 0x1000>;
  clocks = <&cru 155>, <&cru 156>,
    <&cru 157>;
  clock-names = "sata", "pmalive", "rxoob";
  interrupts = <0 95 4>;
  interrupt-names = "hostc";
  phys = <&combphy1_usq 1>;
  phy-names = "sata-phy";
  ports-implemented = <0x1>;
  power-domains = <&power 15>;
  status = "disabled";
 };

 sata2: sata@fc800000 {
  compatible = "snps,dwc-ahci";
  reg = <0 0xfc800000 0 0x1000>;
  clocks = <&cru 160>, <&cru 161>,
    <&cru 162>;
  clock-names = "sata", "pmalive", "rxoob";
  interrupts = <0 96 4>;
  interrupt-names = "hostc";
  phys = <&combphy2_psq 1>;
  phy-names = "sata-phy";
  ports-implemented = <0x1>;
  power-domains = <&power 15>;
  status = "disabled";
 };

 usbdrd30: usbdrd {
  compatible = "rockchip,rk3568-dwc3", "rockchip,rk3399-dwc3";
  clocks = <&cru 166>, <&cru 167>,
    <&cru 165>;
  clock-names = "ref_clk", "suspend_clk",
         "bus_clk";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  usbdrd_dwc3: dwc3@fcc00000 {
   compatible = "snps,dwc3";
   reg = <0x0 0xfcc00000 0x0 0x400000>;
   interrupts = <0 169 4>;
   dr_mode = "otg";
   phys = <&u2phy0_otg>;
   phy-names = "usb2-phy";
   phy_type = "utmi_wide";
   power-domains = <&power 15>;
   resets = <&cru 148>;
   reset-names = "usb3-otg";
   snps,dis_enblslpm_quirk;
   snps,dis-u2-freeclk-exists-quirk;
   snps,dis_u2_susphy_quirk;
   snps,dis-del-phy-power-chg-quirk;
   snps,dis-tx-ipgap-linecheck-quirk;
   snps,xhci-trb-ent-quirk;
   status = "disabled";
  };
 };

 usbhost30: usbhost {
  compatible = "rockchip,rk3568-dwc3", "rockchip,rk3399-dwc3";
  clocks = <&cru 169>, <&cru 170>,
    <&cru 168>;
  clock-names = "ref_clk", "suspend_clk",
         "bus_clk";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  usbhost_dwc3: dwc3@fd000000 {
   compatible = "snps,dwc3";
   reg = <0x0 0xfd000000 0x0 0x400000>;
   interrupts = <0 170 4>;
   dr_mode = "host";
   phys = <&u2phy0_host>;
   phy-names = "usb2-phy";
   phy_type = "utmi_wide";
   power-domains = <&power 15>;
   resets = <&cru 149>;
   reset-names = "usb3-host";
   snps,dis_enblslpm_quirk;
   snps,dis-u2-freeclk-exists-quirk;
   snps,dis_u2_susphy_quirk;
   snps,dis-del-phy-power-chg-quirk;
   snps,dis-tx-ipgap-linecheck-quirk;
   snps,xhci-trb-ent-quirk;
   status = "disabled";
  };
 };

 gic: interrupt-controller@fd400000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  interrupt-controller;

  reg = <0x0 0xfd400000 0 0x10000>,
        <0x0 0xfd460000 0 0xc0000>;
  interrupts = <1 9 4>;
  its: interrupt-controller@fd440000 {
   compatible = "arm,gic-v3-its";
   msi-controller;
   reg = <0x0 0xfd440000 0x0 0x20000>;
   status = "disabled";
  };
 };

 usb_host0_ehci: usb@fd800000 {
  compatible = "generic-ehci";
  reg = <0x0 0xfd800000 0x0 0x40000>;
  interrupts = <0 130 4>;
  clocks = <&cru 189>, <&cru 190>,
    <&cru 188>, <&usb2phy1>;
  clock-names = "usbhost", "arbiter", "pclk", "utmi";
  phys = <&u2phy1_otg>;
  phy-names = "usb2-phy";
  status = "disabled";
 };

 usb_host0_ohci: usb@fd840000 {
  compatible = "generic-ohci";
  reg = <0x0 0xfd840000 0x0 0x40000>;
  interrupts = <0 131 4>;
  clocks = <&cru 189>, <&cru 190>,
    <&cru 188>, <&usb2phy1>;
  clock-names = "usbhost", "arbiter", "pclk", "utmi";
  phys = <&u2phy1_otg>;
  phy-names = "usb2-phy";
  status = "disabled";
 };

 usb_host1_ehci: usb@fd880000 {
  compatible = "generic-ehci";
  reg = <0x0 0xfd880000 0x0 0x40000>;
  interrupts = <0 133 4>;
  clocks = <&cru 191>, <&cru 192>,
    <&cru 188>, <&usb2phy1>;
  clock-names = "usbhost", "arbiter", "pclk", "utmi";
  phys = <&u2phy1_host>;
  phy-names = "usb2-phy";
  status = "disabled";
 };

 usb_host1_ohci: usb@fd8c0000 {
  compatible = "generic-ohci";
  reg = <0x0 0xfd8c0000 0x0 0x40000>;
  interrupts = <0 134 4>;
  clocks = <&cru 191>, <&cru 192>,
    <&cru 188>, <&usb2phy1>;
  clock-names = "usbhost", "arbiter", "pclk", "utmi";
  phys = <&u2phy1_host>;
  phy-names = "usb2-phy";
  status = "disabled";
 };

 pmugrf: syscon@fdc20000 {
  compatible = "rockchip,rk3568-pmugrf", "syscon", "simple-mfd";
  reg = <0x0 0xfdc20000 0x0 0x10000>;

  pmu_io_domains: io-domains {
   compatible = "rockchip,rk3568-pmu-io-voltage-domain";
   status = "disabled";
  };

  reboot_mode: reboot-mode {
   compatible = "syscon-reboot-mode";
   offset = <0x200>;
   mode-bootloader = <(0x5242C300 + 1)>;
   mode-charge = <(0x5242C300 + 11)>;
   mode-fastboot = <(0x5242C300 + 9)>;
   mode-loader = <(0x5242C300 + 1)>;
   mode-normal = <(0x5242C300 + 0)>;
   mode-recovery = <(0x5242C300 + 3)>;
   mode-ums = <(0x5242C300 + 12)>;
   mode-panic = <(0x5242C300 + 7)>;
   mode-watchdog = <(0x5242C300 + 8)>;
  };
 };

 pipegrf: syscon@fdc50000 {
  compatible = "rockchip,rk3568-pipegrf", "syscon";
  reg = <0x0 0xfdc50000 0x0 0x1000>;
 };

 grf: syscon@fdc60000 {
  compatible = "rockchip,rk3568-grf", "syscon", "simple-mfd";
  reg = <0x0 0xfdc60000 0x0 0x10000>;

  io_domains: io-domains {
   compatible = "rockchip,rk3568-io-voltage-domain";
   status = "disabled";
  };

  lvds0: lvds0 {
   compatible = "rockchip,rk3568-lvds";
   phys = <&video_phy0>;
   phy-names = "phy";
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     lvds0_in_vp1: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&vp1_out_lvds0>;
     };

     lvds0_in_vp2: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&vp2_out_lvds0>;
     };
    };
   };
  };

  lvds1: lvds1 {
   compatible = "rockchip,rk3568-lvds";
   phys = <&video_phy1>;
   phy-names = "phy";
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     lvds1_in_vp1: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&vp1_out_lvds1>;
     };

     lvds1_in_vp2: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&vp2_out_lvds1>;
     };
    };
   };
  };

  rgb: rgb {
   compatible = "rockchip,rk3568-rgb";
   pinctrl-names = "default";
   pinctrl-0 = <&lcdc_ctl>;
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     rgb_in_vp2: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&vp2_out_rgb>;
     };
    };

   };
  };

 };

 pipe_phy_grf0: syscon@fdc70000 {
  compatible = "rockchip,pipe-phy-grf", "syscon";
  reg = <0x0 0xfdc70000 0x0 0x1000>;
 };

 pipe_phy_grf1: syscon@fdc80000 {
  compatible = "rockchip,pipe-phy-grf", "syscon";
  reg = <0x0 0xfdc80000 0x0 0x1000>;
 };

 pipe_phy_grf2: syscon@fdc90000 {
  compatible = "rockchip,pipe-phy-grf", "syscon";
  reg = <0x0 0xfdc90000 0x0 0x1000>;
 };

 usb2phy0_grf: syscon@fdca0000 {
  compatible = "rockchip,rk3568-usb2phy-grf", "syscon";
  reg = <0x0 0xfdca0000 0x0 0x8000>;
 };

 usb2phy1_grf: syscon@fdca8000 {
  compatible = "rockchip,rk3568-usb2phy-grf", "syscon";
  reg = <0x0 0xfdca8000 0x0 0x8000>;
 };

 edp_phy: edp-phy@fdcb0000 {
  compatible = "rockchip,rk3568-edp-phy";
  reg = <0x0 0xfdcb0000 0x0 0x8000>;
  clocks = <&pmucru 41>, <&cru 402>;
  clock-names = "refclk", "pclk";
  resets = <&cru 470>;
  reset-names = "apb";
  #phy-cells = <0>;
  status = "disabled";
 };

 pcie30_phy_grf: syscon@fdcb8000 {
  compatible = "rockchip,pcie30-phy-grf", "syscon";
  reg = <0x0 0xfdcb8000 0x0 0x10000>;
 };

 pmucru: clock-controller@fdd00000 {
  compatible = "rockchip,rk3568-pmucru";
  reg = <0x0 0xfdd00000 0x0 0x1000>;
  rockchip,grf = <&grf>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 cru: clock-controller@fdd20000 {
  compatible = "rockchip,rk3568-cru";
  reg = <0x0 0xfdd20000 0x0 0x1000>;
  rockchip,grf = <&grf>;
  #clock-cells = <1>;
  #reset-cells = <1>;

  assigned-clocks =
   <&pmucru 5>, <&pmucru 1>,
   <&pmucru 43>, <&cru 3>,
   <&cru 4>, <&cru 10>,
   <&cru 269>, <&cru 270>,
   <&cru 371>, <&cru 372>,
   <&cru 373>, <&cru 374>,
   <&cru 201>, <&cru 202>,
   <&cru 6>;
  assigned-clock-rates =
   <32768>, <200000000>,
   <100000000>, <1000000000>,
   <1188000000>, <600000000>,
   <150000000>, <100000000>,
   <300000000>, <200000000>,
   <150000000>, <100000000>,
   <300000000>, <150000000>,
   <1200000000>;
  assigned-clock-parents =
   <&pmucru 8>;
 };

 i2c0: i2c@fdd40000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xfdd40000 0x0 0x1000>;
  clocks = <&pmucru 7>, <&pmucru 45>;
  clock-names = "i2c", "pclk";
  interrupts = <0 46 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c0_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 uart0: serial@fdd50000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfdd50000 0x0 0x100>;
  interrupts = <0 116 4>;
  clocks = <&pmucru 11>, <&pmucru 44>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac0 0>, <&dmac0 1>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart0_xfer>;
  status = "disabled";
 };

 pwm0: pwm@fdd70000 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfdd70000 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm0m0_pins>;
  clocks = <&pmucru 13>, <&pmucru 48>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm1: pwm@fdd70010 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfdd70010 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm1m0_pins>;
  clocks = <&pmucru 13>, <&pmucru 48>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm2: pwm@fdd70020 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfdd70020 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm2m0_pins>;
  clocks = <&pmucru 13>, <&pmucru 48>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm3: pwm@fdd70030 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfdd70030 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm3_pins>;
  clocks = <&pmucru 13>, <&pmucru 48>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pmu: power-management@fdd90000 {
  compatible = "rockchip,rk3568-pmu", "syscon", "simple-mfd";
  reg = <0x0 0xfdd90000 0x0 0x1000>;

  power: power-controller {
   compatible = "rockchip,rk3568-power-controller";
   #power-domain-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "okay";


   pd_npu@6 {
    reg = <6>;
    clocks = <&cru 39>,
      <&cru 37>,
      <&cru 38>;
    pm_qos = <&qos_npu>;
   };

   pd_gpu@7 {
    reg = <7>;
    clocks = <&cru 25>,
      <&cru 26>;
    pm_qos = <&qos_gpu>;
   };

   pd_vi@8 {
    reg = <8>;
    clocks = <&cru 204>,
      <&cru 205>;
    pm_qos = <&qos_isp>,
      <&qos_vicap0>,
      <&qos_vicap1>;
   };
   pd_vo@9 {
    reg = <9>;
    clocks = <&cru 218>,
      <&cru 219>,
      <&cru 220>;
    pm_qos = <&qos_hdcp>,
      <&qos_vop_m0>,
      <&qos_vop_m1>;
   };
   pd_rga@10 {
    reg = <10>;
    clocks = <&cru 241>,
      <&cru 242>;
    pm_qos = <&qos_ebc>,
      <&qos_iep>,
      <&qos_jpeg_dec>,
      <&qos_jpeg_enc>,
      <&qos_rga_rd>,
      <&qos_rga_wr>;
   };
   pd_vpu@11 {
    reg = <11>;
    clocks = <&cru 237>;
    pm_qos = <&qos_vpu>;
   };
   pd_rkvdec@13 {
    clocks = <&cru 263>;
    reg = <13>;
    pm_qos = <&qos_rkvdec>;
   };
   pd_rkvenc@14 {
    reg = <14>;
    clocks = <&cru 258>;
    pm_qos = <&qos_rkvenc_rd_m0>,
      <&qos_rkvenc_rd_m1>,
      <&qos_rkvenc_wr_m0>;
   };
   pd_pipe@15 {
    reg = <15>;
    clocks = <&cru 127>;
    pm_qos = <&qos_pcie2x1>,
      <&qos_pcie3x1>,
      <&qos_pcie3x2>,
      <&qos_sata0>,
      <&qos_sata1>,
      <&qos_sata2>,
      <&qos_usb3_0>,
      <&qos_usb3_1>;
   };
  };
 };

 pvtm@fde00000 {
  compatible = "rockchip,rk3568-core-pvtm";
  reg = <0x0 0xfde00000 0x0 0x100>;
  #address-cells = <1>;
  #size-cells = <0>;
  pvtm@0 {
   reg = <0>;
   clocks = <&cru 19>, <&cru 450>;
   clock-names = "clk", "pclk";
   resets = <&cru 26>, <&cru 25>;
   reset-names = "rts", "rst-p";
   thermal-zone = "soc-thermal";
  };
 };

 gpu: gpu@fde60000 {
  compatible = "arm,malit602", "arm,malit60x", "arm,malit6xx", "arm,mali-midgard";
  reg = <0x0 0xfde60000 0x0 0x4000>;

  interrupts = <0 39 4>,
        <0 41 4>,
        <0 40 4>;
  interrupt-names = "GPU", "MMU", "JOB";

  upthreshold = <40>;
  downdifferential = <10>;

  clocks = <&cru 27>;
  clock-names = "clk_mali";
  power-domains = <&power 7>;
  #cooling-cells = <2>;
  operating-points-v2 = <&gpu_opp_table>;

  status = "disabled";
  power_model {
   compatible = "arm,mali-simple-power-model";
   static-coefficient = <411000>;
   dynamic-coefficient = <733>;
   ts = <32000 4700 (-80) 2>;
   thermal-zone = "gpu-thermal";
  };
 };

 gpu_opp_table: opp-table2 {
  compatible = "operating-points-v2";

  opp-200000000 {
   opp-hz = /bits/ 64 <200000000>;
   opp-microvolt = <1000000>;
  };
  opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-microvolt = <1000000>;
  };
  opp-400000000 {
   opp-hz = /bits/ 64 <400000000>;
   opp-microvolt = <1000000>;
  };
  opp-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <1000000>;
  };
 };

 pvtm@fde80000 {
  compatible = "rockchip,rk3568-gpu-pvtm";
  reg = <0x0 0xfde80000 0x0 0x100>;
  #address-cells = <1>;
  #size-cells = <0>;
  pvtm@1 {
   reg = <1>;
   clocks = <&cru 30>, <&cru 29>;
   clock-names = "clk", "pclk";
   resets = <&cru 36>, <&cru 35>;
   reset-names = "rts", "rst-p";
   thermal-zone = "gpu-thermal";
  };
 };

 pvtm@fde90000 {
  compatible = "rockchip,rk3568-npu-pvtm";
  reg = <0x0 0xfde90000 0x0 0x100>;
  #address-cells = <1>;
  #size-cells = <0>;
  pvtm@2 {
   reg = <2>;
   clocks = <&cru 43>, <&cru 42>,
     <&cru 37>;
   clock-names = "clk", "pclk", "hclk";
   resets = <&cru 46>, <&cru 45>;
   reset-names = "rts", "rst-p";
   thermal-zone = "soc-thermal";
  };
 };

 vdpu: vdpu@fdea0400 {
  compatible = "rockchip,vpu-decoder-v2";
  reg = <0x0 0xfdea0400 0x0 0x400>;
  interrupts = <0 139 4>;
  interrupt-names = "irq_dec";
  clocks = <&cru 238>, <&cru 239>;
  clock-names = "aclk_vcodec", "hclk_vcodec";
  resets = <&cru 282>, <&cru 283>;
  reset-names = "video_a", "video_h";
  iommus = <&vdpu_mmu>;
  power-domains = <&power 11>;
  rockchip,srv = <&mpp_srv>;
  rockchip,taskqueue-node = <0>;
  rockchip,resetgroup-node = <0>;
  status = "disabled";
 };

 vdpu_mmu: iommu@fdea0800 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xfdea0800 0x0 0x40>;
  interrupts = <0 138 4>;
  interrupt-names = "vdpu_mmu";
  clock-names = "aclk", "iface";
  clocks = <&cru 238>, <&cru 239>;
  power-domains = <&power 11>;
  #iommu-cells = <0>;
  status = "disabled";
 };

 rk_rga: rk_rga@fdeb0000 {
  compatible = "rockchip,rga2";
  reg = <0x0 0xfdeb0000 0x0 0x1000>;
  interrupts = <0 90 4>;
  clocks = <&cru 243>, <&cru 244>, <&cru 245>;
  clock-names = "aclk_rga", "hclk_rga", "clk_rga";
  power-domains = <&power 10>;
  status = "disabled";
 };

 ebc: ebc@fdec0000 {
  compatible = "rockchip,rk3568-ebc-tcon";
  reg = <0x0 0xfdec0000 0x0 0x5000>;
  interrupts = <0 17 4>;
  clocks = <&cru 249>, <&cru 250>;
  clock-names = "hclk", "dclk";
  power-domains = <&power 10>;
  rockchip,grf = <&grf>;
  pinctrl-names = "default";
  pinctrl-0 = <&ebc_pins>;
  status = "disabled";
 };

 jpegd: jpegd@fded0000 {
  compatible = "rockchip,rkv-jpeg-decoder-v1";
  reg = <0x0 0xfded0000 0x0 0x400>;
  interrupts = <0 62 4>;
  clocks = <&cru 251>, <&cru 252>;
  clock-names = "aclk_vcodec", "hclk_vcodec";
  rockchip,normal-rates = <297000000>, <0>;
  resets = <&cru 300>, <&cru 301>;
  reset-names = "video_a", "video_h";
  iommus = <&jpegd_mmu>;
  rockchip,srv = <&mpp_srv>;
  rockchip,taskqueue-node = <1>;
  rockchip,resetgroup-node = <1>;
  power-domains = <&power 10>;
  status = "disabled";
 };

 jpegd_mmu: iommu@fded0480 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xfded0480 0x0 0x40>;
  interrupts = <0 61 4>;
  interrupt-names = "jpegd_mmu";
  clock-names = "aclk", "iface";
  clocks = <&cru 251>, <&cru 252>;
  power-domains = <&power 10>;
  #iommu-cells = <0>;
  status = "disabled";
 };

 vepu: vepu@fdee0000 {
  compatible = "rockchip,vpu-encoder-v2";
  reg = <0x0 0xfdee0000 0x0 0x400>;
  interrupts = <0 64 4>;
  clocks = <&cru 253>, <&cru 254>;
  clock-names = "aclk_vcodec", "hclk_vcodec";
  rockchip,normal-rates = <297000000>, <0>;
  resets = <&cru 302>, <&cru 303>;
  reset-names = "video_a", "video_h";
  iommus = <&vepu_mmu>;
  rockchip,srv = <&mpp_srv>;
  rockchip,taskqueue-node = <2>;
  rockchip,resetgroup-node = <2>;
  power-domains = <&power 10>;
  status = "disabled";
 };

 vepu_mmu: iommu@fdee0800 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xfdee0800 0x0 0x40>;
  interrupts = <0 63 4>;
  interrupt-names = "vepu_mmu";
  clock-names = "aclk", "iface";
  clocks = <&cru 253>, <&cru 254>;
  power-domains = <&power 10>;
  #iommu-cells = <0>;
  status = "disabled";
 };

 iep: iep@fdef0000 {
  compatible = "rockchip,iep-v2";
  reg = <0x0 0xfdef0000 0x0 0x500>;
  interrupts = <0 56 4>;
  clocks = <&cru 246>, <&cru 247>, <&cru 248>;
  clock-names = "aclk", "hclk", "sclk";
  resets = <&cru 295>, <&cru 296>,
   <&cru 297>;
  reset-names = "rst_a", "rst_h", "rst_s";
  power-domains = <&power 10>;
  rockchip,srv = <&mpp_srv>;
  rockchip,taskqueue-node = <5>;
  rockchip,resetgroup-node = <5>;
  iommus = <&iep_mmu>;
  status = "disabled";
 };

 iep_mmu: iommu@fdef0800 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xfdef0800 0x0 0x100>;
  interrupts = <0 56 4>;
  interrupt-names = "iep_mmu";
  clocks = <&cru 246>, <&cru 247>;
  clock-names = "aclk", "iface";
  #iommu-cells = <0>;
  power-domains = <&power 10>;

  status = "disabled";
 };

 eink: eink@fdf00000 {
  compatible = "rockchip,rk3568-eink-tcon";
  reg = <0x0 0xfdf00000 0x0 0x74>;
  interrupts = <0 178 4>;
  clocks = <&cru 255>, <&cru 256>;
  clock-names = "pclk", "hclk";
  status = "disabled";
 };

 rkvenc: rkvenc@fdf40000 {
  compatible = "rockchip,rkv-encoder-v1";
  reg = <0x0 0xfdf40000 0x0 0x400>;
  interrupts = <0 140 4>;
  interrupt-names = "irq_enc";
  clocks = <&cru 259>, <&cru 260>,
   <&cru 261>;
  clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core";
  rockchip,normal-rates = <297000000>, <0>, <400000000>;
  rockchip,advanced-rates = <297000000>, <0>, <500000000>;
  rockchip,default-max-load = <2088960>;
  resets = <&cru 307>, <&cru 308>,
   <&cru 309>;
  reset-names = "video_a", "video_h", "video_core";
  assigned-clocks = <&cru 259>, <&cru 261>;
  assigned-clock-rates = <297000000>, <297000000>;
  iommus = <&rkvenc_mmu>;
  node-name = "rkvenc";
  rockchip,srv = <&mpp_srv>;
  rockchip,taskqueue-node = <3>;
  rockchip,resetgroup-node = <3>;
  power-domains = <&power 14>;
  status = "disabled";
 };

 rkvenc_mmu: iommu@fdf40f00 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xfdf40f00 0x0 0x40>, <0x0 0xfdf40f40 0x0 0x40>;
  interrupts = <0 141 4>,
   <0 142 4>;
  interrupt-names = "rkvenc_mmu0", "rkvenc_mmu1";
  clocks = <&cru 259>, <&cru 260>;
  clock-names = "aclk", "iface";
  rockchip,disable-mmu-reset;
  rockchip,enable-cmd-retry;
  #iommu-cells = <0>;
  power-domains = <&power 14>;
  status = "disabled";
 };

 rkvdec: rkvdec@fdf80200 {
  compatible = "rockchip,rkv-decoder-v2";
  reg = <0x0 0xfdf80200 0x0 0x400>;
  interrupts = <0 91 4>;
  interrupt-names = "irq_dec";
  clocks = <&cru 264>, <&cru 265>,
    <&cru 266>, <&cru 267>,
    <&cru 268>;
  clock-names = "aclk_vcodec", "hclk_vcodec","clk_cabac",
         "clk_core", "clk_hevc_cabac";
  rockchip,normal-rates = <297000000>, <0>, <297000000>,
     <297000000>, <400000000>;
  rockchip,advanced-rates = <400000000>, <0>, <400000000>,
     <400000000>, <500000000>;
  rockchip,default-max-load = <2088960>;
  resets = <&cru 322>, <&cru 323>,
    <&cru 324>, <&cru 325>,
    <&cru 326>;
  assigned-clocks = <&cru 264>, <&cru 266>,
      <&cru 267>, <&cru 268>;
  assigned-clock-rates = <297000000>, <297000000>, <297000000>, <297000000>;
  reset-names = "video_a", "video_h", "video_cabac",
         "video_core", "video_hevc_cabac";
  power-domains = <&power 13>;
  iommus = <&rkvdec_mmu>;
  rockchip,srv = <&mpp_srv>;
  rockchip,taskqueue-node = <4>;
  rockchip,resetgroup-node = <4>;
  status = "disabled";
 };

 rkvdec_mmu: iommu@fdf80800 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xfdf80800 0x0 0x40>, <0x0 0xfdf80840 0x0 0x40>;
  interrupts = <0 92 4>;
  interrupt-names = "rkvdec_mmu";
  clocks = <&cru 264>, <&cru 265>;
  clock-names = "aclk", "iface";
  power-domains = <&power 13>;
  #iommu-cells = <0>;
  status = "disabled";
 };

 mipi_csi2: mipi-csi2@fdfb0000 {
  compatible = "rockchip,rk3568-mipi-csi2";
  reg = <0x0 0xfdfb0000 0x0 0x10000>;
  reg-names = "csihost_regs";
  interrupts = <0 8 4>,
        <0 9 4>;
  interrupt-names = "csi-intr1", "csi-intr2";
  clocks = <&cru 213>, <&cru 255>;
  clock-names = "pclk_csi2host", "srst_csihost_p";
  power-domains = <&power 8>;
  status = "disabled";
 };

 rkcif: rkcif@fdfe0000 {
  compatible = "rockchip,rk3568-cif";
  reg = <0x0 0xfdfe0000 0x0 0x8000>;
  reg-names = "cif_regs";
  interrupts = <0 146 4>;
  interrupt-names = "cif-intr";

  clocks = <&cru 206>, <&cru 207>,
    <&cru 208>, <&cru 209>;
  clock-names = "aclk_cif", "hclk_cif",
         "dclk_cif", "iclk_cif_g";
  resets = <&cru 247>, <&cru 248>,
    <&cru 249>, <&cru 251>,
    <&cru 250>;
  reset-names = "rst_cif_a", "rst_cif_h",
         "rst_cif_d", "rst_cif_p",
         "rst_cif_i";
  assigned-clocks = <&cru 208>;
  assigned-clock-rates = <300000000>;
  power-domains = <&power 8>;
  rockchip,grf = <&grf>;
  iommus = <&rkcif_mmu>;
  status = "disabled";
 };

 rkcif_mmu: iommu@fdfe0800 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xfdfe0800 0x0 0x100>;
  interrupts = <0 146 4>;
  interrupt-names = "cif_mmu";
  clocks = <&cru 206>, <&cru 207>;
  clock-names = "aclk", "iface";
  power-domains = <&power 8>;
  #iommu-cells = <0>;
  rockchip,disable-mmu-reset;
  status = "disabled";
 };

 rkcif_dvp: rkcif_dvp {
  compatible = "rockchip,rkcif-dvp";
  rockchip,hw = <&rkcif>;
  iommus = <&rkcif_mmu>;
  status = "disabled";
 };

 rkcif_dvp_sditf: rkcif_dvp_sditf {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_dvp>;
  status = "disabled";
 };

 rkcif_mipi_lvds: rkcif_mipi_lvds {
  compatible = "rockchip,rkcif-mipi-lvds";
  rockchip,hw = <&rkcif>;
  iommus = <&rkcif_mmu>;
  status = "disabled";
 };

 rkcif_mipi_lvds_sditf: rkcif_mipi_lvds_sditf {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds>;
  status = "disabled";
 };

 rkisp: rkisp@fdff0000 {
  compatible = "rockchip,rk3568-rkisp";
  reg = <0x0 0xfdff0000 0x0 0x10000>;
  interrupts = <0 57 4>,
        <0 58 4>,
        <0 60 4>;
  interrupt-names = "mipi_irq", "mi_irq", "isp_irq";
  clocks = <&cru 210>, <&cru 211>, <&cru 212>;
  clock-names = "aclk_isp", "hclk_isp", "clk_isp";
  resets = <&cru 253>, <&cru 252>;
  reset-names = "isp", "isp-h";
  rockchip,grf = <&grf>;
  power-domains = <&power 8>;
  iommus = <&rkisp_mmu>;
  status = "disabled";
 };

 rkisp_mmu: iommu@fdff1a00 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xfdff1a00 0x0 0x100>;
  interrupts = <0 59 4>;
  interrupt-names = "isp_mmu";
  clocks = <&cru 210>, <&cru 211>;
  clock-names = "aclk", "iface";
  power-domains = <&power 8>;
  #iommu-cells = <0>;
  rockchip,disable-mmu-reset;
  status = "disabled";
 };

 rkisp_vir0: rkisp-vir0 {
  compatible = "rockchip,rkisp-vir";
  rockchip,hw = <&rkisp>;
  status = "disabled";
 };

 rkisp_vir1: rkisp-vir1 {
  compatible = "rockchip,rkisp-vir";
  rockchip,hw = <&rkisp>;
  status = "disabled";
 };

 gmac1: ethernet@fe010000 {
  compatible = "rockchip,rk3568-gmac", "snps,dwmac-4.20a";
  reg = <0x0 0xfe010000 0x0 0x10000>;
  interrupts = <0 32 4>,
        <0 29 4>;
  interrupt-names = "macirq", "eth_wake_irq";
  rockchip,grf = <&grf>;
  clocks = <&cru 390>, <&cru 393>,
    <&cru 393>, <&cru 199>,
    <&cru 195>, <&cru 196>,
    <&cru 393>, <&cru 200>;
  clock-names = "stmmaceth", "mac_clk_rx",
         "mac_clk_tx", "clk_mac_refout",
         "aclk_mac", "pclk_mac",
         "clk_mac_speed", "ptp_ref";
  resets = <&cru 236>;
  reset-names = "stmmaceth";

  snps,mixed-burst;
  snps,tso;

  snps,axi-config = <&gmac1_stmmac_axi_setup>;
  snps,mtl-rx-config = <&gmac1_mtl_rx_setup>;
  snps,mtl-tx-config = <&gmac1_mtl_tx_setup>;
  status = "disabled";

  mdio1: mdio {
   compatible = "snps,dwmac-mdio";
   #address-cells = <0x1>;
   #size-cells = <0x0>;
  };

  gmac1_stmmac_axi_setup: stmmac-axi-config {
   snps,wr_osr_lmt = <4>;
   snps,rd_osr_lmt = <8>;
   snps,blen = <0 0 0 0 16 8 4>;
  };

  gmac1_mtl_rx_setup: rx-queues-config {
   snps,rx-queues-to-use = <1>;
   queue0 {};
  };

  gmac1_mtl_tx_setup: tx-queues-config {
   snps,tx-queues-to-use = <1>;
   queue0 {};
  };
 };

 vop: vop@fe040000 {
  compatible = "rockchip,rk3568-vop";
  reg = <0x0 0xfe040000 0x0 0x3000>;
  reg-names = "regs";
  rockchip,grf = <&grf>;
  interrupts = <0 148 4>;
  clocks = <&cru 221>, <&cru 222>, <&cru 223>, <&cru 224>, <&cru 225>;
  clock-names = "aclk_vop", "hclk_vop", "dclk_vp0", "dclk_vp1", "dclk_vp2";
  iommus = <&vop_mmu>;
  power-domains = <&power 9>;
  status = "disabled";

  vop_out: ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0>;

    vp0_out_dsi0: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&dsi0_in_vp0>;
    };

    vp0_out_dsi1: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&dsi1_in_vp0>;
    };

    vp0_out_edp: endpoint@2 {
     reg = <2>;
     remote-endpoint = <&edp_in_vp0>;
    };

    vp0_out_hdmi: endpoint@3 {
     reg = <3>;
     remote-endpoint = <&hdmi_in_vp0>;
    };
   };

   port@1 {
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <1>;

    vp1_out_dsi0: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&dsi0_in_vp1>;
    };

    vp1_out_dsi1: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&dsi1_in_vp1>;
    };

    vp1_out_edp: endpoint@2 {
     reg = <2>;
     remote-endpoint = <&edp_in_vp1>;
    };

    vp1_out_hdmi: endpoint@3 {
     reg = <3>;
     remote-endpoint = <&hdmi_in_vp1>;
    };

    vp1_out_lvds0: endpoint@4 {
     reg = <4>;
     remote-endpoint = <&lvds0_in_vp1>;
    };

    vp1_out_lvds1: endpoint@5 {
     reg = <5>;
     remote-endpoint = <&lvds1_in_vp1>;
    };

   };

   port@2 {
    #address-cells = <1>;
    #size-cells = <0>;

    reg = <2>;

    vp2_out_lvds0: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&lvds0_in_vp2>;
    };

    vp2_out_lvds1: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&lvds1_in_vp2>;
    };

    vp2_out_rgb: endpoint@2 {
     reg = <2>;
     remote-endpoint = <&rgb_in_vp2>;
    };
   };
  };
 };

 vop_mmu: iommu@fe043e00 {
  compatible = "rockchip,iommu-v2";
  reg = <0x0 0xfe043e00 0x0 0x100>, <0x0 0xfe043f00 0x0 0x100>;
  interrupts = <0 148 4>;
  interrupt-names = "vop_mmu";
  clocks = <&cru 221>, <&cru 222>;
  clock-names = "aclk", "iface";
  #iommu-cells = <0>;
  status = "disabled";
 };

 dsi0: dsi@fe060000 {
  compatible = "rockchip,rk3568-mipi-dsi";
  reg = <0x0 0xfe060000 0x0 0x10000>;
  interrupts = <0 68 4>;
  clocks = <&cru 232>, <&cru 218>, <&mipi_dphy0>;
  clock-names = "pclk", "hclk", "hs_clk";
  resets = <&cru 272>;
  reset-names = "apb";
  phys = <&mipi_dphy0>;
  phy-names = "mipi_dphy";
  power-domains = <&power 9>;
  rockchip,grf = <&grf>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   dsi0_in: port@0 {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;

    dsi0_in_vp0: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vp0_out_dsi0>;
    };

    dsi0_in_vp1: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vp1_out_dsi0>;
    };
   };
  };
 };

 dsi1: dsi@fe070000 {
  compatible = "rockchip,rk3568-mipi-dsi";
  reg = <0x0 0xfe070000 0x0 0x10000>;
  interrupts = <0 69 4>;
  clocks = <&cru 233>, <&cru 218>, <&mipi_dphy1>;
  clock-names = "pclk", "hclk", "hs_clk";
  resets = <&cru 273>;
  reset-names = "apb";
  phys = <&mipi_dphy1>;
  phy-names = "mipi_dphy";
  power-domains = <&power 9>;
  rockchip,grf = <&grf>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   dsi1_in: port@0 {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;

    dsi1_in_vp0: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vp0_out_dsi1>;
    };

    dsi1_in_vp1: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vp1_out_dsi1>;
    };
   };
  };
 };

 hdmi: hdmi@fe0a0000 {
  compatible = "rockchip,rk3568-dw-hdmi";
  reg = <0x0 0xfe0a0000 0x0 0x20000>;
  interrupts = <0 45 4>;
  clocks = <&cru 230>,
    <&cru 231>,
    <&cru 403>,
    <&pmucru 2>,
    <&cru 222>;
  clock-names = "iahb", "isfr", "cec", "ref", "hclk";
  power-domains = <&power 9>;
  reg-io-width = <4>;
  rockchip,grf = <&grf>;
  #sound-dai-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hdmitx_scl &hdmitx_sda &hdmitxm0_cec>;
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   hdmi_in: port {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;

    hdmi_in_vp0: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vp0_out_hdmi>;
    };
    hdmi_in_vp1: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vp1_out_hdmi>;
    };
   };
  };
 };

 edp: edp@fe0c0000 {
  compatible = "rockchip,rk3568-edp";
  reg = <0x0 0xfe0c0000 0x0 0x10000>;
  interrupts = <0 18 4>;
  clocks = <&pmucru 41>, <&cru 234>,
    <&cru 235>, <&cru 218>;
  clock-names = "dp", "pclk", "spdif", "hclk";
  resets = <&cru 275>, <&cru 274>;
  reset-names = "dp", "apb";
  phys = <&edp_phy>;
  phy-names = "dp";
  power-domains = <&power 9>;
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   edp_in: port@0 {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;

    edp_in_vp0: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vp0_out_edp>;
    };

    edp_in_vp1: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vp1_out_edp>;
    };
   };
  };
 };

 qos_gpu: qos@fe128000 {
  compatible = "syscon";
  reg = <0x0 0xfe128000 0x0 0x20>;
 };

 qos_rkvenc_rd_m0: qos@fe138080 {
  compatible = "syscon";
  reg = <0x0 0xfe138080 0x0 0x20>;
 };

 qos_rkvenc_rd_m1: qos@fe138100 {
  compatible = "syscon";
  reg = <0x0 0xfe138100 0x0 0x20>;
 };

 qos_rkvenc_wr_m0: qos@fe138180 {
  compatible = "syscon";
  reg = <0x0 0xfe138180 0x0 0x20>;
 };

 qos_isp: qos@fe148000 {
  compatible = "syscon";
  reg = <0x0 0xfe148000 0x0 0x20>;
 };

 qos_vicap0: qos@fe148080 {
  compatible = "syscon";
  reg = <0x0 0xfe148080 0x0 0x20>;
 };

 qos_vicap1: qos@fe148100 {
  compatible = "syscon";
  reg = <0x0 0xfe148100 0x0 0x20>;
 };

 qos_vpu: qos@fe150000 {
  compatible = "syscon";
  reg = <0x0 0xfe150000 0x0 0x20>;
 };

 qos_ebc: qos@fe158000 {
  compatible = "syscon";
  reg = <0x0 0xfe158000 0x0 0x20>;
 };

 qos_iep: qos@fe158100 {
  compatible = "syscon";
  reg = <0x0 0xfe158100 0x0 0x20>;
 };

 qos_jpeg_dec: qos@fe158180 {
  compatible = "syscon";
  reg = <0x0 0xfe158180 0x0 0x20>;
 };

 qos_jpeg_enc: qos@fe158200 {
  compatible = "syscon";
  reg = <0x0 0xfe158200 0x0 0x20>;
 };

 qos_rga_rd: qos@fe158280 {
  compatible = "syscon";
  reg = <0x0 0xfe158280 0x0 0x20>;
 };

 qos_rga_wr: qos@fe158300 {
  compatible = "syscon";
  reg = <0x0 0xfe158300 0x0 0x20>;
 };

 qos_npu: qos@fe180000 {
  compatible = "syscon";
  reg = <0x0 0xfe180000 0x0 0x20>;
 };

 qos_pcie2x1: qos@fe190000 {
  compatible = "syscon";
  reg = <0x0 0xfe190000 0x0 0x20>;
 };

 qos_pcie3x1: qos@fe190080 {
  compatible = "syscon";
  reg = <0x0 0xfe190080 0x0 0x20>;
 };

 qos_pcie3x2: qos@fe190100 {
  compatible = "syscon";
  reg = <0x0 0xfe190100 0x0 0x20>;
 };

 qos_sata0: qos@fe190200 {
  compatible = "syscon";
  reg = <0x0 0xfe190200 0x0 0x20>;
 };

 qos_sata1: qos@fe190280 {
  compatible = "syscon";
  reg = <0x0 0xfe190280 0x0 0x20>;
 };

 qos_sata2: qos@fe190300 {
  compatible = "syscon";
  reg = <0x0 0xfe190300 0x0 0x20>;
 };

 qos_usb3_0: qos@fe190380 {
  compatible = "syscon";
  reg = <0x0 0xfe190380 0x0 0x20>;
 };

 qos_usb3_1: qos@fe190400 {
  compatible = "syscon";
  reg = <0x0 0xfe190400 0x0 0x20>;
 };

 qos_rkvdec: qos@fe198000 {
  compatible = "syscon";
  reg = <0x0 0xfe198000 0x0 0x20>;
 };

 qos_hdcp: qos@fe1a8000 {
  compatible = "syscon";
  reg = <0x0 0xfe1a8000 0x0 0x20>;
 };

 qos_vop_m0: qos@fe1a8080 {
  compatible = "syscon";
  reg = <0x0 0xfe1a8080 0x0 0x20>;
 };

 qos_vop_m1: qos@fe1a8100 {
  compatible = "syscon";
  reg = <0x0 0xfe1a8100 0x0 0x20>;
 };

 sdmmc2: dwmmc@fe000000 {
  compatible = "rockchip,rk3568-dw-mshc",
        "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xfe000000 0x0 0x4000>;
  interrupts = <0 100 4>;
  max-frequency = <150000000>;
  clocks = <&cru 193>, <&cru 194>,
    <&cru 398>, <&cru 399>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  resets = <&cru 235>;
  reset-names = "reset";
  status = "disabled";
 };

 pcie2x1: pcie@fe260000 {
  compatible = "rockchip,rk3568-pcie", "snps,dw-pcie";
  #address-cells = <3>;
  #size-cells = <2>;
  bus-range = <0x0 0x1f>;
  clocks = <&cru 129>, <&cru 130>,
    <&cru 131>, <&cru 132>;
  clock-names = "aclk_mst", "aclk_slv",
         "aclk_dbi", "pclk";
  device_type = "pci";
  interrupts = <0 75 4>,
        <0 74 4>,
        <0 73 4>,
        <0 72 4>,
        <0 71 4>;
  interrupt-names = "sys", "pmc", "msg", "legacy", "err";
  linux,pci-domain = <0>;
  num-ib-windows = <6>;
  num-ob-windows = <2>;
  max-link-speed = <2>;
  msi-map = <0x0 &its 0x0 0x1000>;
  num-lanes = <1>;
  phys = <&combphy2_psq 2>;
  phy-names = "pcie-phy";
  power-domains = <&power 15>;
  ranges = <0x00000800 0x0 0x00000000 0x3 0x00000000 0x0 0x800000
     0x81000000 0x0 0x00800000 0x3 0x00800000 0x0 0x100000
     0x83000000 0x0 0x00900000 0x3 0x00900000 0x0 0x3f700000>;
  reg = <0x3 0xc0000000 0x0 0x400000>,
        <0x0 0xfe260000 0x0 0x10000>;
  reg-names = "pcie-dbi", "pcie-apb";
  resets = <&cru 161>;
  reset-names = "pipe";
  status = "disabled";
 };

 pcie3x1: pcie@fe270000 {
  compatible = "rockchip,rk3568-pcie", "snps,dw-pcie";
  #address-cells = <3>;
  #size-cells = <2>;
  bus-range = <0x0 0x1f>;
  clocks = <&cru 136>, <&cru 137>,
    <&cru 138>, <&cru 139>;
  clock-names = "aclk_mst", "aclk_slv",
         "aclk_dbi", "pclk";
  device_type = "pci";
  interrupts = <0 160 4>,
        <0 159 4>,
        <0 158 4>,
        <0 157 4>,
        <0 156 4>;
  interrupt-names = "sys", "pmc", "msg", "legacy", "err";
  linux,pci-domain = <1>;
  num-ib-windows = <6>;
  num-ob-windows = <2>;
  max-link-speed = <3>;
  msi-map = <0x0 &its 0x3000 0x1000>;
  num-lanes = <1>;
  phys = <&pcie30phy>;
  phy-names = "pcie-phy";
  power-domains = <&power 15>;
  ranges = <0x00000800 0x0 0x40000000 0x3 0x40000000 0x0 0x800000
     0x81000000 0x0 0x40800000 0x3 0x40800000 0x0 0x100000
     0x83000000 0x0 0x40900000 0x3 0x40900000 0x0 0x3f700000>;
  reg = <0x3 0xc0400000 0x0 0x400000>,
        <0x0 0xfe270000 0x0 0x10000>;
  reg-names = "pcie-dbi", "pcie-apb";
  resets = <&cru 177>;
  reset-names = "pipe";

  status = "disabled";
 };

 pcie3x2: pcie@fe280000 {
  compatible = "rockchip,rk3568-pcie", "snps,dw-pcie";
  #address-cells = <3>;
  #size-cells = <2>;
  bus-range = <0x0 0x1f>;
  clocks = <&cru 143>, <&cru 144>,
    <&cru 145>, <&cru 146>;
  clock-names = "aclk_mst", "aclk_slv",
         "aclk_dbi", "pclk";
  device_type = "pci";
  interrupts = <0 165 4>,
        <0 164 4>,
        <0 163 4>,
        <0 162 4>,
        <0 161 4>;
  interrupt-names = "sys", "pmc", "msg", "legacy", "err";
  linux,pci-domain = <2>;
  num-ib-windows = <6>;
  num-ob-windows = <2>;
  max-link-speed = <3>;
  msi-map = <0x0 &its 0x2000 0x1000>;
  num-lanes = <2>;
  phys = <&pcie30phy>;
  phy-names = "pcie-phy";
  power-domains = <&power 15>;
  ranges = <0x00000800 0x0 0x80000000 0x3 0x80000000 0x0 0x800000
     0x81000000 0x0 0x80800000 0x3 0x80800000 0x0 0x100000
     0x83000000 0x0 0x80900000 0x3 0x80900000 0x0 0x3f700000>;
  reg = <0x3 0xc0800000 0x0 0x400000>,
        <0x0 0xfe280000 0x0 0x10000>;
  reg-names = "pcie-dbi", "pcie-apb";
  resets = <&cru 193>;
  reset-names = "pipe";

  status = "disabled";
 };

 gmac0: ethernet@fe2a0000 {
  compatible = "rockchip,rk3568-gmac", "snps,dwmac-4.20a";
  reg = <0x0 0xfe2a0000 0x0 0x10000>;
  interrupts = <0 27 4>,
        <0 24 4>;
  interrupt-names = "macirq", "eth_wake_irq";
  rockchip,grf = <&grf>;
  clocks = <&cru 386>, <&cru 389>,
    <&cru 389>, <&cru 184>,
    <&cru 180>, <&cru 181>,
    <&cru 389>, <&cru 185>;
  clock-names = "stmmaceth", "mac_clk_rx",
         "mac_clk_tx", "clk_mac_refout",
         "aclk_mac", "pclk_mac",
         "clk_mac_speed", "ptp_ref";
  resets = <&cru 215>;
  reset-names = "stmmaceth";

  snps,mixed-burst;
  snps,tso;

  snps,axi-config = <&gmac0_stmmac_axi_setup>;
  snps,mtl-rx-config = <&gmac0_mtl_rx_setup>;
  snps,mtl-tx-config = <&gmac0_mtl_tx_setup>;
  status = "disabled";

  mdio0: mdio {
   compatible = "snps,dwmac-mdio";
   #address-cells = <0x1>;
   #size-cells = <0x0>;
  };

  gmac0_stmmac_axi_setup: stmmac-axi-config {
   snps,wr_osr_lmt = <4>;
   snps,rd_osr_lmt = <8>;
   snps,blen = <0 0 0 0 16 8 4>;
  };

  gmac0_mtl_rx_setup: rx-queues-config {
   snps,rx-queues-to-use = <1>;
   queue0 {};
  };

  gmac0_mtl_tx_setup: tx-queues-config {
   snps,tx-queues-to-use = <1>;
   queue0 {};
  };
 };

 sdmmc0: dwmmc@fe2b0000 {
  compatible = "rockchip,rk3568-dw-mshc",
        "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xfe2b0000 0x0 0x4000>;
  interrupts = <0 98 4>;
  max-frequency = <150000000>;
  clocks = <&cru 176>, <&cru 177>,
    <&cru 394>, <&cru 395>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  resets = <&cru 212>;
  reset-names = "reset";
  pinctrl-names = "default";
  pinctrl-0 = <&sdmmc0_clk &sdmmc0_cmd &sdmmc0_det &sdmmc0_bus4>;
  status = "disabled";
 };

 sdmmc1: dwmmc@fe2c0000 {
  compatible = "rockchip,rk3568-dw-mshc",
        "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xfe2c0000 0x0 0x4000>;
  interrupts = <0 99 4>;
  max-frequency = <150000000>;
  clocks = <&cru 178>, <&cru 179>,
    <&cru 396>, <&cru 397>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  resets = <&cru 214>;
  reset-names = "reset";
  status = "disabled";
 };

 sfc: sfc@fe300000 {
  compatible = "rockchip,sfc";
  reg = <0x0 0xfe300000 0x0 0x4000>;
  interrupts = <0 101 4>;
  clocks = <&cru 120>, <&cru 118>;
  clock-names = "clk_sfc", "hclk_sfc";
  assigned-clocks = <&cru 120>;
  assigned-clock-rates = <100000000>;
  status = "disabled";
 };

 sdhci: sdhci@fe310000 {
  compatible = "rockchip,dwcmshc-sdhci", "snps,dwcmshc-sdhci";
  reg = <0x0 0xfe310000 0x0 0x10000>;
  max-frequency = <200000000>;
  interrupts = <0 19 4>;
  assigned-clocks = <&cru 123>, <&cru 125>;
  assigned-clock-rates = <200000000>, <24000000>;
  clocks = <&cru 124>, <&cru 122>,
    <&cru 121>, <&cru 123>,
    <&cru 125>;
  clock-names = "core", "bus", "axi", "block", "timer";
  status = "disabled";
 };

 nandc0: nandc@fe330000 {
  compatible = "rockchip,rk-nandc";
  reg = <0x0 0xfe330000 0x0 0x4000>;
  interrupts = <0 70 4>;
  nandc_id = <0>;
  clocks = <&cru 117>, <&cru 116>;
  clock-names = "clk_nandc", "hclk_nandc";
  status = "disabled";
 };

 crypto: crypto@fe380000 {
  compatible = "rockchip,rk3568-crypto";
  reg = <0x0 0xfe380000 0x0 0x4000>;
  clocks = <&cru 108>, <&cru 109>;
  clock-names = "sclk_crypto", "apkclk_crypto";
  clock-frequency = <150000000>, <300000000>;
  status = "disabled";
 };

 rng: rng@fe388000 {
  compatible = "rockchip,cryptov2-rng";
  reg = <0x0 0xfe388000 0x0 0x2000>;
  status = "disabled";
 };

 secure_otp: secure_otp@fe3a0000 {
  compatible = "rockchip,rk3568-secure-otp";
  reg = <0x0 0xfe3a0000 0x0 0x4000>;
  secure_conf = <0xfdd18008>;
  mask_addr = <0xfe880000>;
  cru_rst_addr = <0xfdd20470>;
 };

 i2s0_8ch: i2s@fe400000 {
  compatible = "rockchip,rk3568-i2s-tdm";
  reg = <0x0 0xfe400000 0x0 0x1000>;
  interrupts = <0 52 4>;
  clocks = <&cru 63>, <&cru 67>, <&cru 57>;
  clock-names = "mclk_tx", "mclk_rx", "hclk";
  dmas = <&dmac1 0>;
  dma-names = "tx";
  resets = <&cru 80>, <&cru 81>;
  reset-names = "tx-m", "rx-m";
  rockchip,cru = <&cru>;
  rockchip,grf = <&grf>;
  rockchip,playback-only;
  #sound-dai-cells = <0>;
  status = "disabled";
 };

 i2s1_8ch: i2s@fe410000 {
  compatible = "rockchip,rk3568-i2s-tdm";
  reg = <0x0 0xfe410000 0x0 0x1000>;
  interrupts = <0 53 4>;
  clocks = <&cru 71>, <&cru 75>, <&cru 58>;
  clock-names = "mclk_tx", "mclk_rx", "hclk";
  dmas = <&dmac1 2>, <&dmac1 3>;
  dma-names = "tx", "rx";
  resets = <&cru 82>, <&cru 83>;
  reset-names = "tx-m", "rx-m";
  rockchip,cru = <&cru>;
  rockchip,grf = <&grf>;
  #sound-dai-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2s1sclktxm0
        &i2s1sclkrxm0
        &i2s1lrcktxm0
        &i2s1lrckrxm0
        &i2s1sdi0m0
        &i2s1sdi1m0
        &i2s1sdi2m0
        &i2s1sdi3m0
        &i2s1sdo0m0
        &i2s1sdo1m0
        &i2s1sdo2m0
        &i2s1sdo3m0>;
  status = "disabled";
 };

 i2s2_2ch: i2s@fe420000 {
  compatible = "rockchip,rk3568-i2s-tdm";
  reg = <0x0 0xfe420000 0x0 0x1000>;
  interrupts = <0 54 4>;
  clocks = <&cru 79>, <&cru 79>, <&cru 59>;
  clock-names = "mclk_tx", "mclk_rx", "hclk";
  dmas = <&dmac1 4>, <&dmac1 5>;
  dma-names = "tx", "rx";
  rockchip,cru = <&cru>;
  rockchip,grf = <&grf>;
  rockchip,clk-trcm = <1>;
  #sound-dai-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2s2sclktxm0
        &i2s2lrcktxm0
        &i2s2sdim0
        &i2s2sdom0>;
  status = "disabled";
 };

 i2s3_2ch: i2s@fe430000 {
  compatible = "rockchip,rk3568-i2s-tdm";
  reg = <0x0 0xfe430000 0x0 0x1000>;
  interrupts = <0 55 4>;
  clocks = <&cru 83>, <&cru 87>, <&cru 60>;
  clock-names = "mclk_tx", "mclk_rx", "hclk";
  dmas = <&dmac1 6>, <&dmac1 7>;
  dma-names = "tx", "rx";
  resets = <&cru 85>, <&cru 86>;
  reset-names = "tx-m", "rx-m";
  rockchip,cru = <&cru>;
  rockchip,grf = <&grf>;
  #sound-dai-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2s3sclkm0
        &i2s3lrckm0
        &i2s3sdim0
        &i2s3sdom0>;
  status = "disabled";
 };

 pdm: pdm@fe440000 {
  compatible = "rockchip,rk3568-pdm", "rockchip,pdm";
  reg = <0x0 0xfe440000 0x0 0x1000>;
  clocks = <&cru 90>, <&cru 89>;
  clock-names = "pdm_clk", "pdm_hclk";
  dmas = <&dmac1 9>;
  dma-names = "rx";
  #sound-dai-cells = <0>;
  status = "disabled";
 };

 vad: vad@fe450000 {
  compatible = "rockchip,rk3568-vad";
  reg = <0x0 0xfe450000 0x0 0x10000>;
  reg-names = "vad";
  clocks = <&cru 91>;
  clock-names = "hclk";
  interrupts = <0 137 4>;
  rockchip,audio-src = <0>;
  rockchip,det-channel = <0>;
  rockchip,mode = <0>;
  #sound-dai-cells = <0>;
  status = "disabled";
 };

 spdif_8ch: spdif@fe460000 {
  compatible = "rockchip,rk3568-spdif";
  reg = <0x0 0xfe460000 0x0 0x1000>;
  interrupts = <0 102 4>;
  dmas = <&dmac1 1>;
  dma-names = "tx";
  clock-names = "mclk", "hclk";
  clocks = <&cru 95>, <&cru 92>;
  #sound-dai-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&spdifm0_pins>;
  status = "disabled";
 };

 audpwm: audpwm@fe470000 {
  compatible = "rockchip,rk3568-audio-pwm", "rockchip,audio-pwm-v1";
  reg = <0x0 0xfe470000 0x0 0x1000>;
  clocks = <&cru 99>, <&cru 96>;
  clock-names = "clk", "hclk";
  dmas = <&dmac1 8>;
  dma-names = "tx";
  #sound-dai-cells = <0>;
  rockchip,sample-width-bits = <11>;
  rockchip,interpolat-points = <1>;
  status = "disabled";
 };

 dig_acodec: codec-digital@fe478000 {
  compatible = "rockchip,rk3568-codec-digital", "rockchip,codec-digital-v1";
  reg = <0x0 0xfe478000 0x0 0x1000>;
  clocks = <&cru 103>, <&cru 102>,
    <&cru 101>, <&cru 100>;
  clock-names = "adc", "dac", "i2c", "pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&acodec_pins>;
  resets = <&cru 95>;
  reset-names = "reset" ;
  rockchip,grf = <&grf>;
  #sound-dai-cells = <0>;
  status = "disabled";
 };

 dmac0: dmac@fe530000 {
  compatible = "arm,pl330", "arm,primecell";
  reg = <0x0 0xfe530000 0x0 0x4000>;
  interrupts = <0 14 4>,
        <0 13 4>;
  clocks = <&cru 269>;
  clock-names = "apb_pclk";
  #dma-cells = <1>;
  arm,pl330-periph-burst;
 };

 dmac1: dmac@fe550000 {
  compatible = "arm,pl330", "arm,primecell";
  reg = <0x0 0xfe550000 0x0 0x4000>;
  interrupts = <0 16 4>,
        <0 15 4>;
  clocks = <&cru 269>;
  clock-names = "apb_pclk";
  #dma-cells = <1>;
  arm,pl330-periph-burst;
 };

 can0: can@fe570000 {
  compatible = "rockchip,canfd-1.0";
  reg = <0x0 0xfe570000 0x0 0x1000>;
  interrupts = <0 1 4>;
  clocks = <&cru 321>, <&cru 320>;
  clock-names = "baudclk", "apb_pclk";
  resets = <&cru 341>, <&cru 340>;
  reset-names = "can", "can-apb";
  tx-fifo-depth = <1>;
  rx-fifo-depth = <6>;
  status = "disabled";
 };

 can1: can@fe580000 {
  compatible = "rockchip,canfd-1.0";
  reg = <0x0 0xfe580000 0x0 0x1000>;
  interrupts = <0 2 4>;
  clocks = <&cru 323>, <&cru 322>;
  clock-names = "baudclk", "apb_pclk";
  resets = <&cru 343>, <&cru 342>;
  reset-names = "can", "can-apb";
  tx-fifo-depth = <1>;
  rx-fifo-depth = <6>;
  status = "disabled";
 };

 can2: can@fe590000 {
  compatible = "rockchip,canfd-1.0";
  reg = <0x0 0xfe590000 0x0 0x1000>;
  interrupts = <0 3 4>;
  clocks = <&cru 325>, <&cru 324>;
  clock-names = "baudclk", "apb_pclk";
  resets = <&cru 345>, <&cru 344>;
  reset-names = "can", "can-apb";
  tx-fifo-depth = <1>;
  rx-fifo-depth = <6>;
  status = "disabled";
 };

 i2c1: i2c@fe5a0000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xfe5a0000 0x0 0x1000>;
  clocks = <&cru 328>, <&cru 327>;
  clock-names = "i2c", "pclk";
  interrupts = <0 47 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c1_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c2: i2c@fe5b0000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xfe5b0000 0x0 0x1000>;
  clocks = <&cru 330>, <&cru 329>;
  clock-names = "i2c", "pclk";
  interrupts = <0 48 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c2m0_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c3: i2c@fe5c0000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xfe5c0000 0x0 0x1000>;
  clocks = <&cru 332>, <&cru 331>;
  clock-names = "i2c", "pclk";
  interrupts = <0 49 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c3m0_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c4: i2c@fe5d0000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xfe5d0000 0x0 0x1000>;
  clocks = <&cru 334>, <&cru 333>;
  clock-names = "i2c", "pclk";
  interrupts = <0 50 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c4m0_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c5: i2c@fe5e0000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xfe5e0000 0x0 0x1000>;
  clocks = <&cru 336>, <&cru 335>;
  clock-names = "i2c", "pclk";
  interrupts = <0 51 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c5m0_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 wdt: watchdog@fe600000 {
  compatible = "snps,dw-wdt";
  reg = <0x0 0xfe600000 0x0 0x100>;
  clocks = <&cru 278>, <&cru 277>;
  clock-names = "tclk", "pclk";
  interrupts = <0 149 4>;
  resets = <&cru 422>;
  reset-names = "reset";
  status = "okay";
 };

 spi0: spi@fe610000 {
  compatible = "rockchip,rk3568-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xfe610000 0x0 0x1000>;
  interrupts = <0 103 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 338>, <&cru 337>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac0 20>, <&dmac0 21>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "high_speed";
  pinctrl-0 = <&spi0clkm0 &spi0cs0m0 &spi0cs1m0 &spi0misom0 &spi0mosim0>;
  pinctrl-1 = <&spi0clkm0_hs &spi0cs0m0 &spi0cs1m0 &spi0misom0_hs &spi0mosim0_hs>;
  status = "disabled";
 };

 spi1: spi@fe620000 {
  compatible = "rockchip,rk3568-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xfe620000 0x0 0x1000>;
  interrupts = <0 104 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 340>, <&cru 339>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac0 22>, <&dmac0 23>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "high_speed";
  pinctrl-0 = <&spi1clkm0 &spi1cs0m0 &spi1cs1m0 &spi1misom0 &spi1mosim0>;
  pinctrl-1 = <&spi1clkm0_hs &spi1cs0m0 &spi1cs1m0 &spi1misom0_hs &spi1mosim0_hs>;
  status = "disabled";
 };

 spi2: spi@fe630000 {
  compatible = "rockchip,rk3568-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xfe630000 0x0 0x1000>;
  interrupts = <0 105 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 342>, <&cru 341>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac0 24>, <&dmac0 25>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "high_speed";
  pinctrl-0 = <&spi2clkm0 &spi2cs0m0 &spi2cs1m0 &spi2misom0 &spi2mosim0>;
  pinctrl-1 = <&spi2clkm0_hs &spi2cs0m0 &spi2cs1m0 &spi2misom0_hs &spi2mosim0_hs>;
  status = "disabled";
 };

 spi3: spi@fe640000 {
  compatible = "rockchip,rk3568-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xfe640000 0x0 0x1000>;
  interrupts = <0 106 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 344>, <&cru 343>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac0 26>, <&dmac0 27>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "high_speed";
  pinctrl-0 = <&spi3clkm0 &spi3cs0m0 &spi3cs1m0 &spi3misom0 &spi3mosim0>;
  pinctrl-1 = <&spi3clkm0_hs &spi3cs0m0 &spi3cs1m0 &spi3misom0_hs &spi3mosim0_hs>;
  status = "disabled";
 };

 uart1: serial@fe650000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe650000 0x0 0x100>;
  interrupts = <0 117 4>;
  clocks = <&cru 287>, <&cru 284>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac0 2>, <&dmac0 3>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart1m0_xfer>;
  status = "disabled";
 };

 uart2: serial@fe660000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe660000 0x0 0x100>;
  interrupts = <0 118 4>;
  clocks = <&cru 291>, <&cru 288>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac0 4>, <&dmac0 5>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart2m0_xfer>;
  status = "disabled";
 };

 uart3: serial@fe670000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe670000 0x0 0x100>;
  interrupts = <0 119 4>;
  clocks = <&cru 295>, <&cru 292>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac0 6>, <&dmac0 7>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart3m0_xfer>;
  status = "disabled";
 };

 uart4: serial@fe680000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe680000 0x0 0x100>;
  interrupts = <0 120 4>;
  clocks = <&cru 299>, <&cru 296>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac0 8>, <&dmac0 9>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart4m0_xfer>;
  status = "disabled";
 };

 uart5: serial@fe690000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe690000 0x0 0x100>;
  interrupts = <0 121 4>;
  clocks = <&cru 303>, <&cru 300>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac0 10>, <&dmac0 11>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart5m0_xfer>;
  status = "disabled";
 };

 uart6: serial@fe6a0000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe6a0000 0x0 0x100>;
  interrupts = <0 122 4>;
  clocks = <&cru 307>, <&cru 304>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac0 12>, <&dmac0 13>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart6m0_xfer>;
  status = "disabled";
 };

 uart7: serial@fe6b0000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe6b0000 0x0 0x100>;
  interrupts = <0 123 4>;
  clocks = <&cru 311>, <&cru 308>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac0 14>, <&dmac0 15>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart7m0_xfer>;
  status = "disabled";
 };

 uart8: serial@fe6c0000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe6c0000 0x0 0x100>;
  interrupts = <0 124 4>;
  clocks = <&cru 315>, <&cru 312>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac0 16>, <&dmac0 17>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart8m0_xfer>;
  status = "disabled";
 };

 uart9: serial@fe6d0000 {
  compatible = "rockchip,rk3568-uart", "snps,dw-apb-uart";
  reg = <0x0 0xfe6d0000 0x0 0x100>;
  interrupts = <0 125 4>;
  clocks = <&cru 319>, <&cru 316>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac0 18>, <&dmac0 19>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart9m0_xfer>;
  status = "disabled";
 };

 pwm4: pwm@fe6e0000 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfe6e0000 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm4_pins>;
  clocks = <&cru 346>, <&cru 345>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm5: pwm@fe6e0010 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfe6e0010 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm5_pins>;
  clocks = <&cru 346>, <&cru 345>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm6: pwm@fe6e0020 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfe6e0020 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm6_pins>;
  clocks = <&cru 346>, <&cru 345>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm7: pwm@fe6e0030 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfe6e0030 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm7_pins>;
  clocks = <&cru 346>, <&cru 345>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm8: pwm@fe6f0000 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfe6f0000 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm8m0_pins>;
  clocks = <&cru 349>, <&cru 348>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm9: pwm@fe6f0010 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfe6f0010 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm9m0_pins>;
  clocks = <&cru 349>, <&cru 348>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm10: pwm@fe6f0020 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfe6f0020 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm10m0_pins>;
  clocks = <&cru 349>, <&cru 348>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm11: pwm@fe6f0030 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfe6f0030 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm11m0_pins>;
  clocks = <&cru 349>, <&cru 348>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm12: pwm@fe700000 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfe700000 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm12m0_pins>;
  clocks = <&cru 352>, <&cru 351>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm13: pwm@fe700010 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfe700010 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm13m0_pins>;
  clocks = <&cru 352>, <&cru 351>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm14: pwm@fe700020 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfe700020 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm14m0_pins>;
  clocks = <&cru 352>, <&cru 351>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm15: pwm@fe700030 {
  compatible = "rockchip,rk3568-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xfe700030 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm15m0_pins>;
  clocks = <&cru 352>, <&cru 351>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 tsadc: tsadc@fe710000 {
  compatible = "rockchip,rk3568-tsadc";
  reg = <0x0 0xfe710000 0x0 0x100>;
  interrupts = <0 115 4>;
  rockchip,grf = <&grf>;
  clocks = <&cru 273>, <&cru 271>;
  clock-names = "tsadc", "apb_pclk";
  assigned-clocks = <&cru 272>, <&cru 273>;
  assigned-clock-rates = <17000000>, <700000>;
  resets = <&cru 386>, <&cru 385>,
    <&cru 471>;
  reset-names = "tsadc", "tsadc-apb", "tsadc-phy";
  #thermal-sensor-cells = <1>;
  rockchip,hw-tshut-temp = <120000>;
  rockchip,hw-tshut-mode = <1>;
  rockchip,hw-tshut-polarity = <0>;
  pinctrl-names = "gpio", "otpout";
  pinctrl-0 = <&tsadc_gpio>;
  pinctrl-1 = <&tsadc_shutorg>;
  status = "disabled";
 };

 saradc: saradc@fe720000 {
  compatible = "rockchip,rk3568-saradc", "rockchip,rk3399-saradc";
  reg = <0x0 0xfe720000 0x0 0x100>;
  interrupts = <0 93 4>;
  #io-channel-cells = <1>;
  clocks = <&cru 275>, <&cru 274>;
  clock-names = "saradc", "apb_pclk";
  resets = <&cru 384>;
  reset-names = "saradc-apb";
  status = "disabled";
 };

 mailbox: mailbox@fe780000 {
  compatible = "rockchip,rk3568-mailbox",
        "rockchip,rk3368-mailbox";
  reg = <0x0 0xfe780000 0x0 0x1000>;
  interrupts = <0 183 4>,
        <0 184 4>,
        <0 185 4>,
        <0 186 4>;
  clocks = <&cru 283>;
  clock-names = "pclk_mailbox";
  #mbox-cells = <1>;
  status = "disabled";
 };

 combphy0_us: phy@fe820000 {
  compatible = "rockchip,rk3568-naneng-combphy";
  reg = <0x0 0xfe820000 0x0 0x100>;
  #phy-cells = <1>;
  clocks = <&pmucru 31>, <&cru 380>;
  clock-names = "refclk", "apbclk";
  assigned-clocks = <&pmucru 31>;
  assigned-clock-rates = <24000000>;
  resets = <&cru 452>, <&cru 453>;
  reset-names = "combphy-apb", "combphy";
  rockchip,pipe-grf = <&pipegrf>;
  rockchip,pipe-phy-grf = <&pipe_phy_grf0>;
  status = "disabled";
 };

 combphy1_usq: phy@fe830000 {
  compatible = "rockchip,rk3568-naneng-combphy";
  reg = <0x0 0xfe830000 0x0 0x100>;
  #phy-cells = <1>;
  clocks = <&pmucru 34>, <&cru 381>;
  clock-names = "refclk", "apbclk";
  assigned-clocks = <&pmucru 34>;
  assigned-clock-rates = <24000000>;
  resets = <&cru 454>, <&cru 455>;
  reset-names = "combphy-apb", "combphy";
  rockchip,pipe-grf = <&pipegrf>;
  rockchip,pipe-phy-grf = <&pipe_phy_grf1>;
  status = "disabled";
 };

 combphy2_psq: phy@fe840000 {
  compatible = "rockchip,rk3568-naneng-combphy";
  reg = <0x0 0xfe840000 0x0 0x100>;
  #phy-cells = <1>;
  clocks = <&pmucru 37>, <&cru 382>;
  clock-names = "refclk", "apbclk";
  assigned-clocks = <&pmucru 37>;
  assigned-clock-rates = <24000000>;
  resets = <&cru 456>, <&cru 457>;
  reset-names = "combphy-apb", "combphy";
  rockchip,pipe-grf = <&pipegrf>;
  rockchip,pipe-phy-grf = <&pipe_phy_grf2>;
  status = "disabled";
 };

 mipi_dphy0: mipi-dphy@fe850000 {
  compatible = "rockchip,rk3568-mipi-dphy";
  reg = <0x0 0xfe850000 0x0 0x10000>;
  clocks = <&pmucru 23>, <&cru 378>;
  clock-names = "ref", "pclk";
  clock-output-names = "mipi_dphy_pll";
  #clock-cells = <0>;
  resets = <&cru 443>;
  reset-names = "apb";
  power-domains = <&power 9>;
  #phy-cells = <0>;
  rockchip,grf = <&grf>;
  status = "disabled";
 };

 video_phy0: video-phy@fe850000 {
  compatible = "rockchip,rk3568-video-phy";
  reg = <0x0 0xfe850000 0x0 0x10000>,
        <0x0 0xfe060000 0x0 0x10000>;
  clocks = <&pmucru 23>,
    <&cru 378>, <&cru 232>;
  clock-names = "ref", "pclk_phy", "pclk_host";
  #clock-cells = <0>;
  resets = <&cru 443>;
  reset-names = "rst";
  power-domains = <&power 9>;
  #phy-cells = <0>;
  status = "disabled";
 };

 mipi_dphy1: mipi-dphy@fe860000 {
  compatible = "rockchip,rk3568-mipi-dphy";
  reg = <0x0 0xfe860000 0x0 0x10000>;
  clocks = <&pmucru 25>, <&cru 379>;
  clock-names = "ref", "pclk";
  clock-output-names = "mipi_dphy1_pll";
  #clock-cells = <0>;
  resets = <&cru 444>;
  reset-names = "apb";
  power-domains = <&power 9>;
  #phy-cells = <0>;
  rockchip,grf = <&grf>;
  status = "disabled";
 };

 video_phy1: video-phy@fe860000 {
  compatible = "rockchip,rk3568-video-phy";
  reg = <0x0 0xfe860000 0x0 0x10000>,
        <0x0 0xfe070000 0x0 0x10000>;
  clocks = <&pmucru 25>,
    <&cru 379>, <&cru 233>;
  clock-names = "ref", "pclk_phy", "pclk_host";
  #clock-cells = <0>;
  resets = <&cru 444>;
  reset-names = "rst";
  power-domains = <&power 9>;
  #phy-cells = <0>;
  status = "disabled";
 };

 csi_dphy: csi-dphy@fe870000 {
  compatible = "rockchip,rk3568-csi-dphy";
  reg = <0x0 0xfe870000 0x0 0x1000>;
  clocks = <&cru 377>;
  clock-names = "pclk";
  rockchip,grf = <&grf>;
  status = "disabled";
 };

 usb2phy0: usb2-phy@fe8a0000 {
  compatible = "rockchip,rk3568-usb2phy";
  reg = <0x0 0xfe8a0000 0x0 0x10000>;
  interrupts = <0 135 4>;
  clocks = <&pmucru 19>;
  clock-names = "phyclk";
  #clock-cells = <0>;
  assigned-clocks = <&cru 11>;
  assigned-clock-parents = <&usb2phy0>;
  clock-output-names = "usb480m_phy";
  rockchip,usbgrf = <&usb2phy0_grf>;
  status = "disabled";

  u2phy0_host: host-port {
   #phy-cells = <0>;
   status = "disabled";
  };

  u2phy0_otg: otg-port {
   #phy-cells = <0>;
   status = "disabled";
  };
 };

 usb2phy1: usb2-phy@fe8b0000 {
  compatible = "rockchip,rk3568-usb2phy";
  reg = <0x0 0xfe8b0000 0x0 0x10000>;
  interrupts = <0 136 4>;
  clocks = <&pmucru 21>;
  clock-names = "phyclk";
  #clock-cells = <0>;
  rockchip,usbgrf = <&usb2phy1_grf>;
  status = "disabled";

  u2phy1_host: host-port {
   #phy-cells = <0>;
   status = "disabled";
  };

  u2phy1_otg: otg-port {
   #phy-cells = <0>;
   status = "disabled";
  };
 };

 pcie30phy: phy@fe8c0000 {
  compatible = "rockchip,rk3568-pcie3-phy";
  reg = <0x0 0xfe8c0000 0x0 0x20000>;
  #phy-cells = <0>;
  clocks = <&pmucru 38>, <&pmucru 39>,
    <&cru 375>;
  clock-names = "refclk_m", "refclk_n", "pclk";
  resets = <&cru 446>;
  reset-names = "phy";
  rockchip,phy-grf = <&pcie30_phy_grf>;
  status = "disabled";
 };

 pinctrl: pinctrl {
  compatible = "rockchip,rk3568-pinctrl";
  rockchip,grf = <&grf>;
  rockchip,pmu = <&pmugrf>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gpio0: gpio@fdd60000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xfdd60000 0x0 0x100>;
   interrupts = <0 33 4>;
   clocks = <&pmucru 46>, <&pmucru 12>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 0 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio@fe740000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xfe740000 0x0 0x100>;
   interrupts = <0 34 4>;
   clocks = <&cru 355>, <&cru 356>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 32 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@fe750000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xfe750000 0x0 0x100>;
   interrupts = <0 35 4>;
   clocks = <&cru 357>, <&cru 358>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 64 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@fe760000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xfe760000 0x0 0x100>;
   interrupts = <0 36 4>;
   clocks = <&cru 359>, <&cru 360>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 96 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio4: gpio@fe770000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xfe770000 0x0 0x100>;
   interrupts = <0 37 4>;
   clocks = <&cru 361>, <&cru 362>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 128 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};

# 1 "arch/arm/dts/rk3568-pinctrl.dtsi" 1






# 1 "arch/arm/dts/rockchip-pinconf.dtsi" 1




&pinctrl {

 pcfg_pull_up: pcfg-pull-up {
  bias-pull-up;
 };

 pcfg_pull_down: pcfg-pull-down {
  bias-pull-down;
 };

 pcfg_pull_none: pcfg-pull-none {
  bias-disable;
 };

 pcfg_pull_none_drv_level_0: pcfg-pull-none-drv-level-0 {
  bias-disable;
  drive-strength = <0>;
 };

 pcfg_pull_none_drv_level_1: pcfg-pull-none-drv-level-1 {
  bias-disable;
  drive-strength = <1>;
 };

 pcfg_pull_none_drv_level_2: pcfg-pull-none-drv-level-2 {
  bias-disable;
  drive-strength = <2>;
 };

 pcfg_pull_none_drv_level_3: pcfg-pull-none-drv-level-3 {
  bias-disable;
  drive-strength = <3>;
 };

 pcfg_pull_none_drv_level_4: pcfg-pull-none-drv-level-4 {
  bias-disable;
  drive-strength = <4>;
 };

 pcfg_pull_none_drv_level_5: pcfg-pull-none-drv-level-5 {
  bias-disable;
  drive-strength = <5>;
 };

 pcfg_pull_none_drv_level_6: pcfg-pull-none-drv-level-6 {
  bias-disable;
  drive-strength = <6>;
 };

 pcfg_pull_none_drv_level_7: pcfg-pull-none-drv-level-7 {
  bias-disable;
  drive-strength = <7>;
 };

 pcfg_pull_none_drv_level_8: pcfg-pull-none-drv-level-8 {
  bias-disable;
  drive-strength = <8>;
 };

 pcfg_pull_none_drv_level_9: pcfg-pull-none-drv-level-9 {
  bias-disable;
  drive-strength = <9>;
 };

 pcfg_pull_none_drv_level_10: pcfg-pull-none-drv-level-10 {
  bias-disable;
  drive-strength = <10>;
 };

 pcfg_pull_none_drv_level_11: pcfg-pull-none-drv-level-11 {
  bias-disable;
  drive-strength = <11>;
 };

 pcfg_pull_none_drv_level_12: pcfg-pull-none-drv-level-12 {
  bias-disable;
  drive-strength = <12>;
 };

 pcfg_pull_none_drv_level_13: pcfg-pull-none-drv-level-13 {
  bias-disable;
  drive-strength = <13>;
 };

 pcfg_pull_none_drv_level_14: pcfg-pull-none-drv-level-14 {
  bias-disable;
  drive-strength = <14>;
 };

 pcfg_pull_none_drv_level_15: pcfg-pull-none-drv-level-15 {
  bias-disable;
  drive-strength = <15>;
 };

 pcfg_pull_up_drv_level_0: pcfg-pull-up-drv-level-0 {
  bias-pull-up;
  drive-strength = <0>;
 };

 pcfg_pull_up_drv_level_1: pcfg-pull-up-drv-level-1 {
  bias-pull-up;
  drive-strength = <1>;
 };

 pcfg_pull_up_drv_level_2: pcfg-pull-up-drv-level-2 {
  bias-pull-up;
  drive-strength = <2>;
 };

 pcfg_pull_up_drv_level_3: pcfg-pull-up-drv-level-3 {
  bias-pull-up;
  drive-strength = <3>;
 };

 pcfg_pull_up_drv_level_4: pcfg-pull-up-drv-level-4 {
  bias-pull-up;
  drive-strength = <4>;
 };

 pcfg_pull_up_drv_level_5: pcfg-pull-up-drv-level-5 {
  bias-pull-up;
  drive-strength = <5>;
 };

 pcfg_pull_up_drv_level_6: pcfg-pull-up-drv-level-6 {
  bias-pull-up;
  drive-strength = <6>;
 };

 pcfg_pull_up_drv_level_7: pcfg-pull-up-drv-level-7 {
  bias-pull-up;
  drive-strength = <7>;
 };

 pcfg_pull_up_drv_level_8: pcfg-pull-up-drv-level-8 {
  bias-pull-up;
  drive-strength = <8>;
 };

 pcfg_pull_up_drv_level_9: pcfg-pull-up-drv-level-9 {
  bias-pull-up;
  drive-strength = <9>;
 };

 pcfg_pull_up_drv_level_10: pcfg-pull-up-drv-level-10 {
  bias-pull-up;
  drive-strength = <10>;
 };

 pcfg_pull_up_drv_level_11: pcfg-pull-up-drv-level-11 {
  bias-pull-up;
  drive-strength = <11>;
 };

 pcfg_pull_up_drv_level_12: pcfg-pull-up-drv-level-12 {
  bias-pull-up;
  drive-strength = <12>;
 };

 pcfg_pull_up_drv_level_13: pcfg-pull-up-drv-level-13 {
  bias-pull-up;
  drive-strength = <13>;
 };

 pcfg_pull_up_drv_level_14: pcfg-pull-up-drv-level-14 {
  bias-pull-up;
  drive-strength = <14>;
 };

 pcfg_pull_up_drv_level_15: pcfg-pull-up-drv-level-15 {
  bias-pull-up;
  drive-strength = <15>;
 };

 pcfg_pull_down_drv_level_0: pcfg-pull-down-drv-level-0 {
  bias-pull-down;
  drive-strength = <0>;
 };

 pcfg_pull_down_drv_level_1: pcfg-pull-down-drv-level-1 {
  bias-pull-down;
  drive-strength = <1>;
 };

 pcfg_pull_down_drv_level_2: pcfg-pull-down-drv-level-2 {
  bias-pull-down;
  drive-strength = <2>;
 };

 pcfg_pull_down_drv_level_3: pcfg-pull-down-drv-level-3 {
  bias-pull-down;
  drive-strength = <3>;
 };

 pcfg_pull_down_drv_level_4: pcfg-pull-down-drv-level-4 {
  bias-pull-down;
  drive-strength = <4>;
 };

 pcfg_pull_down_drv_level_5: pcfg-pull-down-drv-level-5 {
  bias-pull-down;
  drive-strength = <5>;
 };

 pcfg_pull_down_drv_level_6: pcfg-pull-down-drv-level-6 {
  bias-pull-down;
  drive-strength = <6>;
 };

 pcfg_pull_down_drv_level_7: pcfg-pull-down-drv-level-7 {
  bias-pull-down;
  drive-strength = <7>;
 };

 pcfg_pull_down_drv_level_8: pcfg-pull-down-drv-level-8 {
  bias-pull-down;
  drive-strength = <8>;
 };

 pcfg_pull_down_drv_level_9: pcfg-pull-down-drv-level-9 {
  bias-pull-down;
  drive-strength = <9>;
 };

 pcfg_pull_down_drv_level_10: pcfg-pull-down-drv-level-10 {
  bias-pull-down;
  drive-strength = <10>;
 };

 pcfg_pull_down_drv_level_11: pcfg-pull-down-drv-level-11 {
  bias-pull-down;
  drive-strength = <11>;
 };

 pcfg_pull_down_drv_level_12: pcfg-pull-down-drv-level-12 {
  bias-pull-down;
  drive-strength = <12>;
 };

 pcfg_pull_down_drv_level_13: pcfg-pull-down-drv-level-13 {
  bias-pull-down;
  drive-strength = <13>;
 };

 pcfg_pull_down_drv_level_14: pcfg-pull-down-drv-level-14 {
  bias-pull-down;
  drive-strength = <14>;
 };

 pcfg_pull_down_drv_level_15: pcfg-pull-down-drv-level-15 {
  bias-pull-down;
  drive-strength = <15>;
 };

 pcfg_pull_up_smt: pcfg-pull-up-smt {
  bias-pull-up;
  input-schmitt-enable;
 };

 pcfg_pull_down_smt: pcfg-pull-down-smt {
  bias-pull-down;
  input-schmitt-enable;
 };

 pcfg_pull_none_smt: pcfg-pull-none-smt {
  bias-disable;
  input-schmitt-enable;
 };

 pcfg_pull_none_drv_level_0_smt: pcfg-pull-none-drv-level-0-smt {
  bias-disable;
  drive-strength = <0>;
  input-schmitt-enable;
 };

 pcfg_output_high: pcfg-output-high {
  output-high;
 };

 pcfg_output_low: pcfg-output-low {
  output-low;
 };
};
# 8 "arch/arm/dts/rk3568-pinctrl.dtsi" 2





&pinctrl {
 acodec {
  acodec_pins: acodec-pins {
   rockchip,pins =

    <1 9 5 &pcfg_pull_none>,

    <1 1 5 &pcfg_pull_none>,

    <1 0 5 &pcfg_pull_none>,

    <1 7 5 &pcfg_pull_none>,

    <1 8 5 &pcfg_pull_none>,

    <1 3 5 &pcfg_pull_none>,

    <1 5 5 &pcfg_pull_none>;
  };
 };
 audiopwmout {
  audiopwmout_pins: audiopwmout-pins {
   rockchip,pins =

    <1 0 4 &pcfg_pull_none>,

    <1 1 4 &pcfg_pull_none>;
  };
 };
 audiopwmoutdiff {
  audiopwmoutdiff_pins: audiopwmoutdiff-pins {
   rockchip,pins =

    <1 1 6 &pcfg_pull_none>,

    <1 0 6 &pcfg_pull_none>,

    <1 7 4 &pcfg_pull_none>,

    <1 6 4 &pcfg_pull_none>;
  };
 };
 bt656 {
  bt656m0_pins: bt656m0-pins {
   rockchip,pins =

    <3 0 2 &pcfg_pull_none>,

    <2 24 2 &pcfg_pull_none>,

    <2 25 2 &pcfg_pull_none>,

    <2 26 2 &pcfg_pull_none>,

    <2 27 2 &pcfg_pull_none>,

    <2 28 2 &pcfg_pull_none>,

    <2 29 2 &pcfg_pull_none>,

    <2 30 2 &pcfg_pull_none>,

    <2 31 2 &pcfg_pull_none>;
  };
  bt656m1_pins: bt656m1-pins {
   rockchip,pins =

    <4 12 5 &pcfg_pull_none>,

    <3 22 5 &pcfg_pull_none>,

    <3 23 5 &pcfg_pull_none>,

    <3 24 5 &pcfg_pull_none>,

    <3 25 5 &pcfg_pull_none>,

    <3 26 5 &pcfg_pull_none>,

    <3 27 5 &pcfg_pull_none>,

    <3 28 5 &pcfg_pull_none>,

    <3 29 5 &pcfg_pull_none>;
  };
 };
 bt1120 {
  bt1120_pins: bt1120-pins {
   rockchip,pins =

    <3 6 2 &pcfg_pull_none>,

    <3 1 2 &pcfg_pull_none>,

    <3 2 2 &pcfg_pull_none>,

    <3 3 2 &pcfg_pull_none>,

    <3 4 2 &pcfg_pull_none>,

    <3 5 2 &pcfg_pull_none>,

    <3 7 2 &pcfg_pull_none>,

    <3 8 2 &pcfg_pull_none>,

    <3 9 2 &pcfg_pull_none>,

    <3 10 2 &pcfg_pull_none>,

    <3 11 2 &pcfg_pull_none>,

    <3 12 2 &pcfg_pull_none>,

    <3 13 2 &pcfg_pull_none>,

    <3 14 2 &pcfg_pull_none>,

    <3 17 2 &pcfg_pull_none>,

    <3 18 2 &pcfg_pull_none>,

    <3 19 2 &pcfg_pull_none>;
  };
 };
 cam {
  cam_pins: cam-pins {
   rockchip,pins =

    <4 7 1 &pcfg_pull_none>,

    <4 8 1 &pcfg_pull_none>;
  };
 };
 can0 {
  can0m0_pins: can0m0-pins {
   rockchip,pins =

    <0 12 2 &pcfg_pull_none>,

    <0 11 2 &pcfg_pull_none>;
  };
  can0m1_pins: can0m1-pins {
   rockchip,pins =

    <2 2 4 &pcfg_pull_none>,

    <2 1 4 &pcfg_pull_none>;
  };
 };
 can1 {
  can1m0_pins: can1m0-pins {
   rockchip,pins =

    <1 0 3 &pcfg_pull_none>,

    <1 1 3 &pcfg_pull_none>;
  };
  can1m1_pins: can1m1-pins {
   rockchip,pins =

    <4 18 3 &pcfg_pull_none>,

    <4 19 3 &pcfg_pull_none>;
  };
 };
 can2 {
  can2m0_pins: can2m0-pins {
   rockchip,pins =

    <4 12 3 &pcfg_pull_none>,

    <4 13 3 &pcfg_pull_none>;
  };
  can2m1_pins: can2m1-pins {
   rockchip,pins =

    <2 9 4 &pcfg_pull_none>,

    <2 10 4 &pcfg_pull_none>;
  };
 };
 cif {
  cif_dvp_ctl: cif-dvp_ctl {
   rockchip,pins =

    <4 17 1 &pcfg_pull_none>,

    <4 16 1 &pcfg_pull_none>,

    <3 22 1 &pcfg_pull_none>,

    <3 23 1 &pcfg_pull_none>,

    <3 24 1 &pcfg_pull_none>,

    <3 25 1 &pcfg_pull_none>,

    <3 26 1 &pcfg_pull_none>,

    <3 27 1 &pcfg_pull_none>,

    <3 28 1 &pcfg_pull_none>,

    <3 29 1 &pcfg_pull_none>,

    <3 30 1 &pcfg_pull_none>,

    <3 31 1 &pcfg_pull_none>,

    <4 0 1 &pcfg_pull_none>,

    <4 1 1 &pcfg_pull_none>,

    <4 2 1 &pcfg_pull_none>,

    <4 3 1 &pcfg_pull_none>,

    <4 4 1 &pcfg_pull_none>,

    <4 5 1 &pcfg_pull_none>,

    <4 14 1 &pcfg_pull_none>,

    <4 15 1 &pcfg_pull_none>;
  };
 };
 clk32k {
  clk32k_pins: clk32k-pins {
   rockchip,pins =

    <0 8 1 &pcfg_pull_none>,

    <0 8 2 &pcfg_pull_none>,

    <2 22 1 &pcfg_pull_none>;
  };
 };
 cpu {
  cpu_pins: cpu-pins {
   rockchip,pins =

    <0 15 2 &pcfg_pull_none>;
  };
 };
 ebc {
  ebc_pins: ebc-pins {
   rockchip,pins =

    <4 16 2 &pcfg_pull_none>,

    <4 11 2 &pcfg_pull_none>,

    <4 12 2 &pcfg_pull_none>,

    <4 6 2 &pcfg_pull_none>,

    <4 7 2 &pcfg_pull_none>,

    <4 8 2 &pcfg_pull_none>,

    <4 9 2 &pcfg_pull_none>,

    <4 17 2 &pcfg_pull_none>,

    <3 22 2 &pcfg_pull_none>,

    <3 23 2 &pcfg_pull_none>,

    <3 24 2 &pcfg_pull_none>,

    <3 25 2 &pcfg_pull_none>,

    <3 26 2 &pcfg_pull_none>,

    <3 27 2 &pcfg_pull_none>,

    <3 28 2 &pcfg_pull_none>,

    <3 29 2 &pcfg_pull_none>,

    <3 30 2 &pcfg_pull_none>,

    <3 31 2 &pcfg_pull_none>,

    <4 0 2 &pcfg_pull_none>,

    <4 1 2 &pcfg_pull_none>,

    <4 2 2 &pcfg_pull_none>,

    <4 3 2 &pcfg_pull_none>,

    <4 4 2 &pcfg_pull_none>,

    <4 5 2 &pcfg_pull_none>,

    <4 14 2 &pcfg_pull_none>,

    <4 15 2 &pcfg_pull_none>,

    <4 13 2 &pcfg_pull_none>,

    <4 10 2 &pcfg_pull_none>;
  };
 };
 edpdp {
  edpdpm0_pins: edpdpm0-pins {
   rockchip,pins =

    <4 20 1 &pcfg_pull_none>;
  };
  edpdpm1_pins: edpdpm1-pins {
   rockchip,pins =

    <0 18 2 &pcfg_pull_none>;
  };
 };
 emmc {
  emmc_rstnout: emmc-rstnout {
   rockchip,pins =

    <1 23 1 &pcfg_pull_none>;
  };
  emmc_bus8: emmc-bus8 {
   rockchip,pins =

    <1 12 1 &pcfg_pull_up_drv_level_2>,

    <1 13 1 &pcfg_pull_up_drv_level_2>,

    <1 14 1 &pcfg_pull_up_drv_level_2>,

    <1 15 1 &pcfg_pull_up_drv_level_2>,

    <1 16 1 &pcfg_pull_up_drv_level_2>,

    <1 17 1 &pcfg_pull_up_drv_level_2>,

    <1 18 1 &pcfg_pull_up_drv_level_2>,

    <1 19 1 &pcfg_pull_up_drv_level_2>;
  };
  emmc_clk: emmc-clk {
   rockchip,pins =

    <1 21 1 &pcfg_pull_up_drv_level_2>;
  };
  emmc_cmd: emmc-cmd {
   rockchip,pins =

    <1 20 1 &pcfg_pull_up_drv_level_2>;
  };
  emmc_datastrobe: emmc-datastrobe {
   rockchip,pins =
    <1 22 1 &pcfg_pull_none>;
  };
 };
 eth0 {
  eth0_clkout_pins: eth0-clkout-pins {
   rockchip,pins =

    <2 17 2 &pcfg_pull_none>;
  };
 };
 eth1 {
  eth1m0_clkout_pins: eth1m0-clkout-pins {
   rockchip,pins =

    <3 8 3 &pcfg_pull_none>;
  };
  eth1m1_clkout_pins: eth1m1-clkout-pins {
   rockchip,pins =

    <4 11 3 &pcfg_pull_none>;
  };
 };
 flash {
  flash_pins: flash-pins {
   rockchip,pins =

    <1 24 2 &pcfg_pull_none>,

    <1 22 3 &pcfg_pull_none>,

    <1 27 2 &pcfg_pull_none>,

    <1 28 2 &pcfg_pull_none>,

    <1 12 2 &pcfg_pull_none>,

    <1 13 2 &pcfg_pull_none>,

    <1 14 2 &pcfg_pull_none>,

    <1 15 2 &pcfg_pull_none>,

    <1 16 2 &pcfg_pull_none>,

    <1 17 2 &pcfg_pull_none>,

    <1 18 2 &pcfg_pull_none>,

    <1 19 2 &pcfg_pull_none>,

    <1 21 2 &pcfg_pull_none>,

    <1 26 2 &pcfg_pull_none>,

    <1 25 2 &pcfg_pull_none>,

    <0 7 1 &pcfg_pull_none>,

    <1 23 3 &pcfg_pull_none>,

    <1 20 2 &pcfg_pull_none>;
  };
 };
 fspi {
  fspi_pins: fspi-pins {
   rockchip,pins =

    <1 24 1 &pcfg_pull_none>,

    <1 27 1 &pcfg_pull_none>,

    <1 25 1 &pcfg_pull_none>,

    <1 26 1 &pcfg_pull_none>,

    <1 23 2 &pcfg_pull_none>,

    <1 28 1 &pcfg_pull_none>;
  };
  fspi_cs1: fspi-cs1 {
   rockchip,pins =

    <1 22 2 &pcfg_pull_up>;
  };
 };
 gmac0 {
  gmac0_miim: gmac0-miim {
   rockchip,pins =

    <2 19 2 &pcfg_pull_none>,

    <2 20 2 &pcfg_pull_none>;
  };
  gmac0_clkinout: gmac0-clkinout {
   rockchip,pins =

    <2 18 2 &pcfg_pull_none>;
  };
  gmac0_rx_er: gmac0-rx-er {
   rockchip,pins =

    <2 21 2 &pcfg_pull_none>;
  };
  gmac0_rx_bus2: gmac0-rx-bus2 {
   rockchip,pins =

    <2 14 1 &pcfg_pull_none>,

    <2 15 2 &pcfg_pull_none>,

    <2 16 2 &pcfg_pull_none>;
  };
  gmac0_tx_bus2: gmac0-tx-bus2 {
   rockchip,pins =

    <2 11 1 &pcfg_pull_none_drv_level_2>,

    <2 12 1 &pcfg_pull_none_drv_level_2>,

    <2 13 1 &pcfg_pull_none>;
  };
  gmac0_rgmii_clk: gmac0-rgmii-clk {
   rockchip,pins =

    <2 5 2 &pcfg_pull_none>,

    <2 8 2 &pcfg_pull_none_drv_level_1>;
  };
  gmac0_rgmii_bus: gmac0-rgmii-bus {
   rockchip,pins =

    <2 3 2 &pcfg_pull_none>,

    <2 4 2 &pcfg_pull_none>,

    <2 6 2 &pcfg_pull_none_drv_level_2>,

    <2 7 2 &pcfg_pull_none_drv_level_2>;
  };
 };
 gmac1 {
  gmac1m0_miim: gmac1m0-miim {
   rockchip,pins =

    <3 20 3 &pcfg_pull_none>,

    <3 21 3 &pcfg_pull_none>;
  };
  gmac1m0_clkinout: gmac1m0-clkinout {
   rockchip,pins =

    <3 16 3 &pcfg_pull_none>;
  };
  gmac1m0_rx_er: gmac1m0-rx-er {
   rockchip,pins =

    <3 12 3 &pcfg_pull_none>;
  };
  gmac1m0_rx_bus2: gmac1m0-rx-bus2 {
   rockchip,pins =

    <3 9 3 &pcfg_pull_none>,

    <3 10 3 &pcfg_pull_none>,

    <3 11 3 &pcfg_pull_none>;
  };
  gmac1m0_tx_bus2: gmac1m0-tx-bus2 {
   rockchip,pins =

    <3 13 3 &pcfg_pull_none_drv_level_2>,

    <3 14 3 &pcfg_pull_none_drv_level_2>,

    <3 15 3 &pcfg_pull_none>;
  };
  gmac1m0_rgmii_clk: gmac1m0-rgmii-clk {
   rockchip,pins =

    <3 7 3 &pcfg_pull_none>,

    <3 6 3 &pcfg_pull_none_drv_level_1>;
  };
  gmac1m0_rgmii_bus: gmac1m0-rgmii-bus {
   rockchip,pins =

    <3 4 3 &pcfg_pull_none>,

    <3 5 3 &pcfg_pull_none>,

    <3 2 3 &pcfg_pull_none_drv_level_2>,

    <3 3 3 &pcfg_pull_none_drv_level_2>;
  };
  gmac1m1_miim: gmac1m1-miim {
   rockchip,pins =

    <4 14 3 &pcfg_pull_none>,

    <4 15 3 &pcfg_pull_none>;
  };
  gmac1m1_clkinout: gmac1m1-clkinout {
   rockchip,pins =

    <4 17 3 &pcfg_pull_none>;
  };
  gmac1m1_rx_er: gmac1m1-rx-er {
   rockchip,pins =

    <4 10 3 &pcfg_pull_none>;
  };
  gmac1m1_rx_bus2: gmac1m1-rx-bus2 {
   rockchip,pins =

    <4 7 3 &pcfg_pull_none>,

    <4 8 3 &pcfg_pull_none>,

    <4 9 3 &pcfg_pull_none>;
  };
  gmac1m1_tx_bus2: gmac1m1-tx-bus2 {
   rockchip,pins =

    <4 4 3 &pcfg_pull_none_drv_level_2>,

    <4 5 3 &pcfg_pull_none_drv_level_2>,

    <4 6 3 &pcfg_pull_none>;
  };
  gmac1m1_rgmii_clk: gmac1m1-rgmii-clk {
   rockchip,pins =

    <4 3 3 &pcfg_pull_none>,

    <4 0 3 &pcfg_pull_none_drv_level_1>;
  };
  gmac1m1_rgmii_bus: gmac1m1-rgmii-bus {
   rockchip,pins =

    <4 1 3 &pcfg_pull_none>,

    <4 2 3 &pcfg_pull_none>,

    <3 30 3 &pcfg_pull_none_drv_level_2>,

    <3 31 3 &pcfg_pull_none_drv_level_2>;
  };
 };
 gpu {
  gpu_pins: gpu-pins {
   rockchip,pins =

    <0 16 2 &pcfg_pull_none>,

    <0 6 4 &pcfg_pull_none>;
  };
 };
 hdmitx {
  hdmitxm0_cec: hdmitxm0-cec {
   rockchip,pins =

    <4 25 1 &pcfg_pull_none>;
  };
  hdmitxm1_cec: hdmitxm1-cec {
   rockchip,pins =

    <0 23 1 &pcfg_pull_none>;
  };
  hdmitx_scl: hdmitx-scl {
   rockchip,pins =
    <4 23 1 &pcfg_pull_none>;
  };
  hdmitx_sda: hdmitx-sda {
   rockchip,pins =
    <4 24 1 &pcfg_pull_none>;
  };
 };
 i2c0 {
  i2c0_xfer: i2c0-xfer {
   rockchip,pins =

    <0 9 1 &pcfg_pull_none_smt>,

    <0 10 1 &pcfg_pull_none_smt>;
  };
 };
 i2c1 {
  i2c1_xfer: i2c1-xfer {
   rockchip,pins =

    <0 11 1 &pcfg_pull_none_smt>,

    <0 12 1 &pcfg_pull_none_smt>;
  };
 };
 i2c2 {
  i2c2m0_xfer: i2c2m0-xfer {
   rockchip,pins =

    <0 13 1 &pcfg_pull_none_smt>,

    <0 14 1 &pcfg_pull_none_smt>;
  };
  i2c2m1_xfer: i2c2m1-xfer {
   rockchip,pins =

    <4 13 1 &pcfg_pull_none_smt>,

    <4 12 1 &pcfg_pull_none_smt>;
  };
 };
 i2c3 {
  i2c3m0_xfer: i2c3m0-xfer {
   rockchip,pins =

    <1 1 1 &pcfg_pull_none_smt>,

    <1 0 1 &pcfg_pull_none_smt>;
  };
  i2c3m1_xfer: i2c3m1-xfer {
   rockchip,pins =

    <3 13 4 &pcfg_pull_none_smt>,

    <3 14 4 &pcfg_pull_none_smt>;
  };
 };
 i2c4 {
  i2c4m0_xfer: i2c4m0-xfer {
   rockchip,pins =

    <4 11 1 &pcfg_pull_none_smt>,

    <4 10 1 &pcfg_pull_none_smt>;
  };
  i2c4m1_xfer: i2c4m1-xfer {
   rockchip,pins =

    <2 10 2 &pcfg_pull_none_smt>,

    <2 9 2 &pcfg_pull_none_smt>;
  };
 };
 i2c5 {
  i2c5m0_xfer: i2c5m0-xfer {
   rockchip,pins =

    <3 11 4 &pcfg_pull_none_smt>,

    <3 12 4 &pcfg_pull_none_smt>;
  };
  i2c5m1_xfer: i2c5m1-xfer {
   rockchip,pins =

    <4 23 2 &pcfg_pull_none_smt>,

    <4 24 2 &pcfg_pull_none_smt>;
  };
 };
 i2s1 {
  i2s1lrckrxm0: i2s1lrckrxm0 {
   rockchip,pins =
    <1 6 1 &pcfg_pull_none>;
  };
  i2s1lrcktxm0: i2s1lrcktxm0 {
   rockchip,pins =
    <1 5 1 &pcfg_pull_none>;
  };
  i2s1mclkm0: i2s1mclkm0 {
   rockchip,pins =
    <1 2 1 &pcfg_pull_none>;
  };
  i2s1sclkrxm0: i2s1sclkrxm0 {
   rockchip,pins =
    <1 4 1 &pcfg_pull_none>;
  };
  i2s1sclktxm0: i2s1sclktxm0 {
   rockchip,pins =
    <1 3 1 &pcfg_pull_none>;
  };
  i2s1sdi0m0: i2s1sdi0m0 {
   rockchip,pins =
    <1 11 1 &pcfg_pull_none>;
  };
  i2s1sdi1m0: i2s1sdi1m0 {
   rockchip,pins =
    <1 10 2 &pcfg_pull_none>;
  };
  i2s1sdi2m0: i2s1sdi2m0 {
   rockchip,pins =
    <1 9 2 &pcfg_pull_none>;
  };
  i2s1sdi3m0: i2s1sdi3m0 {
   rockchip,pins =
    <1 8 2 &pcfg_pull_none>;
  };
  i2s1sdo0m0: i2s1sdo0m0 {
   rockchip,pins =
    <1 7 1 &pcfg_pull_none>;
  };
  i2s1sdo1m0: i2s1sdo1m0 {
   rockchip,pins =
    <1 8 1 &pcfg_pull_none>;
  };
  i2s1sdo2m0: i2s1sdo2m0 {
   rockchip,pins =
    <1 9 1 &pcfg_pull_none>;
  };
  i2s1sdo3m0: i2s1sdo3m0 {
   rockchip,pins =
    <1 10 1 &pcfg_pull_none>;
  };
  i2s1lrckrxm1: i2s1lrckrxm1 {
   rockchip,pins =
    <4 7 5 &pcfg_pull_none>;
  };
  i2s1lrcktxm1: i2s1lrcktxm1 {
   rockchip,pins =
    <3 24 4 &pcfg_pull_none>;
  };
  i2s1mclkm1: i2s1mclkm1 {
   rockchip,pins =
    <3 22 4 &pcfg_pull_none>;
  };
  i2s1sclkrxm1: i2s1sclkrxm1 {
   rockchip,pins =
    <4 6 5 &pcfg_pull_none>;
  };
  i2s1sclktxm1: i2s1sclktxm1 {
   rockchip,pins =
    <3 23 4 &pcfg_pull_none>;
  };
  i2s1sdi0m1: i2s1sdi0m1 {
   rockchip,pins =
    <3 26 4 &pcfg_pull_none>;
  };
  i2s1sdi1m1: i2s1sdi1m1 {
   rockchip,pins =
    <3 27 4 &pcfg_pull_none>;
  };
  i2s1sdi2m1: i2s1sdi2m1 {
   rockchip,pins =
    <3 28 4 &pcfg_pull_none>;
  };
  i2s1sdi3m1: i2s1sdi3m1 {
   rockchip,pins =
    <3 29 4 &pcfg_pull_none>;
  };
  i2s1sdo0m1: i2s1sdo0m1 {
   rockchip,pins =
    <3 25 4 &pcfg_pull_none>;
  };
  i2s1sdo1m1: i2s1sdo1m1 {
   rockchip,pins =
    <4 8 5 &pcfg_pull_none>;
  };
  i2s1sdo2m1: i2s1sdo2m1 {
   rockchip,pins =
    <4 9 4 &pcfg_pull_none>;
  };
  i2s1lrckrxm2: i2s1lrckrxm2 {
   rockchip,pins =
    <3 21 5 &pcfg_pull_none>;
  };
  i2s1lrcktxm2: i2s1lrcktxm2 {
   rockchip,pins =
    <2 26 5 &pcfg_pull_none>;
  };
  i2s1mclkm2: i2s1mclkm2 {
   rockchip,pins =
    <2 24 5 &pcfg_pull_none>;
  };
  i2s1sclktxm2: i2s1sclktxm2 {
   rockchip,pins =
    <2 25 5 &pcfg_pull_none>;
  };
  i2s1sdi0m2: i2s1sdi0m2 {
   rockchip,pins =
    <2 27 5 &pcfg_pull_none>;
  };
  i2s1sdi1m2: i2s1sdi1m2 {
   rockchip,pins =
    <2 28 5 &pcfg_pull_none>;
  };
  i2s1sdi2m2: i2s1sdi2m2 {
   rockchip,pins =
    <2 29 5 &pcfg_pull_none>;
  };
  i2s1sdi3m2: i2s1sdi3m2 {
   rockchip,pins =
    <2 30 5 &pcfg_pull_none>;
  };
  i2s1sdo0m2: i2s1sdo0m2 {
   rockchip,pins =
    <2 31 5 &pcfg_pull_none>;
  };
  i2s1sdo1m2: i2s1sdo1m2 {
   rockchip,pins =
    <3 0 5 &pcfg_pull_none>;
  };
  i2s1sdo2m2: i2s1sdo2m2 {
   rockchip,pins =
    <3 17 5 &pcfg_pull_none>;
  };
  i2s1sdo3m2: i2s1sdo3m2 {
   rockchip,pins =
    <3 18 5 &pcfg_pull_none>;
  };
  i2s1_sclkrxm: i2s1-sclkrxm {
   rockchip,pins =
    <3 19 5 &pcfg_pull_none>;
  };
  i2s1_sdo3m: i2s1-sdo3m {
   rockchip,pins =
    <4 13 4 &pcfg_pull_none>;
  };
 };
 i2s2 {
  i2s2lrckrxm0: i2s2lrckrxm0 {
   rockchip,pins =
    <2 16 1 &pcfg_pull_none>;
  };
  i2s2lrcktxm0: i2s2lrcktxm0 {
   rockchip,pins =
    <2 19 1 &pcfg_pull_none>;
  };
  i2s2mclkm0: i2s2mclkm0 {
   rockchip,pins =
    <2 17 1 &pcfg_pull_none>;
  };
  i2s2sclkrxm0: i2s2sclkrxm0 {
   rockchip,pins =
    <2 15 1 &pcfg_pull_none>;
  };
  i2s2sclktxm0: i2s2sclktxm0 {
   rockchip,pins =
    <2 18 1 &pcfg_pull_none>;
  };
  i2s2sdim0: i2s2sdim0 {
   rockchip,pins =
    <2 21 1 &pcfg_pull_none>;
  };
  i2s2sdom0: i2s2sdom0 {
   rockchip,pins =
    <2 20 1 &pcfg_pull_none>;
  };
  i2s2lrckrxm1: i2s2lrckrxm1 {
   rockchip,pins =
    <4 5 5 &pcfg_pull_none>;
  };
  i2s2lrcktxm1: i2s2lrcktxm1 {
   rockchip,pins =
    <4 4 5 &pcfg_pull_none>;
  };
  i2s2mclkm1: i2s2mclkm1 {
   rockchip,pins =
    <4 14 5 &pcfg_pull_none>;
  };
  i2s2sclkrxm1: i2s2sclkrxm1 {
   rockchip,pins =
    <4 17 5 &pcfg_pull_none>;
  };
  i2s2sclktxm1: i2s2sclktxm1 {
   rockchip,pins =
    <4 15 4 &pcfg_pull_none>;
  };
  i2s2sdim1: i2s2sdim1 {
   rockchip,pins =
    <4 10 5 &pcfg_pull_none>;
  };
  i2s2sdom1: i2s2sdom1 {
   rockchip,pins =
    <4 11 5 &pcfg_pull_none>;
  };
 };
 i2s3 {
  i2s3lrckm0: i2s3lrckm0 {
   rockchip,pins =
    <3 4 4 &pcfg_pull_none>;
  };
  i2s3mclkm0: i2s3mclkm0 {
   rockchip,pins =
    <3 2 4 &pcfg_pull_none>;
  };
  i2s3sclkm0: i2s3sclkm0 {
   rockchip,pins =
    <3 3 4 &pcfg_pull_none>;
  };
  i2s3sdim0: i2s3sdim0 {
   rockchip,pins =
    <3 6 4 &pcfg_pull_none>;
  };
  i2s3sdom0: i2s3sdom0 {
   rockchip,pins =
    <3 5 4 &pcfg_pull_none>;
  };
  i2s3lrckm1: i2s3lrckm1 {
   rockchip,pins =
    <4 20 5 &pcfg_pull_none>;
  };
  i2s3mclkm1: i2s3mclkm1 {
   rockchip,pins =
    <4 18 5 &pcfg_pull_none>;
  };
  i2s3sclkm1: i2s3sclkm1 {
   rockchip,pins =
    <4 19 5 &pcfg_pull_none>;
  };
  i2s3sdim1: i2s3sdim1 {
   rockchip,pins =
    <4 22 5 &pcfg_pull_none>;
  };
  i2s3sdom1: i2s3sdom1 {
   rockchip,pins =
    <4 21 5 &pcfg_pull_none>;
  };
 };
 isp {
  isp_pins: isp-pins {
   rockchip,pins =

    <4 12 4 &pcfg_pull_none>,

    <4 6 1 &pcfg_pull_none>,

    <4 9 1 &pcfg_pull_none>;
  };
 };
 jtag {
  jtag_pins: jtag-pins {
   rockchip,pins =

    <1 31 2 &pcfg_pull_none>,

    <2 0 2 &pcfg_pull_none>;
  };
 };
 lcdc {
  lcdc_ctl: lcdc-ctl {
   rockchip,pins =

    <3 0 1 &pcfg_pull_none>,

    <2 24 1 &pcfg_pull_none>,

    <2 25 1 &pcfg_pull_none>,

    <2 26 1 &pcfg_pull_none>,

    <2 27 1 &pcfg_pull_none>,

    <2 28 1 &pcfg_pull_none>,

    <2 29 1 &pcfg_pull_none>,

    <2 30 1 &pcfg_pull_none>,

    <2 31 1 &pcfg_pull_none>,

    <3 1 1 &pcfg_pull_none>,

    <3 2 1 &pcfg_pull_none>,

    <3 3 1 &pcfg_pull_none>,

    <3 4 1 &pcfg_pull_none>,

    <3 5 1 &pcfg_pull_none>,

    <3 6 1 &pcfg_pull_none>,

    <3 7 1 &pcfg_pull_none>,

    <3 8 1 &pcfg_pull_none>,

    <3 9 1 &pcfg_pull_none>,

    <3 10 1 &pcfg_pull_none>,

    <3 11 1 &pcfg_pull_none>,

    <3 12 1 &pcfg_pull_none>,

    <3 13 1 &pcfg_pull_none>,

    <3 14 1 &pcfg_pull_none>,

    <3 15 1 &pcfg_pull_none>,

    <3 16 1 &pcfg_pull_none>,

    <3 19 1 &pcfg_pull_none>,

    <3 17 1 &pcfg_pull_none>,

    <3 18 1 &pcfg_pull_none>;
  };
 };
 mcu {
  mcu_pins: mcu-pins {
   rockchip,pins =

    <0 12 4 &pcfg_pull_none>,

    <0 17 4 &pcfg_pull_none>,

    <0 11 4 &pcfg_pull_none>,

    <0 18 4 &pcfg_pull_none>,

    <0 19 4 &pcfg_pull_none>;
  };
 };
 npu {
  npu_pins: npu-pins {
   rockchip,pins =

    <0 17 2 &pcfg_pull_none>;
  };
 };
 pcie20 {
  pcie20m0_pins: pcie20m0-pins {
   rockchip,pins =

    <0 5 3 &pcfg_pull_none>,

    <0 14 3 &pcfg_pull_none>,

    <0 13 3 &pcfg_pull_none>;
  };
  pcie20m1_pins: pcie20m1-pins {
   rockchip,pins =

    <2 24 4 &pcfg_pull_none>,

    <3 17 4 &pcfg_pull_none>,

    <2 25 4 &pcfg_pull_none>;
  };
  pcie20m2_pins: pcie20m2-pins {
   rockchip,pins =

    <1 8 4 &pcfg_pull_none>,

    <1 10 4 &pcfg_pull_none>,

    <1 9 4 &pcfg_pull_none>;
  };
  pcie20_buttonrstn: pcie20-buttonrstn {
   rockchip,pins =
    <0 12 3 &pcfg_pull_none>;
  };
 };
 pcie30x1 {
  pcie30x1m0_pins: pcie30x1m0-pins {
   rockchip,pins =

    <0 4 3 &pcfg_pull_none>,

    <0 19 3 &pcfg_pull_none>,

    <0 18 3 &pcfg_pull_none>;
  };
  pcie30x1m1_pins: pcie30x1m1-pins {
   rockchip,pins =

    <2 26 4 &pcfg_pull_none>,

    <3 1 4 &pcfg_pull_none>,

    <2 27 4 &pcfg_pull_none>;
  };
  pcie30x1m2_pins: pcie30x1m2-pins {
   rockchip,pins =

    <1 5 4 &pcfg_pull_none>,

    <1 2 4 &pcfg_pull_none>,

    <1 3 4 &pcfg_pull_none>;
  };
  pcie30x1_buttonrstn: pcie30x1-buttonrstn {
   rockchip,pins =
    <0 11 3 &pcfg_pull_none>;
  };
 };
 pcie30x2 {
  pcie30x2m0_pins: pcie30x2m0-pins {
   rockchip,pins =

    <0 6 2 &pcfg_pull_none>,

    <0 22 3 &pcfg_pull_none>,

    <0 21 3 &pcfg_pull_none>;
  };
  pcie30x2m1_pins: pcie30x2m1-pins {
   rockchip,pins =

    <2 28 4 &pcfg_pull_none>,

    <2 30 4 &pcfg_pull_none>,

    <2 29 4 &pcfg_pull_none>;
  };
  pcie30x2m2_pins: pcie30x2m2-pins {
   rockchip,pins =

    <4 18 4 &pcfg_pull_none>,

    <4 20 4 &pcfg_pull_none>,

    <4 19 4 &pcfg_pull_none>;
  };
  pcie30x2_buttonrstn: pcie30x2-buttonrstn {
   rockchip,pins =
    <0 8 3 &pcfg_pull_none>;
  };
 };
 pdm {
  pdmm0_clk: pdmm0-clk {
   rockchip,pins =

    <1 6 3 &pcfg_pull_none>;
  };
  pdmclk1m0: pdmclk1m0 {
   rockchip,pins =
    <1 4 3 &pcfg_pull_none>;
  };
  pdmsdi0m0: pdmsdi0m0 {
   rockchip,pins =
    <1 11 2 &pcfg_pull_none>;
  };
  pdmsdi1m0: pdmsdi1m0 {
   rockchip,pins =
    <1 10 3 &pcfg_pull_none>;
  };
  pdmsdi2m0: pdmsdi2m0 {
   rockchip,pins =
    <1 9 3 &pcfg_pull_none>;
  };
  pdmsdi3m0: pdmsdi3m0 {
   rockchip,pins =
    <1 8 3 &pcfg_pull_none>;
  };
  pdmm1_clk: pdmm1-clk {
   rockchip,pins =

    <3 30 5 &pcfg_pull_none>;
  };
  pdmclk1m1: pdmclk1m1 {
   rockchip,pins =
    <4 0 4 &pcfg_pull_none>;
  };
  pdmsdi0m1: pdmsdi0m1 {
   rockchip,pins =
    <3 31 5 &pcfg_pull_none>;
  };
  pdmsdi1m1: pdmsdi1m1 {
   rockchip,pins =
    <4 1 4 &pcfg_pull_none>;
  };
  pdmsdi2m1: pdmsdi2m1 {
   rockchip,pins =
    <4 2 5 &pcfg_pull_none>;
  };
  pdmsdi3m1: pdmsdi3m1 {
   rockchip,pins =
    <4 3 5 &pcfg_pull_none>;
  };
  pdmclk1m2: pdmclk1m2 {
   rockchip,pins =
    <3 20 5 &pcfg_pull_none>;
  };
  pdmsdi0m2: pdmsdi0m2 {
   rockchip,pins =
    <3 11 5 &pcfg_pull_none>;
  };
  pdmsdi1m2: pdmsdi1m2 {
   rockchip,pins =
    <3 12 5 &pcfg_pull_none>;
  };
  pdmsdi2m2: pdmsdi2m2 {
   rockchip,pins =
    <3 15 5 &pcfg_pull_none>;
  };
  pdmsdi3m2: pdmsdi3m2 {
   rockchip,pins =
    <3 16 5 &pcfg_pull_none>;
  };
 };
 pmic {
  pmic_pins: pmic-pins {
   rockchip,pins =

    <0 2 1 &pcfg_pull_none>;
  };
 };
 pmu {
  pmu_pins: pmu-pins {
   rockchip,pins =

    <0 5 4 &pcfg_pull_none>,

    <0 6 3 &pcfg_pull_none>,

    <0 20 4 &pcfg_pull_none>,

    <0 21 4 &pcfg_pull_none>,

    <0 22 4 &pcfg_pull_none>,

    <0 23 4 &pcfg_pull_none>;
  };
 };
 pwm0 {
  pwm0m0_pins: pwm0m0-pins {
   rockchip,pins =

    <0 15 1 &pcfg_pull_none>;
  };
  pwm0m1_pins: pwm0m1-pins {
   rockchip,pins =

    <0 23 2 &pcfg_pull_none>;
  };
 };
 pwm1 {
  pwm1m0_pins: pwm1m0-pins {
   rockchip,pins =

    <0 16 1 &pcfg_pull_none>;
  };
  pwm1m1_pins: pwm1m1-pins {
   rockchip,pins =

    <0 13 4 &pcfg_pull_none>;
  };
 };
 pwm2 {
  pwm2m0_pins: pwm2m0-pins {
   rockchip,pins =

    <0 17 1 &pcfg_pull_none>;
  };
  pwm2m1_pins: pwm2m1-pins {
   rockchip,pins =

    <0 14 4 &pcfg_pull_none>;
  };
 };
 pwm3 {
  pwm3_pins: pwm3-pins {
   rockchip,pins =

    <0 18 1 &pcfg_pull_none>;
  };
 };
 pwm4 {
  pwm4_pins: pwm4-pins {
   rockchip,pins =

    <0 19 1 &pcfg_pull_none>;
  };
 };
 pwm5 {
  pwm5_pins: pwm5-pins {
   rockchip,pins =

    <0 20 1 &pcfg_pull_none>;
  };
 };
 pwm6 {
  pwm6_pins: pwm6-pins {
   rockchip,pins =

    <0 21 1 &pcfg_pull_none>;
  };
 };
 pwm7 {
  pwm7_pins: pwm7-pins {
   rockchip,pins =

    <0 22 1 &pcfg_pull_none>;
  };
 };
 pwm8 {
  pwm8m0_pins: pwm8m0-pins {
   rockchip,pins =

    <3 9 5 &pcfg_pull_none>;
  };
  pwm8m1_pins: pwm8m1-pins {
   rockchip,pins =

    <1 29 4 &pcfg_pull_none>;
  };
 };
 pwm9 {
  pwm9m0_pins: pwm9m0-pins {
   rockchip,pins =

    <3 10 5 &pcfg_pull_none>;
  };
  pwm9m1_pins: pwm9m1-pins {
   rockchip,pins =

    <1 30 4 &pcfg_pull_none>;
  };
 };
 pwm10 {
  pwm10m0_pins: pwm10m0-pins {
   rockchip,pins =

    <3 13 5 &pcfg_pull_none>;
  };
  pwm10m1_pins: pwm10m1-pins {
   rockchip,pins =

    <2 1 2 &pcfg_pull_none>;
  };
 };
 pwm11 {
  pwm11m0_pins: pwm11m0-pins {
   rockchip,pins =

    <3 14 5 &pcfg_pull_none>;
  };
  pwm11m1_pins: pwm11m1-pins {
   rockchip,pins =

    <4 16 3 &pcfg_pull_none>;
  };
 };
 pwm12 {
  pwm12m0_pins: pwm12m0-pins {
   rockchip,pins =

    <3 15 2 &pcfg_pull_none>;
  };
  pwm12m1_pins: pwm12m1-pins {
   rockchip,pins =

    <4 21 1 &pcfg_pull_none>;
  };
 };
 pwm13 {
  pwm13m0_pins: pwm13m0-pins {
   rockchip,pins =

    <3 16 2 &pcfg_pull_none>;
  };
  pwm13m1_pins: pwm13m1-pins {
   rockchip,pins =

    <4 22 1 &pcfg_pull_none>;
  };
 };
 pwm14 {
  pwm14m0_pins: pwm14m0-pins {
   rockchip,pins =

    <3 20 1 &pcfg_pull_none>;
  };
  pwm14m1_pins: pwm14m1-pins {
   rockchip,pins =

    <4 18 1 &pcfg_pull_none>;
  };
 };
 pwm15 {
  pwm15m0_pins: pwm15m0-pins {
   rockchip,pins =

    <3 21 1 &pcfg_pull_none>;
  };
  pwm15m1_pins: pwm15m1-pins {
   rockchip,pins =

    <4 19 1 &pcfg_pull_none>;
  };
 };
 refclk {
  refclk_pins: refclk-pins {
   rockchip,pins =

    <0 0 1 &pcfg_pull_none>;
  };
 };
 sata {
  sata_pins: sata-pins {
   rockchip,pins =

    <0 4 2 &pcfg_pull_none>,

    <0 6 1 &pcfg_pull_none>,

    <0 5 2 &pcfg_pull_none>;
  };
 };
 sata0 {
  sata0_pins: sata0-pins {
   rockchip,pins =

    <4 22 3 &pcfg_pull_none>;
  };
 };
 sata1 {
  sata1_pins: sata1-pins {
   rockchip,pins =

    <4 21 3 &pcfg_pull_none>;
  };
 };
 sata2 {
  sata2_pins: sata2-pins {
   rockchip,pins =

    <4 20 3 &pcfg_pull_none>;
  };
 };
 scr {
  scr_pins: scr-pins {
   rockchip,pins =

    <1 2 3 &pcfg_pull_none>,

    <1 7 3 &pcfg_pull_none>,

    <1 3 3 &pcfg_pull_none>,

    <1 5 3 &pcfg_pull_none>;
  };
 };
 sdmmc0_pins: sdmmc0_pins {
  sdmmc0_bus4: sdmmc0-bus4 {
   rockchip,pins =

    <1 29 1 &pcfg_pull_up_drv_level_2>,

    <1 30 1 &pcfg_pull_up_drv_level_2>,

    <1 31 1 &pcfg_pull_up_drv_level_2>,

    <2 0 1 &pcfg_pull_up_drv_level_2>;
  };
  sdmmc0_clk: sdmmc0-clk {
   rockchip,pins =

    <2 2 1 &pcfg_pull_up_drv_level_2>;
  };
  sdmmc0_cmd: sdmmc0-cmd {
   rockchip,pins =

    <2 1 1 &pcfg_pull_up_drv_level_2>;
  };
  sdmmc0_det: sdmmc0-det {
   rockchip,pins =
    <0 4 1 &pcfg_pull_up>;
  };
  sdmmc0_pwren: sdmmc0-pwren {
   rockchip,pins =
    <0 5 1 &pcfg_pull_none>;
  };
 };
 sdmmc1 {
  sdmmc1_bus4: sdmmc1-bus4 {
   rockchip,pins =

    <2 3 1 &pcfg_pull_up_drv_level_5>,

    <2 4 1 &pcfg_pull_up_drv_level_5>,

    <2 5 1 &pcfg_pull_up_drv_level_5>,

    <2 6 1 &pcfg_pull_up_drv_level_5>;
  };
  sdmmc1_clk: sdmmc1-clk {
   rockchip,pins =

    <2 8 1 &pcfg_pull_up_drv_level_5>;
  };
  sdmmc1_cmd: sdmmc1-cmd {
   rockchip,pins =

    <2 7 1 &pcfg_pull_up_drv_level_5>;
  };
  sdmmc1_det: sdmmc1-det {
   rockchip,pins =
    <2 10 1 &pcfg_pull_none>;
  };
  sdmmc1_pwren: sdmmc1-pwren {
   rockchip,pins =
    <2 9 1 &pcfg_pull_none>;
  };
 };
 sdmmc2 {
  sdmmc2m0_bus4: sdmmc2m0-bus4 {
   rockchip,pins =

    <3 22 3 &pcfg_pull_up_drv_level_5>,

    <3 23 3 &pcfg_pull_up_drv_level_5>,

    <3 24 3 &pcfg_pull_up_drv_level_5>,

    <3 25 3 &pcfg_pull_up_drv_level_5>;
  };
  sdmmc2m0_clk: sdmmc2m0-clk {
   rockchip,pins =

    <3 27 3 &pcfg_pull_up_drv_level_5>;
  };
  sdmmc2m0_cmd: sdmmc2m0-cmd {
   rockchip,pins =

    <3 26 3 &pcfg_pull_up_drv_level_5>;
  };
  sdmmc2detm0: sdmmc2detm0 {
   rockchip,pins =
    <3 28 3 &pcfg_pull_none>;
  };
  sdmmc2pwrenm0: sdmmc2pwrenm0 {
   rockchip,pins =
    <3 29 3 &pcfg_pull_none>;
  };
  sdmmc2m1_bus4: sdmmc2m1-bus4 {
   rockchip,pins =

    <3 1 5 &pcfg_pull_up_drv_level_5>,

    <3 2 5 &pcfg_pull_up_drv_level_5>,

    <3 3 5 &pcfg_pull_up_drv_level_5>,

    <3 4 5 &pcfg_pull_up_drv_level_5>;
  };
  sdmmc2m1_clk: sdmmc2m1-clk {
   rockchip,pins =

    <3 6 5 &pcfg_pull_up_drv_level_5>;
  };
  sdmmc2m1_cmd: sdmmc2m1-cmd {
   rockchip,pins =

    <3 5 5 &pcfg_pull_up_drv_level_5>;
  };
  sdmmc2detm1: sdmmc2detm1 {
   rockchip,pins =
    <3 7 4 &pcfg_pull_none>;
  };
  sdmmc2pwrenm1: sdmmc2pwrenm1 {
   rockchip,pins =
    <3 8 4 &pcfg_pull_none>;
  };
 };
 spdif {
  spdifm0_pins: spdifm0-pins {
   rockchip,pins =

    <1 4 4 &pcfg_pull_none>;
  };
  spdifm1_pins: spdifm1-pins {
   rockchip,pins =

    <3 21 2 &pcfg_pull_none>;
  };
  spdifm2_pins: spdifm2-pins {
   rockchip,pins =

    <4 20 2 &pcfg_pull_none>;
  };
 };
 spi0 {
  spi0clkm0: spi0clkm0 {
   rockchip,pins =
    <0 13 2 &pcfg_pull_none>;
  };
  spi0cs0m0: spi0cs0m0 {
   rockchip,pins =
    <0 22 2 &pcfg_pull_none>;
  };
  spi0cs1m0: spi0cs1m0 {
   rockchip,pins =
    <0 20 2 &pcfg_pull_none>;
  };
  spi0misom0: spi0misom0 {
   rockchip,pins =
    <0 21 2 &pcfg_pull_none>;
  };
  spi0mosim0: spi0mosim0 {
   rockchip,pins =
    <0 14 2 &pcfg_pull_none>;
  };
  spi0clkm0_hs: spi0clkm0-hs {
   rockchip,pins =
    <0 13 2 &pcfg_pull_up_drv_level_1>;
  };
  spi0misom0_hs: spi0misom0-hs {
   rockchip,pins =
    <0 21 2 &pcfg_pull_up_drv_level_1>;
  };
  spi0mosim0_hs: spi0mosim0-hs {
   rockchip,pins =
    <0 14 2 &pcfg_pull_up_drv_level_1>;
  };
  spi0clkm1: spi0clkm1 {
   rockchip,pins =
    <2 27 3 &pcfg_pull_none>;
  };
  spi0cs0m1: spi0cs0m1 {
   rockchip,pins =
    <2 26 3 &pcfg_pull_none>;
  };
  spi0misom1: spi0misom1 {
   rockchip,pins =
    <2 24 3 &pcfg_pull_none>;
  };
  spi0mosim1: spi0mosim1 {
   rockchip,pins =
    <2 25 3 &pcfg_pull_none>;
  };
  spi0clkm1_hs: spi0clkm1-hs {
   rockchip,pins =
    <2 27 3 &pcfg_pull_up_drv_level_1>;
  };
  spi0misom1_hs: spi0misom1-hs {
   rockchip,pins =
    <2 24 3 &pcfg_pull_up_drv_level_1>;
  };
  spi0mosim1_hs: spi0mosim1-hs {
   rockchip,pins =
    <2 25 3 &pcfg_pull_up_drv_level_1>;
  };
 };
 spi1 {
  spi1clkm0: spi1clkm0 {
   rockchip,pins =
    <2 13 3 &pcfg_pull_none>;
  };
  spi1cs0m0: spi1cs0m0 {
   rockchip,pins =
    <2 16 4 &pcfg_pull_none>;
  };
  spi1cs1m0: spi1cs1m0 {
   rockchip,pins =
    <2 22 3 &pcfg_pull_none>;
  };
  spi1misom0: spi1misom0 {
   rockchip,pins =
    <2 14 3 &pcfg_pull_none>;
  };
  spi1mosim0: spi1mosim0 {
   rockchip,pins =
    <2 15 4 &pcfg_pull_none>;
  };
  spi1clkm0_hs: spi1clkm0-hs {
   rockchip,pins =
    <2 13 3 &pcfg_pull_up_drv_level_1>;
  };
  spi1misom0_hs: spi1misom0-hs {
   rockchip,pins =
    <2 14 3 &pcfg_pull_up_drv_level_1>;
  };
  spi1mosim0_hs: spi1mosim0-hs {
   rockchip,pins =
    <2 15 4 &pcfg_pull_up_drv_level_1>;
  };
  spi1clkm1: spi1clkm1 {
   rockchip,pins =
    <3 19 3 &pcfg_pull_none>;
  };
  spi1cs0m1: spi1cs0m1 {
   rockchip,pins =
    <3 1 3 &pcfg_pull_none>;
  };
  spi1misom1: spi1misom1 {
   rockchip,pins =
    <3 18 3 &pcfg_pull_none>;
  };
  spi1mosim1: spi1mosim1 {
   rockchip,pins =
    <3 17 3 &pcfg_pull_none>;
  };
  spi1clkm1_hs: spi1clkm1-hs {
   rockchip,pins =
    <3 19 3 &pcfg_pull_up_drv_level_1>;
  };
  spi1misom1_hs: spi1misom1-hs {
   rockchip,pins =
    <3 18 3 &pcfg_pull_up_drv_level_1>;
  };
  spi1mosim1_hs: spi1mosim1-hs {
   rockchip,pins =
    <3 17 3 &pcfg_pull_up_drv_level_1>;
  };
 };
 spi2 {
  spi2clkm0: spi2clkm0 {
   rockchip,pins =
    <2 17 4 &pcfg_pull_none>;
  };
  spi2cs0m0: spi2cs0m0 {
   rockchip,pins =
    <2 20 4 &pcfg_pull_none>;
  };
  spi2cs1m0: spi2cs1m0 {
   rockchip,pins =
    <2 21 4 &pcfg_pull_none>;
  };
  spi2misom0: spi2misom0 {
   rockchip,pins =
    <2 18 4 &pcfg_pull_none>;
  };
  spi2mosim0: spi2mosim0 {
   rockchip,pins =
    <2 19 4 &pcfg_pull_none>;
  };
  spi2clkm0_hs: spi2clkm0-hs {
   rockchip,pins =
    <2 17 4 &pcfg_pull_up_drv_level_1>;
  };
  spi2misom0_hs: spi2misom0-hs {
   rockchip,pins =
    <2 18 4 &pcfg_pull_up_drv_level_1>;
  };
  spi2mosim0_hs: spi2mosim0-hs {
   rockchip,pins =
    <2 19 4 &pcfg_pull_up_drv_level_1>;
  };
  spi2clkm1: spi2clkm1 {
   rockchip,pins =
    <3 0 3 &pcfg_pull_none>;
  };
  spi2cs0m1: spi2cs0m1 {
   rockchip,pins =
    <2 29 3 &pcfg_pull_none>;
  };
  spi2cs1m1: spi2cs1m1 {
   rockchip,pins =
    <2 28 3 &pcfg_pull_none>;
  };
  spi2misom1: spi2misom1 {
   rockchip,pins =
    <2 31 3 &pcfg_pull_none>;
  };
  spi2mosim1: spi2mosim1 {
   rockchip,pins =
    <2 30 3 &pcfg_pull_none>;
  };
  spi2clkm1_hs: spi2clkm1-hs {
   rockchip,pins =
    <3 0 3 &pcfg_pull_up_drv_level_1>;
  };
  spi2misom1_hs: spi2misom1-hs {
   rockchip,pins =
    <2 31 3 &pcfg_pull_up_drv_level_1>;
  };
  spi2mosim1_hs: spi2mosim1-hs {
   rockchip,pins =
    <2 30 3 &pcfg_pull_up_drv_level_1>;
  };
 };
 spi3 {
  spi3clkm0: spi3clkm0 {
   rockchip,pins =
    <4 11 4 &pcfg_pull_none>;
  };
  spi3cs0m0: spi3cs0m0 {
   rockchip,pins =
    <4 6 4 &pcfg_pull_none>;
  };
  spi3cs1m0: spi3cs1m0 {
   rockchip,pins =
    <4 7 4 &pcfg_pull_none>;
  };
  spi3misom0: spi3misom0 {
   rockchip,pins =
    <4 8 4 &pcfg_pull_none>;
  };
  spi3mosim0: spi3mosim0 {
   rockchip,pins =
    <4 10 4 &pcfg_pull_none>;
  };
  spi3clkm0_hs: spi3clkm0-hs {
   rockchip,pins =
    <4 11 4 &pcfg_pull_up_drv_level_1>;
  };
  spi3misom0_hs: spi3misom0-hs {
   rockchip,pins =
    <4 8 4 &pcfg_pull_up_drv_level_1>;
  };
  spi3mosim0_hs: spi3mosim0-hs {
   rockchip,pins =
    <4 10 4 &pcfg_pull_up_drv_level_1>;
  };
  spi3clkm1: spi3clkm1 {
   rockchip,pins =
    <4 18 2 &pcfg_pull_none>;
  };
  spi3cs0m1: spi3cs0m1 {
   rockchip,pins =
    <4 22 2 &pcfg_pull_none>;
  };
  spi3cs1m1: spi3cs1m1 {
   rockchip,pins =
    <4 25 2 &pcfg_pull_none>;
  };
  spi3misom1: spi3misom1 {
   rockchip,pins =
    <4 21 2 &pcfg_pull_none>;
  };
  spi3mosim1: spi3mosim1 {
   rockchip,pins =
    <4 19 2 &pcfg_pull_none>;
  };
  spi3clkm1_hs: spi3clkm1-hs {
   rockchip,pins =
    <4 18 2 &pcfg_pull_up_drv_level_1>;
  };
  spi3misom1_hs: spi3misom1-hs {
   rockchip,pins =
    <4 21 2 &pcfg_pull_up_drv_level_1>;
  };
  spi3mosim1_hs: spi3mosim1-hs {
   rockchip,pins =
    <4 19 2 &pcfg_pull_up_drv_level_1>;
  };
 };
 tsadc {
  tsadc_gpio: tsadc-gpio {
   rockchip,pins = <0 1 0 &pcfg_pull_none>;
  };
  tsadcm0_pins: tsadcm0-pins {
   rockchip,pins =

    <0 1 1 &pcfg_pull_none>;
  };
  tsadcm1_pins: tsadcm1-pins {
   rockchip,pins =

    <0 2 2 &pcfg_pull_none>;
  };
  tsadc_shutorg: tsadc-shutorg {
   rockchip,pins =
    <0 1 2 &pcfg_pull_none>;
  };
 };
 uart0 {
  uart0_xfer: uart0-xfer {
   rockchip,pins =

    <0 16 3 &pcfg_pull_up>,

    <0 17 3 &pcfg_pull_up>;
  };
  uart0_ctsn: uart0-ctsn {
   rockchip,pins =
    <0 23 3 &pcfg_pull_none>;
  };
  uart0_rtsn: uart0-rtsn {
   rockchip,pins =
    <0 20 3 &pcfg_pull_none>;
  };
 };
 uart1 {
  uart1m0_xfer: uart1m0-xfer {
   rockchip,pins =

    <2 11 2 &pcfg_pull_up>,

    <2 12 2 &pcfg_pull_up>;
  };
  uart1ctsnm0: uart1ctsnm0 {
   rockchip,pins =
    <2 14 2 &pcfg_pull_none>;
  };
  uart1rtsnm0: uart1rtsnm0 {
   rockchip,pins =
    <2 13 2 &pcfg_pull_none>;
  };
  uart1m1_xfer: uart1m1-xfer {
   rockchip,pins =

    <3 31 4 &pcfg_pull_up>,

    <3 30 4 &pcfg_pull_up>;
  };
  uart1ctsnm1: uart1ctsnm1 {
   rockchip,pins =
    <4 17 4 &pcfg_pull_none>;
  };
  uart1rtsnm1: uart1rtsnm1 {
   rockchip,pins =
    <4 14 4 &pcfg_pull_none>;
  };
 };
 uart2 {
  uart2m0_xfer: uart2m0-xfer {
   rockchip,pins =

    <0 24 1 &pcfg_pull_up>,

    <0 25 1 &pcfg_pull_up>;
  };
  uart2m1_xfer: uart2m1-xfer {
   rockchip,pins =

    <1 30 2 &pcfg_pull_up>,

    <1 29 2 &pcfg_pull_up>;
  };
 };
 uart3 {
  uart3m0_xfer: uart3m0-xfer {
   rockchip,pins =

    <1 0 2 &pcfg_pull_up>,

    <1 1 2 &pcfg_pull_up>;
  };
  uart3ctsnm0: uart3ctsnm0 {
   rockchip,pins =
    <1 3 2 &pcfg_pull_none>;
  };
  uart3rtsnm0: uart3rtsnm0 {
   rockchip,pins =
    <1 2 2 &pcfg_pull_none>;
  };
  uart3m1_xfer: uart3m1-xfer {
   rockchip,pins =

    <3 16 4 &pcfg_pull_up>,

    <3 15 4 &pcfg_pull_up>;
  };
 };
 uart4 {
  uart4m0_xfer: uart4m0-xfer {
   rockchip,pins =

    <1 4 2 &pcfg_pull_up>,

    <1 6 2 &pcfg_pull_up>;
  };
  uart4ctsnm0: uart4ctsnm0 {
   rockchip,pins =
    <1 7 2 &pcfg_pull_none>;
  };
  uart4rtsnm0: uart4rtsnm0 {
   rockchip,pins =
    <1 5 2 &pcfg_pull_none>;
  };
  uart4m1_xfer: uart4m1-xfer {
   rockchip,pins =

    <3 9 4 &pcfg_pull_up>,

    <3 10 4 &pcfg_pull_up>;
  };
 };
 uart5 {
  uart5m0_xfer: uart5m0-xfer {
   rockchip,pins =

    <2 1 3 &pcfg_pull_up>,

    <2 2 3 &pcfg_pull_up>;
  };
  uart5ctsnm0: uart5ctsnm0 {
   rockchip,pins =
    <1 31 3 &pcfg_pull_none>;
  };
  uart5rtsnm0: uart5rtsnm0 {
   rockchip,pins =
    <2 0 3 &pcfg_pull_none>;
  };
  uart5m1_xfer: uart5m1-xfer {
   rockchip,pins =

    <3 19 4 &pcfg_pull_up>,

    <3 18 4 &pcfg_pull_up>;
  };
 };
 uart6 {
  uart6m0_xfer: uart6m0-xfer {
   rockchip,pins =

    <2 3 3 &pcfg_pull_up>,

    <2 4 3 &pcfg_pull_up>;
  };
  uart6ctsnm0: uart6ctsnm0 {
   rockchip,pins =
    <2 16 3 &pcfg_pull_none>;
  };
  uart6rtsnm0: uart6rtsnm0 {
   rockchip,pins =
    <2 15 3 &pcfg_pull_none>;
  };
  uart6m1_xfer: uart6m1-xfer {
   rockchip,pins =

    <1 30 3 &pcfg_pull_up>,

    <1 29 3 &pcfg_pull_up>;
  };
 };
 uart7 {
  uart7m0_xfer: uart7m0-xfer {
   rockchip,pins =

    <2 5 3 &pcfg_pull_up>,

    <2 6 3 &pcfg_pull_up>;
  };
  uart7ctsnm0: uart7ctsnm0 {
   rockchip,pins =
    <2 18 3 &pcfg_pull_none>;
  };
  uart7rtsnm0: uart7rtsnm0 {
   rockchip,pins =
    <2 17 3 &pcfg_pull_none>;
  };
  uart7m1_xfer: uart7m1-xfer {
   rockchip,pins =

    <3 21 4 &pcfg_pull_up>,

    <3 20 4 &pcfg_pull_up>;
  };
  uart7m2_xfer: uart7m2-xfer {
   rockchip,pins =

    <4 3 4 &pcfg_pull_up>,

    <4 2 4 &pcfg_pull_up>;
  };
 };
 uart8 {
  uart8m0_xfer: uart8m0-xfer {
   rockchip,pins =

    <2 22 2 &pcfg_pull_up>,

    <2 21 3 &pcfg_pull_up>;
  };
  uart8ctsnm0: uart8ctsnm0 {
   rockchip,pins =
    <2 10 3 &pcfg_pull_none>;
  };
  uart8rtsnm0: uart8rtsnm0 {
   rockchip,pins =
    <2 9 3 &pcfg_pull_none>;
  };
  uart8m1_xfer: uart8m1-xfer {
   rockchip,pins =

    <3 0 4 &pcfg_pull_up>,

    <2 31 4 &pcfg_pull_up>;
  };
 };
 uart9 {
  uart9m0_xfer: uart9m0-xfer {
   rockchip,pins =

    <2 7 3 &pcfg_pull_up>,

    <2 8 3 &pcfg_pull_up>;
  };
  uart9ctsnm0: uart9ctsnm0 {
   rockchip,pins =
    <2 20 3 &pcfg_pull_none>;
  };
  uart9rtsnm0: uart9rtsnm0 {
   rockchip,pins =
    <2 19 3 &pcfg_pull_none>;
  };
  uart9m1_xfer: uart9m1-xfer {
   rockchip,pins =

    <4 22 4 &pcfg_pull_up>,

    <4 21 4 &pcfg_pull_up>;
  };
  uart9m2_xfer: uart9m2-xfer {
   rockchip,pins =

    <4 5 4 &pcfg_pull_up>,

    <4 4 4 &pcfg_pull_up>;
  };
 };
 vop {
  vopm0_pins: vopm0-pins {
   rockchip,pins =

    <0 19 2 &pcfg_pull_none>;
  };
  vopm1_pins: vopm1-pins {
   rockchip,pins =

    <3 20 2 &pcfg_pull_none>;
  };
 };
 gmac-txd-level3 {
  gmac0_tx_bus2_level3: gmac0-tx-bus2-level3 {
   rockchip,pins =

    <2 11 1 &pcfg_pull_none_drv_level_3>,

    <2 12 1 &pcfg_pull_none_drv_level_3>,

    <2 13 1 &pcfg_pull_none>;
  };
  gmac0_rgmii_bus_level3: gmac0-rgmii-bus-level3 {
   rockchip,pins =

    <2 3 2 &pcfg_pull_none>,

    <2 4 2 &pcfg_pull_none>,

    <2 6 2 &pcfg_pull_none_drv_level_3>,

    <2 7 2 &pcfg_pull_none_drv_level_3>;
  };
  gmac1m0_tx_bus2_level3: gmac1m0-tx-bus2-level3 {
   rockchip,pins =

    <3 13 3 &pcfg_pull_none_drv_level_3>,

    <3 14 3 &pcfg_pull_none_drv_level_3>,

    <3 15 3 &pcfg_pull_none>;
  };
  gmac1m0_rgmii_bus_level3: gmac1m0-rgmii-bus-level3 {
   rockchip,pins =

    <3 4 3 &pcfg_pull_none>,

    <3 5 3 &pcfg_pull_none>,

    <3 2 3 &pcfg_pull_none_drv_level_3>,

    <3 3 3 &pcfg_pull_none_drv_level_3>;
  };
  gmac1m1_tx_bus2_level3: gmac1m1-tx-bus2-level3 {
   rockchip,pins =

    <4 4 3 &pcfg_pull_none_drv_level_3>,

    <4 5 3 &pcfg_pull_none_drv_level_3>,

    <4 6 3 &pcfg_pull_none>;
  };
  gmac1m1_rgmii_bus_level3: gmac1m1-rgmii-bus-level3 {
   rockchip,pins =

    <4 1 3 &pcfg_pull_none>,

    <4 2 3 &pcfg_pull_none>,

    <3 30 3 &pcfg_pull_none_drv_level_3>,

    <3 31 3 &pcfg_pull_none_drv_level_3>;
  };
 };
 gmac-txc-level2 {
  gmac0_rgmii_clk_level2: gmac0-rgmii-clk-level2 {
   rockchip,pins =

    <2 5 2 &pcfg_pull_none>,

    <2 8 2 &pcfg_pull_none_drv_level_2>;
  };
  gmac1m0_rgmii_clk_level2: gmac1m0-rgmii-clk-level2 {
   rockchip,pins =

    <3 7 3 &pcfg_pull_none>,

    <3 6 3 &pcfg_pull_none_drv_level_2>;
  };
  gmac1m1_rgmii_clk_level2: gmac1m1-rgmii-clk-level2 {
   rockchip,pins =

    <4 3 3 &pcfg_pull_none>,

    <4 0 3 &pcfg_pull_none_drv_level_2>;
  };
 };
};
# 2808 "arch/arm/dts/rk3568.dtsi" 2
# 9 "arch/arm/dts/.rk3568-firefly.dtb.pre.tmp" 2
# 1 "arch/arm/dts/rk3568-u-boot.dtsi" 1






/ {
 aliases {
  ethernet0 = &gmac0;
  ethernet1 = &gmac1;
  mmc0 = &sdhci;
  mmc1 = &sdmmc0;
  mmc2 = &sdmmc1;
 };

 chosen {
  stdout-path = &uart2;
  u-boot,spl-boot-order = &sdmmc0, &sdhci, &nandc0, &spi_nand, &spi_nor;
 };
};

&psci {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&crypto {
 u-boot,dm-pre-reloc;
};

&uart2 {
 clock-frequency = <24000000>;
 u-boot,dm-spl;
 /delete-property/ pinctrl-names;
 /delete-property/ pinctrl-0;
 status = "okay";
};

&grf {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&pmugrf {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&usb2phy0_grf {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&usbdrd30 {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&usbdrd_dwc3 {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&usbhost30 {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&usbhost_dwc3 {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&usb2phy0 {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&u2phy0_otg {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&u2phy0_host {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&cru {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&pmucru {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&rng {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&sfc {
 u-boot,dm-spl;
 /delete-property/ pinctrl-names;
 /delete-property/ pinctrl-0;
 /delete-property/ assigned-clocks;
 /delete-property/ assigned-clock-rates;
 status = "okay";

 #address-cells = <1>;
 #size-cells = <0>;
 spi_nand: flash@0 {
  u-boot,dm-spl;
  compatible = "spi-nand";
  reg = <0>;
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <4>;
  spi-max-frequency = <96000000>;
 };

 spi_nor: flash@1 {
  u-boot,dm-spl;
  compatible = "jedec,spi-nor";
  label = "sfc_nor";
  reg = <0>;
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <4>;
  spi-max-frequency = <100000000>;
 };
};

&saradc {
 u-boot,dm-spl;
 status = "okay";
};

&sdmmc0 {
 u-boot,dm-spl;
 status = "okay";
};

&sdmmc0_pins {
 u-boot,dm-spl;
};

&sdmmc0_bus4 {
 u-boot,dm-spl;
};

&sdmmc0_clk {
 u-boot,dm-spl;
};

&sdmmc0_cmd {
 u-boot,dm-spl;
};

&sdmmc0_det {
 u-boot,dm-spl;
};

&sdmmc1 {
 u-boot,dm-spl;
 /delete-property/ pinctrl-names;
 /delete-property/ pinctrl-0;
 status = "okay";
};

&sdhci {
 bus-width = <8>;
 u-boot,dm-spl;
 /delete-property/ pinctrl-names;
 /delete-property/ pinctrl-0;
 mmc-hs200-1_8v;
 status = "okay";
};

&nandc0 {
 u-boot,dm-spl;
 status = "okay";
 #address-cells = <1>;
 #size-cells = <0>;
 /delete-property/ pinctrl-names;
 /delete-property/ pinctrl-0;

 nand@0 {
  u-boot,dm-spl;
  reg = <0>;
  nand-ecc-mode = "hw_syndrome";
  nand-ecc-strength = <16>;
  nand-ecc-step-size = <1024>;
 };
};

&gmac0_clkin{
 u-boot,dm-pre-reloc;
};

&gmac1_clkin {
 u-boot,dm-pre-reloc;
};

&gmac0 {
 u-boot,dm-pre-reloc;
 phy-mode = "rgmii";
 clock_in_out = "output";

 snps,reset-gpio = <&gpio2 27 1>;
 snps,reset-active-low;

 snps,reset-delays-us = <0 20000 100000>;
 assigned-clocks = <&cru 389>, <&cru 386>;
 assigned-clock-parents = <&cru 387>;
 assigned-clock-rates = <0>, <125000000>;

 pinctrl-names = "default";
 pinctrl-0 = <&gmac0_miim
       &gmac0_tx_bus2
       &gmac0_rx_bus2
       &gmac0_rgmii_clk
       &gmac0_rgmii_bus>;

 tx_delay = <0x3c>;
 rx_delay = <0x2f>;

 phy-handle = <&rgmii_phy0>;
 status = "disabled";
};

&gmac1 {
 u-boot,dm-pre-reloc;
 phy-mode = "rgmii";
 clock_in_out = "output";

 snps,reset-gpio = <&gpio2 25 1>;
 snps,reset-active-low;

 snps,reset-delays-us = <0 20000 100000>;

 assigned-clocks = <&cru 393>, <&cru 390>;
 assigned-clock-parents = <&cru 391>;
 assigned-clock-rates = <0>, <125000000>;

 pinctrl-names = "default";
 pinctrl-0 = <&gmac1m1_miim
       &gmac1m1_tx_bus2
       &gmac1m1_rx_bus2
       &gmac1m1_rgmii_clk
       &gmac1m1_rgmii_bus>;

 tx_delay = <0x4f>;
 rx_delay = <0x26>;

 phy-handle = <&rgmii_phy1>;
 status = "disabled";
};

&gmac0_stmmac_axi_setup {
 u-boot,dm-pre-reloc;
};

&gmac0_mtl_rx_setup {
 u-boot,dm-pre-reloc;
 queue0 {
  u-boot,dm-pre-reloc;
 };
};

&gmac0_mtl_tx_setup {
 u-boot,dm-pre-reloc;
 queue0 {
  u-boot,dm-pre-reloc;
 };
};

&gmac1_stmmac_axi_setup {
 u-boot,dm-pre-reloc;
};

&gmac1_mtl_rx_setup {
 u-boot,dm-pre-reloc;
 queue0 {
  u-boot,dm-pre-reloc;
 };
};

&gmac1_mtl_tx_setup {
 u-boot,dm-pre-reloc;
 queue0 {
  u-boot,dm-pre-reloc;
 };
};

&mdio0 {
 u-boot,dm-pre-reloc;
 rgmii_phy0: phy@0 {
  compatible = "ethernet-phy-ieee802.3-c22";
  u-boot,dm-pre-reloc;
  reg = <0x0>;
 };
};

&mdio1 {
 u-boot,dm-pre-reloc;
 rgmii_phy1: phy@0 {
  compatible = "ethernet-phy-ieee802.3-c22";
  u-boot,dm-pre-reloc;
  reg = <0x0>;
 };
};

&gmac0_miim {
 u-boot,dm-pre-reloc;
};

&gmac0_clkinout {
 u-boot,dm-pre-reloc;
};

&gmac0_rx_bus2 {
 u-boot,dm-pre-reloc;
};

&gmac0_tx_bus2 {
 u-boot,dm-pre-reloc;
};

&gmac0_rgmii_clk {
 u-boot,dm-pre-reloc;
};

&gmac0_rgmii_bus {
 u-boot,dm-pre-reloc;
};

&gmac1m1_miim {
 u-boot,dm-pre-reloc;
};

&gmac1m1_clkinout {
 u-boot,dm-pre-reloc;
};

&gmac1m1_rx_bus2 {
 u-boot,dm-pre-reloc;
};

&gmac1m1_tx_bus2 {
 u-boot,dm-pre-reloc;
};

&gmac1m1_rgmii_clk {
 u-boot,dm-pre-reloc;
};

&gmac1m1_rgmii_bus {
 u-boot,dm-pre-reloc;
};

&eth0_clkout_pins {
 u-boot,dm-pre-reloc;
};

&eth1m1_clkout_pins {
 u-boot,dm-pre-reloc;
};

&pcie30phy {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&pcie3x2 {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&pinctrl {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&gpio0 {
 u-boot,dm-spl;
};

&gpio1 {
 u-boot,dm-spl;
};

&gpio2 {
 u-boot,dm-pre-reloc;
};

&pcfg_pull_none_drv_level_1 {
 u-boot,dm-pre-reloc;
};

&pcfg_pull_none_drv_level_2 {
 u-boot,dm-pre-reloc;
};


&pcfg_pull_up_drv_level_1 {
 u-boot,dm-spl;
};

&pcfg_pull_up_drv_level_2 {
 u-boot,dm-spl;
};

&pcfg_pull_up {
 u-boot,dm-spl;
};

&pcfg_pull_none {
 u-boot,dm-pre-reloc;
};

&secure_otp {
 u-boot,dm-spl;
};

&wdt {
 u-boot,dm-pre-reloc;
 status = "okay";
};
# 10 "arch/arm/dts/.rk3568-firefly.dtb.pre.tmp" 2
# 1 "./arch/arm/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm/dts/include/dt-bindings/input/input.h" 2
# 11 "arch/arm/dts/.rk3568-firefly.dtb.pre.tmp" 2

/ {
 model = "Firefly RK3568 Board";
 compatible = "firefly,firefly-rk3568", "rockchip,rk3568";

 adc-keys {
  compatible = "adc-keys";
  io-channels = <&saradc 0>;
  io-channel-names = "buttons";
  keyup-threshold-microvolt = <1800000>;
  u-boot,dm-spl;
  status = "okay";

  volumeup-key {
   u-boot,dm-spl;
   linux,code = <115>;
   label = "volume up";
   press-threshold-microvolt = <9>;
  };
 };
};

&gmac0 {
 phy-mode = "rgmii";
 clock_in_out = "output";

 snps,reset-gpio = <&gpio2 27 1>;
 snps,reset-active-low;

 snps,reset-delays-us = <0 20000 100000>;
 assigned-clocks = <&cru 389>, <&cru 386>;
 assigned-clock-parents = <&cru 387>;
 assigned-clock-rates = <0>, <125000000>;

 pinctrl-names = "default";
 pinctrl-0 = <&gmac0_miim
       &gmac0_tx_bus2
       &gmac0_rx_bus2
       &gmac0_rgmii_clk
       &gmac0_rgmii_bus>;

 tx_delay = <0x3c>;
 rx_delay = <0x2f>;

 phy-handle = <&rgmii_phy0>;
 status = "disabled";
};

&gmac1 {
 phy-mode = "rgmii";
 clock_in_out = "output";

 snps,reset-gpio = <&gpio2 25 1>;
 snps,reset-active-low;

 snps,reset-delays-us = <0 20000 100000>;

 assigned-clocks = <&cru 393>, <&cru 390>;
 assigned-clock-parents = <&cru 391>;
 assigned-clock-rates = <0>, <125000000>;

 pinctrl-names = "default";
 pinctrl-0 = <&gmac1m1_miim
       &gmac1m1_tx_bus2
       &gmac1m1_rx_bus2
       &gmac1m1_rgmii_clk
       &gmac1m1_rgmii_bus>;

 tx_delay = <0x4f>;
 rx_delay = <0x26>;

 phy-handle = <&rgmii_phy1>;
 status = "disabled";
};

&mdio0 {
 rgmii_phy0: phy@0 {
  compatible = "ethernet-phy-ieee802.3-c22";
  reg = <0x0>;
 };
};

&mdio1 {
 rgmii_phy1: phy@0 {
  compatible = "ethernet-phy-ieee802.3-c22";
  reg = <0x0>;
 };
};

&crypto {
 status = "okay";
};

&uart2 {
 status = "okay";
};
