module sign_extend(in, out);

    input [15:0] in;
    output [31:0] out;
    
    assign out = {16{a[15]}, a};


endmodule
