INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Gavin/OneDrive/Desktop/System Verilog/Coding Exercises/A23_Coding_Exercise/Coding_Exercise_A23_Always_Block/Coding_Exercise_A23_Always_Block.srcs/sim_1/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Gavin/OneDrive/Desktop/System Verilog/Coding Exercises/A23_Coding_Exercise/Coding_Exercise_A23_Always_Block/Coding_Exercise_A23_Always_Block.srcs/sim_1/new/test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-3609] overwriting previous definition of module 'test' [C:/Users/Gavin/OneDrive/Desktop/System Verilog/Coding Exercises/A23_Coding_Exercise/Coding_Exercise_A23_Always_Block/Coding_Exercise_A23_Always_Block.srcs/sim_1/new/test.sv:25]
INFO: [VRFC 10-311] analyzing module test_tb
