Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Sat Mar  2 17:55:58 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: SD_SPI/EnableDataRead_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: SD_SPI/InitSpi/DataClk_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: SD_SPI/WorkSpi/DataClk_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: SD_SPI/spiInitClock/OutputCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 189 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.354        0.000                      0                   47        0.122        0.000                      0                   47        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk100                         {0.000 5.000}      10.000          100.000         
  SD_Clock_reloj1_clk_wiz_0_0  {0.000 40.000}     80.000          12.500          
  clkfbout_reloj1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                           3.000        0.000                       0                     1  
  SD_Clock_reloj1_clk_wiz_0_0       37.354        0.000                      0                   47        0.122        0.000                      0                   47       39.500        0.000                       0                    37  
  clkfbout_reloj1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  SD_Clock_reloj1_clk_wiz_0_0
  To Clock:  SD_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.354ns  (required time - arrival time)
  Source:                 SD_SPI/WorkSpi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/WorkSpi/Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.341ns  (logic 0.779ns (33.274%)  route 1.562ns (66.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 78.451 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 39.052 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.564    39.052    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X8Y36          FDRE                                         r  SD_SPI/WorkSpi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.484    39.536 f  SD_SPI/WorkSpi/count_reg[2]/Q
                         net (fo=11, routed)          0.966    40.503    SD_SPI/WorkSpi/count_reg_n_0_[2]
    SLICE_X8Y37          LUT3 (Prop_lut3_I0_O)        0.295    40.798 r  SD_SPI/WorkSpi/Data[6]_i_1__0/O
                         net (fo=1, routed)           0.596    41.394    SD_SPI/WorkSpi/Data[6]_i_1__0_n_0
    SLICE_X8Y37          FDRE                                         r  SD_SPI/WorkSpi/Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.446    78.451    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X8Y37          FDRE                                         r  SD_SPI/WorkSpi/Data_reg[6]/C
                         clock pessimism              0.578    79.028    
                         clock uncertainty           -0.112    78.917    
    SLICE_X8Y37          FDRE (Setup_fdre_C_CE)      -0.169    78.748    SD_SPI/WorkSpi/Data_reg[6]
  -------------------------------------------------------------------
                         required time                         78.748    
                         arrival time                         -41.394    
  -------------------------------------------------------------------
                         slack                                 37.354    

Slack (MET) :             37.450ns  (required time - arrival time)
  Source:                 SD_SPI/WorkSpi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/WorkSpi/Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.232ns  (logic 0.779ns (34.898%)  route 1.453ns (65.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 78.452 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 39.052 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.564    39.052    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X8Y36          FDRE                                         r  SD_SPI/WorkSpi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.484    39.536 f  SD_SPI/WorkSpi/count_reg[2]/Q
                         net (fo=11, routed)          1.118    40.655    SD_SPI/WorkSpi/count_reg_n_0_[2]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.295    40.950 r  SD_SPI/WorkSpi/Data[5]_i_1__0/O
                         net (fo=1, routed)           0.335    41.285    SD_SPI/WorkSpi/Data[5]_i_1__0_n_0
    SLICE_X10Y37         FDRE                                         r  SD_SPI/WorkSpi/Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.447    78.452    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X10Y37         FDRE                                         r  SD_SPI/WorkSpi/Data_reg[5]/C
                         clock pessimism              0.564    79.015    
                         clock uncertainty           -0.112    78.904    
    SLICE_X10Y37         FDRE (Setup_fdre_C_CE)      -0.169    78.735    SD_SPI/WorkSpi/Data_reg[5]
  -------------------------------------------------------------------
                         required time                         78.735    
                         arrival time                         -41.285    
  -------------------------------------------------------------------
                         slack                                 37.450    

Slack (MET) :             37.527ns  (required time - arrival time)
  Source:                 SD_SPI/WorkSpi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/WorkSpi/Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.133ns  (logic 0.779ns (36.524%)  route 1.354ns (63.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 78.450 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 39.050 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.562    39.050    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X8Y34          FDRE                                         r  SD_SPI/WorkSpi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.484    39.534 f  SD_SPI/WorkSpi/count_reg[1]/Q
                         net (fo=13, routed)          0.763    40.298    SD_SPI/WorkSpi/count_reg_n_0_[1]
    SLICE_X9Y35          LUT3 (Prop_lut3_I2_O)        0.295    40.593 r  SD_SPI/WorkSpi/Data[3]_i_1__0/O
                         net (fo=1, routed)           0.591    41.183    SD_SPI/WorkSpi/Data[3]_i_1__0_n_0
    SLICE_X9Y35          FDRE                                         r  SD_SPI/WorkSpi/Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.445    78.450    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X9Y35          FDRE                                         r  SD_SPI/WorkSpi/Data_reg[3]/C
                         clock pessimism              0.578    79.027    
                         clock uncertainty           -0.112    78.916    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.205    78.711    SD_SPI/WorkSpi/Data_reg[3]
  -------------------------------------------------------------------
                         required time                         78.711    
                         arrival time                         -41.183    
  -------------------------------------------------------------------
                         slack                                 37.527    

Slack (MET) :             37.573ns  (required time - arrival time)
  Source:                 SD_SPI/WorkSpi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/WorkSpi/Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.088ns  (logic 0.779ns (37.313%)  route 1.309ns (62.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 78.449 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 39.050 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.562    39.050    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X8Y34          FDRE                                         r  SD_SPI/WorkSpi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.484    39.534 f  SD_SPI/WorkSpi/count_reg[1]/Q
                         net (fo=13, routed)          0.930    40.465    SD_SPI/WorkSpi/count_reg_n_0_[1]
    SLICE_X9Y34          LUT3 (Prop_lut3_I2_O)        0.295    40.760 r  SD_SPI/WorkSpi/Data[2]_i_1__0/O
                         net (fo=1, routed)           0.378    41.138    SD_SPI/WorkSpi/Data[2]_i_1__0_n_0
    SLICE_X9Y34          FDRE                                         r  SD_SPI/WorkSpi/Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.444    78.449    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X9Y34          FDRE                                         r  SD_SPI/WorkSpi/Data_reg[2]/C
                         clock pessimism              0.580    79.028    
                         clock uncertainty           -0.112    78.917    
    SLICE_X9Y34          FDRE (Setup_fdre_C_CE)      -0.205    78.712    SD_SPI/WorkSpi/Data_reg[2]
  -------------------------------------------------------------------
                         required time                         78.712    
                         arrival time                         -41.138    
  -------------------------------------------------------------------
                         slack                                 37.573    

Slack (MET) :             37.604ns  (required time - arrival time)
  Source:                 SD_SPI/WorkSpi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/WorkSpi/Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.057ns  (logic 0.779ns (37.864%)  route 1.278ns (62.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 78.450 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 39.052 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.564    39.052    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X8Y36          FDRE                                         r  SD_SPI/WorkSpi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.484    39.536 f  SD_SPI/WorkSpi/count_reg[2]/Q
                         net (fo=11, routed)          0.900    40.436    SD_SPI/WorkSpi/count_reg_n_0_[2]
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.295    40.731 r  SD_SPI/WorkSpi/Data[7]_i_1__0/O
                         net (fo=1, routed)           0.378    41.110    SD_SPI/WorkSpi/Data[7]_i_1__0_n_0
    SLICE_X9Y36          FDRE                                         r  SD_SPI/WorkSpi/Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.445    78.450    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X9Y36          FDRE                                         r  SD_SPI/WorkSpi/Data_reg[7]/C
                         clock pessimism              0.581    79.030    
                         clock uncertainty           -0.112    78.919    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    78.714    SD_SPI/WorkSpi/Data_reg[7]
  -------------------------------------------------------------------
                         required time                         78.714    
                         arrival time                         -41.110    
  -------------------------------------------------------------------
                         slack                                 37.604    

Slack (MET) :             37.751ns  (required time - arrival time)
  Source:                 SD_SPI/WorkSpi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/WorkSpi/Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.896ns  (logic 0.779ns (41.084%)  route 1.117ns (58.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 78.451 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 39.050 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.562    39.050    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X8Y34          FDRE                                         r  SD_SPI/WorkSpi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.484    39.534 r  SD_SPI/WorkSpi/count_reg[1]/Q
                         net (fo=13, routed)          0.758    40.293    SD_SPI/WorkSpi/count_reg_n_0_[1]
    SLICE_X9Y35          LUT3 (Prop_lut3_I1_O)        0.295    40.588 r  SD_SPI/WorkSpi/Data[0]_i_1__0/O
                         net (fo=9, routed)           0.359    40.947    SD_SPI/WorkSpi/Data[0]_i_1__0_n_0
    SLICE_X11Y35         FDRE                                         r  SD_SPI/WorkSpi/Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.446    78.451    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X11Y35         FDRE                                         r  SD_SPI/WorkSpi/Data_reg[0]/C
                         clock pessimism              0.564    79.014    
                         clock uncertainty           -0.112    78.903    
    SLICE_X11Y35         FDRE (Setup_fdre_C_CE)      -0.205    78.698    SD_SPI/WorkSpi/Data_reg[0]
  -------------------------------------------------------------------
                         required time                         78.698    
                         arrival time                         -40.947    
  -------------------------------------------------------------------
                         slack                                 37.751    

Slack (MET) :             37.920ns  (required time - arrival time)
  Source:                 SD_SPI/WorkSpi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/WorkSpi/Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.793ns  (logic 0.648ns (36.139%)  route 1.145ns (63.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 78.517 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 39.050 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.562    39.050    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X8Y34          FDRE                                         r  SD_SPI/WorkSpi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.524    39.574 r  SD_SPI/WorkSpi/count_reg[0]/Q
                         net (fo=14, routed)          0.719    40.294    SD_SPI/WorkSpi/count_reg_n_0_[0]
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.124    40.418 r  SD_SPI/WorkSpi/Data[4]_i_1__0/O
                         net (fo=1, routed)           0.426    40.844    SD_SPI/WorkSpi/Data[4]_i_1__0_n_0
    SLICE_X7Y35          FDRE                                         r  SD_SPI/WorkSpi/Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.512    78.517    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X7Y35          FDRE                                         r  SD_SPI/WorkSpi/Data_reg[4]/C
                         clock pessimism              0.564    79.080    
                         clock uncertainty           -0.112    78.969    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    78.764    SD_SPI/WorkSpi/Data_reg[4]
  -------------------------------------------------------------------
                         required time                         78.764    
                         arrival time                         -40.844    
  -------------------------------------------------------------------
                         slack                                 37.920    

Slack (MET) :             37.928ns  (required time - arrival time)
  Source:                 SD_SPI/WorkSpi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/WorkSpi/Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.768ns  (logic 0.648ns (36.648%)  route 1.120ns (63.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 78.450 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.950ns = ( 39.050 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    42.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    35.731 f  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.392    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.488 f  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.562    39.050    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X8Y34          FDRE                                         r  SD_SPI/WorkSpi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.524    39.574 f  SD_SPI/WorkSpi/count_reg[0]/Q
                         net (fo=14, routed)          0.721    40.296    SD_SPI/WorkSpi/count_reg_n_0_[0]
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.124    40.420 r  SD_SPI/WorkSpi/Data[1]_i_1__0/O
                         net (fo=1, routed)           0.399    40.819    SD_SPI/WorkSpi/Data[1]_i_1__0_n_0
    SLICE_X8Y35          FDRE                                         r  SD_SPI/WorkSpi/Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    75.332 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    76.914    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.005 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.445    78.450    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X8Y35          FDRE                                         r  SD_SPI/WorkSpi/Data_reg[1]/C
                         clock pessimism              0.578    79.027    
                         clock uncertainty           -0.112    78.916    
    SLICE_X8Y35          FDRE (Setup_fdre_C_CE)      -0.169    78.747    SD_SPI/WorkSpi/Data_reg[1]
  -------------------------------------------------------------------
                         required time                         78.747    
                         arrival time                         -40.819    
  -------------------------------------------------------------------
                         slack                                 37.928    

Slack (MET) :             38.066ns  (required time - arrival time)
  Source:                 SD_SPI/WorkSpi/Data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/WorkSpi/InputData_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.456ns (27.429%)  route 1.206ns (72.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.630    -0.882    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X7Y35          FDRE                                         r  SD_SPI/WorkSpi/Data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  SD_SPI/WorkSpi/Data_reg[4]/Q
                         net (fo=1, routed)           1.206     0.781    SD_SPI/WorkSpi/Data_reg_n_0_[4]
    SLICE_X10Y36         FDRE                                         r  SD_SPI/WorkSpi/InputData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 f  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 f  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.446    38.451    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X10Y36         FDRE                                         r  SD_SPI/WorkSpi/InputData_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.112    38.903    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)       -0.056    38.847    SD_SPI/WorkSpi/InputData_reg[4]
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                 38.066    

Slack (MET) :             38.819ns  (required time - arrival time)
  Source:                 SD_SPI/WorkSpi/Data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/WorkSpi/InputData_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.518ns (52.263%)  route 0.473ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.564    -0.948    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X8Y35          FDRE                                         r  SD_SPI/WorkSpi/Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  SD_SPI/WorkSpi/Data_reg[1]/Q
                         net (fo=1, routed)           0.473     0.044    SD_SPI/WorkSpi/Data_reg_n_0_[1]
    SLICE_X10Y35         FDRE                                         r  SD_SPI/WorkSpi/InputData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.550    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 f  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    36.914    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.005 f  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          1.446    38.451    SD_SPI/WorkSpi/SD_WorkCLK
    SLICE_X10Y35         FDRE                                         r  SD_SPI/WorkSpi/InputData_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.112    38.903    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)       -0.040    38.863    SD_SPI/WorkSpi/InputData_reg[1]
  -------------------------------------------------------------------
                         required time                         38.863    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                 38.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/cm1/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid_ClockManager/cm1/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.272    -1.035    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  AudVid_ClockManager/cm1/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    AudVid_ClockManager/cm1/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.497    -1.301    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    AudVid_ClockManager/cm1/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 SD_SPI/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spiInitClock/OutputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.565    -0.616    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X15Y42         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  SD_SPI/spiInitClock/counter_reg[0]/Q
                         net (fo=7, routed)           0.089    -0.386    SD_SPI/spiInitClock/counter_reg__0[0]
    SLICE_X14Y42         LUT5 (Prop_lut5_I3_O)        0.045    -0.341 r  SD_SPI/spiInitClock/OutputCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.341    SD_SPI/spiInitClock/OutputCLK_i_1_n_0
    SLICE_X14Y42         FDRE                                         r  SD_SPI/spiInitClock/OutputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.835    -0.855    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X14Y42         FDRE                                         r  SD_SPI/spiInitClock/OutputCLK_reg/C
                         clock pessimism              0.251    -0.603    
    SLICE_X14Y42         FDRE (Hold_fdre_C_D)         0.120    -0.483    SD_SPI/spiInitClock/OutputCLK_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/cm1/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid_ClockManager/cm1/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.272    -1.035    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  AudVid_ClockManager/cm1/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    AudVid_ClockManager/cm1/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.497    -1.301    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    AudVid_ClockManager/cm1/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/cm1/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid_ClockManager/cm1/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.272    -1.035    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  AudVid_ClockManager/cm1/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.787    AudVid_ClockManager/cm1/seq_reg2[1]
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.497    -1.301    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[2]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017    -1.018    AudVid_ClockManager/cm1/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 SD_SPI/spiInitClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.376%)  route 0.166ns (46.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.565    -0.616    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X15Y42         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  SD_SPI/spiInitClock/counter_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.309    SD_SPI/spiInitClock/counter_reg__0[3]
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.049    -0.260 r  SD_SPI/spiInitClock/counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.260    SD_SPI/spiInitClock/p_0_in[4]
    SLICE_X15Y42         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.835    -0.855    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X15Y42         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[4]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X15Y42         FDRE (Hold_fdre_C_D)         0.107    -0.509    SD_SPI/spiInitClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SD_SPI/spiInitClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            SD_SPI/spiInitClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.846%)  route 0.166ns (47.154%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.565    -0.616    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X15Y42         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  SD_SPI/spiInitClock/counter_reg[3]/Q
                         net (fo=4, routed)           0.166    -0.309    SD_SPI/spiInitClock/counter_reg__0[3]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.045    -0.264 r  SD_SPI/spiInitClock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    SD_SPI/spiInitClock/p_0_in[3]
    SLICE_X15Y42         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  AudVid_ClockManager/cm1/clkout2_buf1/O
                         net (fo=27, routed)          0.835    -0.855    SD_SPI/spiInitClock/SD_WorkCLK
    SLICE_X15Y42         FDRE                                         r  SD_SPI/spiInitClock/counter_reg[3]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X15Y42         FDRE (Hold_fdre_C_D)         0.092    -0.524    SD_SPI/spiInitClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/cm1/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid_ClockManager/cm1/clkout2_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.718ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.272    -1.035    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  AudVid_ClockManager/cm1/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.733    AudVid_ClockManager/cm1/seq_reg2[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid_ClockManager/cm1/clkout2_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid_ClockManager/cm1/clkout2_buf1/I0
                         clock pessimism              0.555    -1.163    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.004    AudVid_ClockManager/cm1/clkout2_buf1
  -------------------------------------------------------------------
                         required time                          1.004    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/cm1/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid_ClockManager/cm1/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.272    -1.035    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  AudVid_ClockManager/cm1/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.662    AudVid_ClockManager/cm1/seq_reg2[5]
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.497    -1.301    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[6]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078    -0.957    AudVid_ClockManager/cm1/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.957    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/cm1/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid_ClockManager/cm1/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.272    -1.035    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  AudVid_ClockManager/cm1/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.662    AudVid_ClockManager/cm1/seq_reg2[3]
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.497    -1.301    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[4]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076    -0.959    AudVid_ClockManager/cm1/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 AudVid_ClockManager/cm1/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid_ClockManager/cm1/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  AudVid_ClockManager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.272    -1.035    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  AudVid_ClockManager/cm1/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.740    AudVid_ClockManager/cm1/seq_reg2[4]
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    AudVid_ClockManager/cm1/clk100_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  AudVid_ClockManager/cm1/clkout2_buf_en1/O
                         net (fo=8, routed)           0.497    -1.301    AudVid_ClockManager/cm1/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid_ClockManager/cm1/seq_reg2_reg[5]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    AudVid_ClockManager/cm1/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SD_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y1    AudVid_ClockManager/cm1/clkout2_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         80.000      77.845     BUFHCE_X0Y0      AudVid_ClockManager/cm1/clkout2_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X8Y36      SD_SPI/WorkSpi/DataClk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X11Y35     SD_SPI/WorkSpi/Data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X8Y37      SD_SPI/WorkSpi/Data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X10Y35     SD_SPI/WorkSpi/InputData_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X10Y35     SD_SPI/WorkSpi/InputData_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X10Y35     SD_SPI/WorkSpi/InputData_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X10Y36     SD_SPI/WorkSpi/InputData_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X10Y36     SD_SPI/WorkSpi/InputData_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X10Y36     SD_SPI/WorkSpi/InputData_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X10Y36     SD_SPI/WorkSpi/InputData_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y46     AudVid_ClockManager/cm1/seq_reg2_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X11Y35     SD_SPI/WorkSpi/Data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X8Y35      SD_SPI/WorkSpi/Data_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj1_clk_wiz_0_0
  To Clock:  clkfbout_reloj1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    AudVid_ClockManager/cm1/clkf_buf1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  AudVid_ClockManager/cm1/mmcm_adv_inst1/CLKFBOUT



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
Reference | Input       | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                    |
Clock     | Port        | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                       |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
clk100    | SD_SPI_MISO | FDRE    | -     |     5.067 (r) | SLOW    |    -1.533 (r) | FAST    | SD_Clock_reloj1_clk_wiz_0_0 |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+


Output Ports Clock-to-out

----------+-------------+------------+-------+----------------+---------+----------------+---------+-----------------------------+
Reference | Output      | IO Reg     | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                    |
Clock     | Port        | Type       | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                       |
----------+-------------+------------+-------+----------------+---------+----------------+---------+-----------------------------+
clk100    | SD_SPI_CLK  | FDRE       | -     |      7.898 (r) | SLOW    |      1.402 (r) | FAST    | SD_Clock_reloj1_clk_wiz_0_0 |
clk100    | SD_SPI_CLK  | MMCME2_ADV | -     |      6.096 (f) | SLOW    |      1.402 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0 |
clk100    | SD_SPI_MOSI | FDRE       | -     |      8.267 (f) | SLOW    |      1.871 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0 |
----------+-------------+------------+-------+----------------+---------+----------------+---------+-----------------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         2.391 | SLOW    |         1.934 | SLOW    |         2.646 | SLOW    |         2.484 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



