<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r23016 - in	haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev:	mii msk
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2007-November/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r23016%20-%20in%0A%09haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev%3A%0A%09mii%20msk&In-Reply-To=%3C200711282213.lASMDn3w005409%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004882.html">
   <LINK REL="Next"  HREF="004879.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r23016 - in	haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev:	mii msk</H1>
    <B>axeld at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r23016%20-%20in%0A%09haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev%3A%0A%09mii%20msk&In-Reply-To=%3C200711282213.lASMDn3w005409%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r23016 - in	haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev:	mii msk">axeld at mail.berlios.de
       </A><BR>
    <I>Wed Nov 28 23:13:49 CET 2007</I>
    <P><UL>
        <LI>Previous message: <A HREF="004882.html">[Haiku-commits] r23015 - haiku/trunk/src/add-ons/kernel/busses/scsi/ahci
</A></li>
        <LI>Next message: <A HREF="004879.html">[Haiku-commits] r23017 - in	haiku/trunk/src/libs/compat/freebsd_network: . compat/dev/mii
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4878">[ date ]</a>
              <a href="thread.html#4878">[ thread ]</a>
              <a href="subject.html#4878">[ subject ]</a>
              <a href="author.html#4878">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: axeld
Date: 2007-11-28 23:13:48 +0100 (Wed, 28 Nov 2007)
New Revision: 23016
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=23016&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=23016&amp;view=rev</A>

Added:
   haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/e1000phy.c
   haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/e1000phyreg.h
   haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/miidevs.h
Modified:
   haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/Jamfile
   haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/msk/glue.c
Log:
Added e1000phy code to marvell_yukon driver. The driver is still not functional,
though - it's a bit more complex, and needs a better compatibility layer.


Modified: haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/Jamfile
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/Jamfile	2007-11-28 18:38:34 UTC (rev 23015)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/Jamfile	2007-11-28 22:13:48 UTC (rev 23016)
@@ -9,6 +9,7 @@
 
 KernelStaticLibrary marvell_yukon_mii.a
 	:
+	e1000phy.c
 	ukphy.c
 	ukphy_subr.c
 	;

Added: haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/e1000phy.c
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/e1000phy.c	2007-11-28 18:38:34 UTC (rev 23015)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/e1000phy.c	2007-11-28 22:13:48 UTC (rev 23016)
@@ -0,0 +1,513 @@
+/*-
+ * Principal Author: Parag Patel
+ * Copyright (c) 2001
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice unmodified, this list of conditions, and the following
+ *    disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ *
+ * Additonal Copyright (c) 2001 by Traakan Software under same licence.
+ * Secondary Author: Matthew Jacob
+ */
+
+#include &lt;sys/cdefs.h&gt;
+__FBSDID(&quot;$FreeBSD: src/sys/dev/mii/e1000phy.c,v 1.18 2006/12/11 11:09:48 yongari Exp $&quot;);
+
+/*
+ * driver for the Marvell 88E1000 series external 1000/100/10-BT PHY.
+ */
+
+/*
+ * Support added for the Marvell 88E1011 (Alaska) 1000/100/10baseTX and
+ * 1000baseSX PHY.
+ * Nathan Binkert &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">nate at openbsd.org</A>&gt;
+ * Jung-uk Kim &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">jkim at niksun.com</A>&gt;
+ */
+
+#include &lt;sys/param.h&gt;
+#include &lt;sys/systm.h&gt;
+#include &lt;sys/kernel.h&gt;
+#include &lt;sys/module.h&gt;
+#include &lt;sys/socket.h&gt;
+#include &lt;sys/bus.h&gt;
+
+
+#include &lt;net/if.h&gt;
+#include &lt;net/if_media.h&gt;
+
+#include &lt;dev/mii/mii.h&gt;
+#include &lt;dev/mii/miivar.h&gt;
+#include &quot;miidevs.h&quot;
+
+#include &lt;dev/mii/e1000phyreg.h&gt;
+
+#include &quot;miibus_if.h&quot;
+
+static int	e1000phy_probe(device_t);
+static int	e1000phy_attach(device_t);
+
+struct e1000phy_softc {
+	struct mii_softc mii_sc;
+	int mii_model;
+};
+
+static device_method_t e1000phy_methods[] = {
+	/* device interface */
+	DEVMETHOD(device_probe,		e1000phy_probe),
+	DEVMETHOD(device_attach,	e1000phy_attach),
+	DEVMETHOD(device_detach,	mii_phy_detach),
+	DEVMETHOD(device_shutdown,	bus_generic_shutdown),
+	{ 0, 0 }
+};
+
+static devclass_t e1000phy_devclass;
+static driver_t e1000phy_driver = {
+	&quot;e1000phy&quot;,
+	e1000phy_methods,
+	sizeof(struct e1000phy_softc)
+};
+
+DRIVER_MODULE(e1000phy, miibus, e1000phy_driver, e1000phy_devclass, 0, 0);
+
+static int	e1000phy_service(struct mii_softc *, struct mii_data *, int);
+static void	e1000phy_status(struct mii_softc *);
+static void	e1000phy_reset(struct mii_softc *);
+static int	e1000phy_mii_phy_auto(struct e1000phy_softc *);
+
+static const struct mii_phydesc e1000phys[] = {
+	MII_PHY_DESC(MARVELL, E1000),
+	MII_PHY_DESC(MARVELL, E1011),
+	MII_PHY_DESC(MARVELL, E1000_3),
+	MII_PHY_DESC(MARVELL, E1000S),
+	MII_PHY_DESC(MARVELL, E1000_5),
+	MII_PHY_DESC(MARVELL, E1000_6),
+	MII_PHY_DESC(MARVELL, E3082),
+	MII_PHY_DESC(MARVELL, E1112),
+	MII_PHY_DESC(MARVELL, E1149),
+	MII_PHY_DESC(MARVELL, E1111),
+	MII_PHY_DESC(MARVELL, E1116),
+	MII_PHY_DESC(MARVELL, E1118),
+	MII_PHY_DESC(xxMARVELL, E1000),
+	MII_PHY_DESC(xxMARVELL, E1011),
+	MII_PHY_DESC(xxMARVELL, E1000_3),
+	MII_PHY_DESC(xxMARVELL, E1000_5),
+	MII_PHY_DESC(xxMARVELL, E1111),
+	MII_PHY_END
+};
+
+static int
+e1000phy_probe(device_t	dev)
+{
+
+	return (mii_phy_dev_probe(dev, e1000phys, BUS_PROBE_DEFAULT));
+}
+
+static int
+e1000phy_attach(device_t dev)
+{
+	struct e1000phy_softc *esc;
+	struct mii_softc *sc;
+	struct mii_attach_args *ma;
+	struct mii_data *mii;
+	int fast_ether;
+
+	esc = device_get_softc(dev);
+	sc = &amp;esc-&gt;mii_sc;
+	ma = device_get_ivars(dev);
+	sc-&gt;mii_dev = device_get_parent(dev);
+	mii = device_get_softc(sc-&gt;mii_dev);
+	LIST_INSERT_HEAD(&amp;mii-&gt;mii_phys, sc, mii_list);
+
+	sc-&gt;mii_inst = mii-&gt;mii_instance;
+	sc-&gt;mii_phy = ma-&gt;mii_phyno;
+	sc-&gt;mii_service = e1000phy_service;
+	sc-&gt;mii_pdata = mii;
+	sc-&gt;mii_anegticks = MII_ANEGTICKS_GIGE;
+	mii-&gt;mii_instance++;
+
+	fast_ether = 0;
+	esc-&gt;mii_model = MII_MODEL(ma-&gt;mii_id2);
+	switch (esc-&gt;mii_model) {
+	case MII_MODEL_MARVELL_E1011:
+	case MII_MODEL_MARVELL_E1112:
+		if (PHY_READ(sc, E1000_ESSR) &amp; E1000_ESSR_FIBER_LINK)
+			sc-&gt;mii_flags |= MIIF_HAVEFIBER;
+		break;
+	case MII_MODEL_MARVELL_E3082:
+		/* 88E3082 10/100 Fast Ethernet PHY. */
+		sc-&gt;mii_anegticks = MII_ANEGTICKS;
+		fast_ether = 1;
+		break;
+	}
+
+	e1000phy_reset(sc);
+
+	device_printf(dev, &quot; &quot;);
+
+#define	ADD(m, c)	ifmedia_add(&amp;mii-&gt;mii_media, (m), (c), NULL)
+	ADD(IFM_MAKEWORD(IFM_ETHER, IFM_NONE, 0, sc-&gt;mii_inst),
+	    E1000_CR_ISOLATE);
+	if ((sc-&gt;mii_flags &amp; MIIF_HAVEFIBER) == 0) {
+		ADD(IFM_MAKEWORD(IFM_ETHER, IFM_10_T, 0, sc-&gt;mii_inst),
+		    E1000_CR_SPEED_10);
+		printf(&quot;10baseT, &quot;);
+		ADD(IFM_MAKEWORD(IFM_ETHER, IFM_10_T, IFM_FDX, sc-&gt;mii_inst),
+		    E1000_CR_SPEED_10 | E1000_CR_FULL_DUPLEX);
+		printf(&quot;10baseT-FDX, &quot;);
+		ADD(IFM_MAKEWORD(IFM_ETHER, IFM_100_TX, 0, sc-&gt;mii_inst),
+		    E1000_CR_SPEED_100);
+		printf(&quot;100baseTX, &quot;);
+		ADD(IFM_MAKEWORD(IFM_ETHER, IFM_100_TX, IFM_FDX, sc-&gt;mii_inst),
+		    E1000_CR_SPEED_100 | E1000_CR_FULL_DUPLEX);
+		printf(&quot;100baseTX-FDX, &quot;);
+		if (fast_ether == 0) {
+			/*
+			 * 1000BT-simplex not supported; driver must ignore
+			 * this entry, but it must be present in order to
+			 * manually set full-duplex.
+			 */
+			ADD(IFM_MAKEWORD(IFM_ETHER, IFM_1000_T, 0,
+			    sc-&gt;mii_inst), E1000_CR_SPEED_1000);
+			ADD(IFM_MAKEWORD(IFM_ETHER, IFM_1000_T, IFM_FDX,
+			    sc-&gt;mii_inst),
+			    E1000_CR_SPEED_1000 | E1000_CR_FULL_DUPLEX);
+			printf(&quot;1000baseTX-FDX, &quot;);
+		}
+	} else {
+		ADD(IFM_MAKEWORD(IFM_ETHER, IFM_1000_SX, IFM_FDX, sc-&gt;mii_inst),
+		    E1000_CR_SPEED_1000 | E1000_CR_FULL_DUPLEX);
+		printf(&quot;1000baseSX-FDX, &quot;);
+	}
+	ADD(IFM_MAKEWORD(IFM_ETHER, IFM_AUTO, 0, sc-&gt;mii_inst), 0);
+	printf(&quot;auto\n&quot;);
+#undef ADD
+
+	MIIBUS_MEDIAINIT(sc-&gt;mii_dev);
+	return (0);
+}
+
+static void
+e1000phy_reset(struct mii_softc *sc)
+{
+	struct e1000phy_softc *esc;
+	uint16_t reg;
+
+	esc = (struct e1000phy_softc *)sc;
+	reg = PHY_READ(sc, E1000_SCR);
+	if ((sc-&gt;mii_flags &amp; MIIF_HAVEFIBER) != 0) {
+		reg &amp;= ~E1000_SCR_AUTO_X_MODE;
+		PHY_WRITE(sc, E1000_SCR, reg);
+		if (esc-&gt;mii_model == MII_MODEL_MARVELL_E1112) {
+			/* Select 1000BASE-X only mode. */
+			PHY_WRITE(sc, E1000_EADR, 2);
+			reg = PHY_READ(sc, E1000_SCR);
+			reg &amp;= ~E1000_SCR_MODE_MASK;
+			reg |= E1000_SCR_MODE_1000BX;
+			PHY_WRITE(sc, E1000_SCR, reg);
+			PHY_WRITE(sc, E1000_EADR, 1);
+		}
+	} else {
+		switch (esc-&gt;mii_model) {
+		case MII_MODEL_MARVELL_E1111:
+		case MII_MODEL_MARVELL_E1112:
+		case MII_MODEL_MARVELL_E1116:
+		case MII_MODEL_MARVELL_E1118:
+		case MII_MODEL_MARVELL_E1149:
+			/* Disable energy detect mode. */
+			reg &amp;= ~E1000_SCR_EN_DETECT_MASK;
+			reg |= E1000_SCR_AUTO_X_MODE;
+			break;
+		case MII_MODEL_MARVELL_E3082:
+			reg |= (E1000_SCR_AUTO_X_MODE &gt;&gt; 1);
+			break;
+		default:
+			reg &amp;= ~E1000_SCR_AUTO_X_MODE;
+			break;
+		}
+		/* Enable CRS on TX. */
+		reg |= E1000_SCR_ASSERT_CRS_ON_TX;
+		/* Auto correction for reversed cable polarity. */
+		reg &amp;= ~E1000_SCR_POLARITY_REVERSAL;
+		PHY_WRITE(sc, E1000_SCR, reg);
+	}
+
+	switch (MII_MODEL(esc-&gt;mii_model)) {
+	case MII_MODEL_MARVELL_E3082:
+	case MII_MODEL_MARVELL_E1112:
+	case MII_MODEL_MARVELL_E1116:
+	case MII_MODEL_MARVELL_E1118:
+	case MII_MODEL_MARVELL_E1149:
+		break;
+	default:
+		/* Force TX_CLK to 25MHz clock. */
+		reg = PHY_READ(sc, E1000_ESCR);
+		reg |= E1000_ESCR_TX_CLK_25;
+		PHY_WRITE(sc, E1000_ESCR, reg);
+		break;
+	}
+
+	/* Reset the PHY so all changes take effect. */
+	reg = PHY_READ(sc, E1000_CR);
+	reg |= E1000_CR_RESET;
+	PHY_WRITE(sc, E1000_CR, reg);
+}
+
+static int
+e1000phy_service(struct mii_softc *sc, struct mii_data *mii, int cmd)
+{
+	struct ifmedia_entry *ife = mii-&gt;mii_media.ifm_cur;
+	struct e1000phy_softc *esc = (struct e1000phy_softc *)sc;
+	uint16_t speed, gig;
+	int reg;
+
+	switch (cmd) {
+	case MII_POLLSTAT:
+		/*
+		 * If we're not polling our PHY instance, just return.
+		 */
+		if (IFM_INST(ife-&gt;ifm_media) != sc-&gt;mii_inst)
+			return (0);
+		break;
+
+	case MII_MEDIACHG:
+		/*
+		 * If the media indicates a different PHY instance,
+		 * isolate ourselves.
+		 */
+		if (IFM_INST(ife-&gt;ifm_media) != sc-&gt;mii_inst) {
+			reg = PHY_READ(sc, E1000_CR);
+			PHY_WRITE(sc, E1000_CR, reg | E1000_CR_ISOLATE);
+			return (0);
+		}
+
+		/*
+		 * If the interface is not up, don't do anything.
+		 */
+		if ((mii-&gt;mii_ifp-&gt;if_flags &amp; IFF_UP) == 0)
+			break;
+
+		if (IFM_SUBTYPE(ife-&gt;ifm_media) == IFM_AUTO) {
+			e1000phy_mii_phy_auto(esc);
+			break;
+		}
+
+		speed = 0;
+		switch (IFM_SUBTYPE(ife-&gt;ifm_media)) {
+		case IFM_1000_T:
+			if (esc-&gt;mii_model == MII_MODEL_MARVELL_E3082)
+				return (EINVAL);
+			speed = E1000_CR_SPEED_1000;
+			break;
+		case IFM_1000_SX:
+			if (esc-&gt;mii_model == MII_MODEL_MARVELL_E3082)
+				return (EINVAL);
+			speed = E1000_CR_SPEED_1000;
+			break;
+		case IFM_100_TX:
+			speed = E1000_CR_SPEED_100;
+			break;
+		case IFM_10_T:
+			speed = E1000_CR_SPEED_10;
+			break;
+		case IFM_NONE:
+			reg = PHY_READ(sc, E1000_CR);
+			PHY_WRITE(sc, E1000_CR,
+			    reg | E1000_CR_ISOLATE | E1000_CR_POWER_DOWN);
+			goto done;
+		default:
+			return (EINVAL);
+		}
+
+		if (((ife-&gt;ifm_media &amp; IFM_GMASK) &amp; IFM_FDX) != 0) {
+			speed |= E1000_CR_FULL_DUPLEX;
+			gig = E1000_1GCR_1000T_FD;
+		} else
+			gig = E1000_1GCR_1000T;
+
+		reg = PHY_READ(sc, E1000_CR);
+		reg &amp;= ~E1000_CR_AUTO_NEG_ENABLE;
+		PHY_WRITE(sc, E1000_CR, reg | E1000_CR_RESET);
+
+		/*
+		 * When setting the link manually, one side must
+		 * be the master and the other the slave. However
+		 * ifmedia doesn't give us a good way to specify
+		 * this, so we fake it by using one of the LINK
+		 * flags. If LINK0 is set, we program the PHY to
+		 * be a master, otherwise it's a slave.
+		 */
+		if (IFM_SUBTYPE(ife-&gt;ifm_media) == IFM_1000_T ||
+		    (IFM_SUBTYPE(ife-&gt;ifm_media) == IFM_1000_SX)) {
+			if ((mii-&gt;mii_ifp-&gt;if_flags &amp; IFF_LINK0))
+				PHY_WRITE(sc, E1000_1GCR, gig |
+				    E1000_1GCR_MS_ENABLE | E1000_1GCR_MS_VALUE);
+			else
+				PHY_WRITE(sc, E1000_1GCR, gig |
+				    E1000_1GCR_MS_ENABLE);
+		} else {
+			if (esc-&gt;mii_model != MII_MODEL_MARVELL_E3082)
+				PHY_WRITE(sc, E1000_1GCR, 0);
+		}
+		PHY_WRITE(sc, E1000_AR, E1000_AR_SELECTOR_FIELD);
+		PHY_WRITE(sc, E1000_CR, speed | E1000_CR_RESET);
+done:
+		break;
+	case MII_TICK:
+		/*
+		 * If we're not currently selected, just return.
+		 */
+		if (IFM_INST(ife-&gt;ifm_media) != sc-&gt;mii_inst)
+			return (0);
+
+		/*
+		 * Is the interface even up?
+		 */
+		if ((mii-&gt;mii_ifp-&gt;if_flags &amp; IFF_UP) == 0)
+			return (0);
+
+		/*
+		 * Only used for autonegotiation.
+		 */
+		if (IFM_SUBTYPE(ife-&gt;ifm_media) != IFM_AUTO)
+			break;
+
+		/*
+		 * check for link.
+		 * Read the status register twice; BMSR_LINK is latch-low.
+		 */
+		reg = PHY_READ(sc, MII_BMSR) | PHY_READ(sc, MII_BMSR);
+		if (reg &amp; BMSR_LINK) {
+			sc-&gt;mii_ticks = 0;
+			break;
+		}
+
+		/* Announce link loss right after it happens. */
+		if (sc-&gt;mii_ticks &lt;= sc-&gt;mii_anegticks)
+			return (0);
+
+		sc-&gt;mii_ticks = 0;
+		e1000phy_reset(sc);
+		e1000phy_mii_phy_auto(esc);
+		break;
+	}
+
+	/* Update the media status. */
+	e1000phy_status(sc);
+
+	/* Callback if something changed. */
+	mii_phy_update(sc, cmd);
+	return (0);
+}
+
+static void
+e1000phy_status(struct mii_softc *sc)
+{
+	struct mii_data *mii = sc-&gt;mii_pdata;
+	int bmsr, bmcr, esr, gsr, ssr, isr, ar, lpar;
+
+	mii-&gt;mii_media_status = IFM_AVALID;
+	mii-&gt;mii_media_active = IFM_ETHER;
+
+	bmsr = PHY_READ(sc, E1000_SR) | PHY_READ(sc, E1000_SR);
+	esr = PHY_READ(sc, E1000_ESR);
+	bmcr = PHY_READ(sc, E1000_CR);
+	ssr = PHY_READ(sc, E1000_SSR);
+	isr = PHY_READ(sc, E1000_ISR);
+	ar = PHY_READ(sc, E1000_AR);
+	lpar = PHY_READ(sc, E1000_LPAR);
+
+	if (bmsr &amp; E1000_SR_LINK_STATUS)
+		mii-&gt;mii_media_status |= IFM_ACTIVE;
+
+	if (bmcr &amp; E1000_CR_LOOPBACK)
+		mii-&gt;mii_media_active |= IFM_LOOP;
+
+	if ((((bmcr &amp; E1000_CR_AUTO_NEG_ENABLE) != 0) &amp;&amp;
+	    ((bmsr &amp; E1000_SR_AUTO_NEG_COMPLETE) == 0)) ||
+	    ((ssr &amp; E1000_SSR_LINK) == 0) ||
+	    ((ssr &amp; E1000_SSR_SPD_DPLX_RESOLVED) == 0)) {
+		/* Erg, still trying, I guess... */
+		mii-&gt;mii_media_active |= IFM_NONE;
+		return;
+	}
+
+	if ((sc-&gt;mii_flags &amp; MIIF_HAVEFIBER) == 0) {
+		if (ssr &amp; E1000_SSR_1000MBS)
+			mii-&gt;mii_media_active |= IFM_1000_T;
+		else if (ssr &amp; E1000_SSR_100MBS)
+			mii-&gt;mii_media_active |= IFM_100_TX;
+		else
+			mii-&gt;mii_media_active |= IFM_10_T;
+	} else {
+		if (ssr &amp; E1000_SSR_1000MBS)
+			mii-&gt;mii_media_active |= IFM_1000_SX;
+	}
+
+	if (ssr &amp; E1000_SSR_DUPLEX)
+		mii-&gt;mii_media_active |= IFM_FDX;
+	else
+		mii-&gt;mii_media_active |= IFM_HDX;
+
+	if ((sc-&gt;mii_flags &amp; MIIF_HAVEFIBER) == 0) {
+		/* FLAG0==rx-flow-control FLAG1==tx-flow-control */
+		if ((ar &amp; E1000_AR_PAUSE) &amp;&amp; (lpar &amp; E1000_LPAR_PAUSE)) {
+			mii-&gt;mii_media_active |= IFM_FLAG0 | IFM_FLAG1;
+		} else if (!(ar &amp; E1000_AR_PAUSE) &amp;&amp; (ar &amp; E1000_AR_ASM_DIR) &amp;&amp;
+		    (lpar &amp; E1000_LPAR_PAUSE) &amp;&amp; (lpar &amp; E1000_LPAR_ASM_DIR)) {
+			mii-&gt;mii_media_active |= IFM_FLAG1;
+		} else if ((ar &amp; E1000_AR_PAUSE) &amp;&amp; (ar &amp; E1000_AR_ASM_DIR) &amp;&amp;
+		    !(lpar &amp; E1000_LPAR_PAUSE) &amp;&amp; (lpar &amp; E1000_LPAR_ASM_DIR)) {
+			mii-&gt;mii_media_active |= IFM_FLAG0;
+		}
+	}
+
+	/* FLAG2 : local PHY resolved to MASTER */
+	if ((IFM_SUBTYPE(mii-&gt;mii_media_active) == IFM_1000_T) ||
+	    (IFM_SUBTYPE(mii-&gt;mii_media_active) == IFM_1000_SX)) {
+		PHY_READ(sc, E1000_1GSR);
+		gsr = PHY_READ(sc, E1000_1GSR);
+		if ((gsr &amp; E1000_1GSR_MS_CONFIG_RES) != 0)
+			mii-&gt;mii_media_active |= IFM_FLAG2;
+	}
+}
+
+static int
+e1000phy_mii_phy_auto(struct e1000phy_softc *esc)
+{
+	struct mii_softc *sc;
+
+	sc = &amp;esc-&gt;mii_sc;
+	if ((sc-&gt;mii_flags &amp; MIIF_HAVEFIBER) == 0)
+		PHY_WRITE(sc, E1000_AR, E1000_AR_10T | E1000_AR_10T_FD |
+		    E1000_AR_100TX | E1000_AR_100TX_FD |
+		    E1000_AR_PAUSE | E1000_AR_ASM_DIR);
+	else
+		PHY_WRITE(sc, E1000_AR, E1000_FA_1000X_FD | E1000_FA_1000X |
+		    E1000_FA_SYM_PAUSE | E1000_FA_ASYM_PAUSE);
+	if (esc-&gt;mii_model != MII_MODEL_MARVELL_E3082)
+		PHY_WRITE(sc, E1000_1GCR,
+		    E1000_1GCR_1000T_FD | E1000_1GCR_1000T);
+	PHY_WRITE(sc, E1000_CR,
+	    E1000_CR_AUTO_NEG_ENABLE | E1000_CR_RESTART_AUTO_NEG);
+
+	return (EJUSTRETURN);
+}

Added: haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/e1000phyreg.h
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/e1000phyreg.h	2007-11-28 18:38:34 UTC (rev 23015)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/e1000phyreg.h	2007-11-28 22:13:48 UTC (rev 23016)
@@ -0,0 +1,324 @@
+/* $FreeBSD: src/sys/dev/mii/e1000phyreg.h,v 1.4 2006/12/11 10:43:32 yongari Exp $ */
+/*-
+ * Principal Author: Parag Patel
+ * Copyright (c) 2001
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice unmodified, this list of conditions, and the following
+ *    disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ *
+ * Additonal Copyright (c) 2001 by Traakan Software under same licence.
+ * Secondary Author: Matthew Jacob
+ */
+
+/*-
+ * Derived by information released by Intel under the following license:
+ *
+ * Copyright (c) 1999 - 2001, Intel Corporation 
+ * 
+ * All rights reserved.
+ * 
+ * Redistribution and use in source and binary forms, with or without 
+ * modification, are permitted provided that the following conditions are met:
+ * 
+ *  1. Redistributions of source code must retain the above copyright notice, 
+ *     this list of conditions and the following disclaimer.
+ * 
+ *  2. Redistributions in binary form must reproduce the above copyright notice,
+ *     this list of conditions and the following disclaimer in the
+ *     documentation and/or other materials provided with the distribution.
+ * 
+ *  3. Neither the name of Intel Corporation nor the names of its contributors 
+ *     may be used to endorse or promote products derived from this software 
+ *     without specific prior written permission.
+ * 
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS ``AS IS''
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
+ * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
+ * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+ * LOSS OF USE, DATA, OR * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
+ * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+ * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+ * 
+ */
+
+/*
+ * Marvell E1000 PHY registers
+ */
+
+#define E1000_MAX_REG_ADDRESS		0x1F
+
+#define E1000_CR			0x00	/* control register */
+#define E1000_CR_SPEED_SELECT_MSB	0x0040
+#define E1000_CR_COLL_TEST_ENABLE	0x0080
+#define E1000_CR_FULL_DUPLEX		0x0100
+#define E1000_CR_RESTART_AUTO_NEG	0x0200
+#define E1000_CR_ISOLATE		0x0400
+#define E1000_CR_POWER_DOWN		0x0800
+#define E1000_CR_AUTO_NEG_ENABLE	0x1000
+#define E1000_CR_SPEED_SELECT_LSB	0x2000
+#define E1000_CR_LOOPBACK		0x4000
+#define E1000_CR_RESET			0x8000
+
+#define E1000_CR_SPEED_1000		0x0040
+#define E1000_CR_SPEED_100		0x2000
+#define E1000_CR_SPEED_10		0x0000
+
+#define E1000_SR			0x01	/* status register */
+#define E1000_SR_EXTENDED		0x0001
+#define E1000_SR_JABBER_DETECT		0x0002
+#define E1000_SR_LINK_STATUS		0x0004
+#define E1000_SR_AUTO_NEG		0x0008
+#define E1000_SR_REMOTE_FAULT		0x0010
+#define E1000_SR_AUTO_NEG_COMPLETE	0x0020
+#define E1000_SR_PREAMBLE_SUPPRESS	0x0040
+#define E1000_SR_EXTENDED_STATUS	0x0100
+#define E1000_SR_100T2			0x0200
+#define E1000_SR_100T2_FD		0x0400
+#define E1000_SR_10T			0x0800
+#define E1000_SR_10T_FD			0x1000
+#define E1000_SR_100TX			0x2000
+#define E1000_SR_100TX_FD		0x4000
+#define E1000_SR_100T4			0x8000
+
+#define E1000_ID1			0x02	/* ID register 1 */
+#define E1000_ID2			0x03	/* ID register 2 */
+#define E1000_ID_88E1000		0x01410C50
+#define E1000_ID_88E1000S		0x01410C40
+#define E1000_ID_88E1011		0x01410C20
+#define E1000_ID_MASK			0xFFFFFFF0
+
+#define E1000_AR			0x04	/* autonegotiation advertise reg */
+#define E1000_AR_SELECTOR_FIELD		0x0001
+#define E1000_AR_10T			0x0020
+#define E1000_AR_10T_FD			0x0040
+#define E1000_AR_100TX			0x0080
+#define E1000_AR_100TX_FD		0x0100
+#define E1000_AR_100T4			0x0200
+#define E1000_AR_PAUSE			0x0400
+#define E1000_AR_ASM_DIR		0x0800
+#define E1000_AR_REMOTE_FAULT		0x2000
+#define E1000_AR_NEXT_PAGE		0x8000
+#define E1000_AR_SPEED_MASK		0x01E0
+
+/* Autonegotiation register bits for fiber cards (Alaska Only!) */
+#define E1000_FA_1000X_FD		0x0020
+#define E1000_FA_1000X			0x0040
+#define E1000_FA_SYM_PAUSE		0x0080
+#define E1000_FA_ASYM_PAUSE		0x0100
+#define E1000_FA_FAULT1			0x1000
+#define E1000_FA_FAULT2			0x2000
+#define E1000_FA_NEXT_PAGE		0x8000
+
+#define E1000_LPAR			0x05	/* autoneg link partner abilities reg */
+#define E1000_LPAR_SELECTOR_FIELD	0x0001
+#define E1000_LPAR_10T			0x0020
+#define E1000_LPAR_10T_FD		0x0040
+#define E1000_LPAR_100TX		0x0080
+#define E1000_LPAR_100TX_FD		0x0100
+#define E1000_LPAR_100T4		0x0200
+#define E1000_LPAR_PAUSE		0x0400
+#define E1000_LPAR_ASM_DIR		0x0800
+#define E1000_LPAR_REMOTE_FAULT		0x2000
+#define E1000_LPAR_ACKNOWLEDGE		0x4000
+#define E1000_LPAR_NEXT_PAGE		0x8000
+
+/* autoneg link partner ability register bits for fiber cards (Alaska Only!) */
+#define E1000_FPAR_1000X_FD		0x0020
+#define E1000_FPAR_1000X		0x0040
+#define E1000_FPAR_SYM_PAUSE		0x0080
+#define E1000_FPAR_ASYM_PAUSE		0x0100
+#define E1000_FPAR_FAULT1		0x1000
+#define E1000_FPAR_FAULT2		0x2000
+#define E1000_FPAR_ACK			0x4000
+#define E1000_FPAR_NEXT_PAGE		0x8000
+
+#define E1000_ER			0x06	/* autoneg expansion reg */
+#define E1000_ER_LP_NWAY		0x0001
+#define E1000_ER_PAGE_RXD		0x0002
+#define E1000_ER_NEXT_PAGE		0x0004
+#define E1000_ER_LP_NEXT_PAGE		0x0008
+#define E1000_ER_PAR_DETECT_FAULT	0x0100
+
+#define E1000_NPTX			0x07	/* autoneg next page TX */
+#define E1000_NPTX_MSG_CODE_FIELD	0x0001
+#define E1000_NPTX_TOGGLE		0x0800
+#define E1000_NPTX_ACKNOWLDGE2		0x1000
+#define E1000_NPTX_MSG_PAGE		0x2000
+#define E1000_NPTX_NEXT_PAGE		0x8000
+
+#define E1000_RNPR			0x08	/* autoneg link-partner (?) next page */
+#define E1000_RNPR_MSG_CODE_FIELD	0x0001
+#define E1000_RNPR_TOGGLE		0x0800
+#define E1000_RNPR_ACKNOWLDGE2		0x1000
+#define E1000_RNPR_MSG_PAGE		0x2000
+#define E1000_RNPR_ACKNOWLDGE		0x4000
+#define E1000_RNPR_NEXT_PAGE		0x8000
+
+#define E1000_1GCR			0x09	/* 1000T (1G) control reg */
+#define E1000_1GCR_ASYM_PAUSE		0x0080
+#define E1000_1GCR_1000T		0x0100
+#define E1000_1GCR_1000T_FD		0x0200
+#define E1000_1GCR_REPEATER_DTE		0x0400
+#define E1000_1GCR_MS_VALUE		0x0800
+#define E1000_1GCR_MS_ENABLE		0x1000
+#define E1000_1GCR_TEST_MODE_NORMAL	0x0000
+#define E1000_1GCR_TEST_MODE_1		0x2000
+#define E1000_1GCR_TEST_MODE_2		0x4000
+#define E1000_1GCR_TEST_MODE_3		0x6000
+#define E1000_1GCR_TEST_MODE_4		0x8000
+#define E1000_1GCR_SPEED_MASK		0x0300
+
+#define E1000_1GSR			0x0A	/* 1000T (1G) status reg */
+#define E1000_1GSR_IDLE_ERROR_CNT	0x0000
+#define E1000_1GSR_ASYM_PAUSE_DIR	0x0100
+#define E1000_1GSR_LP			0x0400
+#define E1000_1GSR_LP_FD		0x0800
+#define E1000_1GSR_REMOTE_RX_STATUS	0x1000
+#define E1000_1GSR_LOCAL_RX_STATUS	0x2000
+#define E1000_1GSR_MS_CONFIG_RES	0x4000
+#define E1000_1GSR_MS_CONFIG_FAULT	0x8000
+
+#define E1000_ESR			0x0F	/* IEEE extended status reg */
+#define E1000_ESR_1000T			0x1000
+#define E1000_ESR_1000T_FD		0x2000
+#define E1000_ESR_1000X			0x4000
+#define E1000_ESR_1000X_FD		0x8000
+
+#define E1000_TX_POLARITY_MASK		0x0100
+#define E1000_TX_NORMAL_POLARITY	0
+
+#define E1000_AUTO_POLARITY_DISABLE	0x0010
+
+#define E1000_SCR			0x10	/* special control register */
+#define E1000_SCR_JABBER_DISABLE	0x0001
+#define E1000_SCR_POLARITY_REVERSAL	0x0002
+#define E1000_SCR_SQE_TEST		0x0004
+#define E1000_SCR_INT_FIFO_DISABLE	0x0008
+#define E1000_SCR_CLK125_DISABLE	0x0010
+#define E1000_SCR_MDI_MANUAL_MODE	0x0000
+#define E1000_SCR_MDIX_MANUAL_MODE	0x0020
+#define E1000_SCR_AUTO_X_1000T		0x0040
+#define E1000_SCR_AUTO_X_MODE		0x0060
+#define E1000_SCR_10BT_EXT_ENABLE	0x0080
+#define E1000_SCR_MII_5BIT_ENABLE	0x0100
+#define E1000_SCR_SCRAMBLER_DISABLE	0x0200
+#define E1000_SCR_FORCE_LINK_GOOD	0x0400
+#define E1000_SCR_ASSERT_CRS_ON_TX	0x0800
+#define E1000_SCR_RX_FIFO_DEPTH_6	0x0000
+#define E1000_SCR_RX_FIFO_DEPTH_8	0x1000
+#define E1000_SCR_RX_FIFO_DEPTH_10	0x2000
+#define E1000_SCR_RX_FIFO_DEPTH_12	0x3000
+#define E1000_SCR_TX_FIFO_DEPTH_6	0x0000
+#define E1000_SCR_TX_FIFO_DEPTH_8	0x4000
+#define E1000_SCR_TX_FIFO_DEPTH_10	0x8000
+#define E1000_SCR_TX_FIFO_DEPTH_12	0xC000
+
+#define E1000_SCR_EN_DETECT_MASK	0x0300
+
+/* 88E1112 page 2 */
+#define E1000_SCR_MODE_MASK		0x0380
+#define E1000_SCR_MODE_AUTO		0x0180
+#define E1000_SCR_MODE_COPPER		0x0280
+#define E1000_SCR_MODE_1000BX		0x0380
+
+#define E1000_SSR			0x11	/* special status register */
+#define E1000_SSR_JABBER		0x0001
+#define E1000_SSR_REV_POLARITY		0x0002
+#define E1000_SSR_MDIX			0x0020
+#define E1000_SSR_LINK			0x0400
+#define E1000_SSR_SPD_DPLX_RESOLVED	0x0800
+#define E1000_SSR_PAGE_RCVD		0x1000
+#define E1000_SSR_DUPLEX		0x2000
+#define E1000_SSR_SPEED			0xC000
+#define E1000_SSR_10MBS			0x0000
+#define E1000_SSR_100MBS		0x4000
+#define E1000_SSR_1000MBS		0x8000
+
+#define E1000_IER			0x12	/* interrupt enable reg */
+#define E1000_IER_JABBER		0x0001
+#define E1000_IER_POLARITY_CHANGE	0x0002
+#define E1000_IER_MDIX_CHANGE		0x0040
+#define E1000_IER_FIFO_OVER_UNDERUN	0x0080
+#define E1000_IER_FALSE_CARRIER		0x0100
+#define E1000_IER_SYMBOL_ERROR		0x0200
+#define E1000_IER_LINK_STAT_CHANGE	0x0400
+#define E1000_IER_AUTO_NEG_COMPLETE	0x0800
+#define E1000_IER_PAGE_RECEIVED		0x1000
+#define E1000_IER_DUPLEX_CHANGED	0x2000
+#define E1000_IER_SPEED_CHANGED		0x4000
+#define E1000_IER_AUTO_NEG_ERR		0x8000
+
+#define E1000_ISR			0x13	/* interrupt status reg */
+#define E1000_ISR_JABBER		0x0001
+#define E1000_ISR_POLARITY_CHANGE	0x0002
+#define E1000_ISR_MDIX_CHANGE		0x0040
+#define E1000_ISR_FIFO_OVER_UNDERUN	0x0080
+#define E1000_ISR_FALSE_CARRIER		0x0100
+#define E1000_ISR_SYMBOL_ERROR		0x0200
+#define E1000_ISR_LINK_STAT_CHANGE	0x0400
+#define E1000_ISR_AUTO_NEG_COMPLETE	0x0800
+#define E1000_ISR_PAGE_RECEIVED		0x1000
+#define E1000_ISR_DUPLEX_CHANGED	0x2000
+#define E1000_ISR_SPEED_CHANGED		0x4000
+#define E1000_ISR_AUTO_NEG_ERR		0x8000
+
+#define E1000_ESCR			0x14	/* extended special control reg */
+#define E1000_ESCR_FIBER_LOOPBACK	0x4000
+#define E1000_ESCR_DOWN_NO_IDLE		0x8000
+#define E1000_ESCR_TX_CLK_2_5		0x0060
+#define E1000_ESCR_TX_CLK_25		0x0070
+#define E1000_ESCR_TX_CLK_0		0x0000
+
+#define E1000_RECR			0x15	/* RX error counter reg */
+
+#define E1000_EADR			0x16	/* extended address reg */
+
+#define E1000_LCR			0x18	/* LED control reg */
+#define E1000_LCR_LED_TX		0x0001
+#define E1000_LCR_LED_RX		0x0002
+#define E1000_LCR_LED_DUPLEX		0x0004
+#define E1000_LCR_LINK			0x0008
+#define E1000_LCR_BLINK_42MS		0x0000
+#define E1000_LCR_BLINK_84MS		0x0100
+#define E1000_LCR_BLINK_170MS		0x0200
+#define E1000_LCR_BLINK_340MS		0x0300
+#define E1000_LCR_BLINK_670MS		0x0400
+#define E1000_LCR_PULSE_OFF		0x0000
+#define E1000_LCR_PULSE_21_42MS		0x1000
+#define E1000_LCR_PULSE_42_84MS		0x2000
+#define E1000_LCR_PULSE_84_170MS	0x3000
+#define E1000_LCR_PULSE_170_340MS	0x4000
+#define E1000_LCR_PULSE_340_670MS	0x5000
+#define E1000_LCR_PULSE_670_13S		0x6000
+#define E1000_LCR_PULSE_13_26S		0x7000
+
+/* The following register is found only on the 88E1011 Alaska PHY */
+#define E1000_ESSR			0x1B	/* Extended PHY specific sts */
+#define E1000_ESSR_FIBER_LINK		0x2000
+#define E1000_ESSR_GMII_COPPER		0x000f
+#define E1000_ESSR_GMII_FIBER		0x0007
+#define E1000_ESSR_TBI_COPPER		0x000d
+#define E1000_ESSR_TBI_FIBER		0x0005

Added: haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/miidevs.h
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/miidevs.h	2007-11-28 18:38:34 UTC (rev 23015)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/mii/miidevs.h	2007-11-28 22:13:48 UTC (rev 23016)
@@ -0,0 +1,40 @@
+#define MII_OUI_MARVELL				0x005043
+#define MII_OUI_xxMARVELL			0x000ac2
+
+#define MII_MODEL_MARVELL_E1000		0x0000
+#define MII_MODEL_MARVELL_E1011		0x0002
+#define MII_MODEL_MARVELL_E1000_3	0x0003
+#define MII_MODEL_MARVELL_E1000S	0x0004
+#define MII_MODEL_MARVELL_E1000_5	0x0005
+#define MII_MODEL_MARVELL_E1000_6	0x0006
+#define MII_MODEL_MARVELL_E3082		0x0008
+#define MII_MODEL_MARVELL_E1112		0x0009
+#define MII_MODEL_MARVELL_E1149		0x000b
+#define MII_MODEL_MARVELL_E1111		0x000c
+#define MII_MODEL_MARVELL_E1116		0x0021
+#define MII_MODEL_MARVELL_E1118		0x0022
+
+#define MII_MODEL_xxMARVELL_E1000	0x0005
+#define MII_MODEL_xxMARVELL_E1011	0x0002
+#define MII_MODEL_xxMARVELL_E1000_3	0x0003
+#define MII_MODEL_xxMARVELL_E1000_5	0x0005
+#define MII_MODEL_xxMARVELL_E1111	0x000c
+
+#define MII_STR_MARVELL_E1000		&quot;Marvell 88E1000 Gigabit PHY&quot;
+#define MII_STR_MARVELL_E1011		&quot;Marvell 88E1011 Gigabit PHY&quot;
+#define MII_STR_MARVELL_E1000_3		&quot;Marvell 88E1000 Gigabit PHY&quot;
+#define MII_STR_MARVELL_E1000S		&quot;Marvell 88E1000S Gigabit PHY&quot;
+#define MII_STR_MARVELL_E1000_5		&quot;Marvell 88E1000 Gigabit PHY&quot;
+#define MII_STR_MARVELL_E1000_6		&quot;Marvell 88E1000 Gigabit PHY&quot;
+#define MII_STR_MARVELL_E3082		&quot;Marvell 88E3082 10/100 Fast Ethernet PHY&quot;
+#define MII_STR_MARVELL_E1112		&quot;Marvell 88E1112 Gigabit PHY&quot;
+#define MII_STR_MARVELL_E1149		&quot;Marvell 88E1149 Gigabit PHY&quot;
+#define MII_STR_MARVELL_E1111		&quot;Marvell 88E1111 Gigabit PHY&quot;
+#define MII_STR_MARVELL_E1116		&quot;Marvell 88E1116 Gigabit PHY&quot;
+#define MII_STR_MARVELL_E1118		&quot;Marvell 88E1118 Gigabit PHY&quot;
+
+#define MII_STR_xxMARVELL_E1000		&quot;Marvell 88E1000 Gigabit PHY&quot;
+#define MII_STR_xxMARVELL_E1011		&quot;Marvell 88E1011 Gigabit PHY&quot;
+#define MII_STR_xxMARVELL_E1000_3	&quot;Marvell 88E1000 Gigabit PHY&quot;
+#define MII_STR_xxMARVELL_E1000_5	&quot;Marvell 88E1000 Gigabit PHY&quot;
+#define MII_STR_xxMARVELL_E1111		&quot;Marvell 88E1111 Gigabit PHY&quot;

Modified: haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/msk/glue.c
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/msk/glue.c	2007-11-28 18:38:34 UTC (rev 23015)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/marvell_yukon/dev/msk/glue.c	2007-11-28 22:13:48 UTC (rev 23016)
@@ -10,6 +10,7 @@
 
 HAIKU_FBSD_DRIVER_GLUE(marvell_yukon, mskc, pci)
 
+extern driver_t *DRIVER_MODULE_NAME(e1000phy, miibus);
 extern driver_t *DRIVER_MODULE_NAME(ukphy, miibus);
 
 
@@ -17,10 +18,11 @@
 __haiku_select_miibus_driver(device_t dev)
 {
 	driver_t *drivers[] = {
+		DRIVER_MODULE_NAME(e1000phy, miibus),
 		DRIVER_MODULE_NAME(ukphy, miibus)
 	};
 
-	return __haiku_probe_miibus(dev, drivers, 1);
+	return __haiku_probe_miibus(dev, drivers, 2);
 }
 
 NO_HAIKU_CHECK_DISABLE_INTERRUPTS();


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004882.html">[Haiku-commits] r23015 - haiku/trunk/src/add-ons/kernel/busses/scsi/ahci
</A></li>
	<LI>Next message: <A HREF="004879.html">[Haiku-commits] r23017 - in	haiku/trunk/src/libs/compat/freebsd_network: . compat/dev/mii
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4878">[ date ]</a>
              <a href="thread.html#4878">[ thread ]</a>
              <a href="subject.html#4878">[ subject ]</a>
              <a href="author.html#4878">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
