vendor_name = ModelSim
source_file = 1, C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/sumador8bits/sumador8bits.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/sumador8bits/db/sumador8bits.cbx.xml
design_name = sumador8bits
instance = comp, \SUM[0]~output\, SUM[0]~output, sumador8bits, 1
instance = comp, \SUM[1]~output\, SUM[1]~output, sumador8bits, 1
instance = comp, \SUM[2]~output\, SUM[2]~output, sumador8bits, 1
instance = comp, \SUM[3]~output\, SUM[3]~output, sumador8bits, 1
instance = comp, \SUM[4]~output\, SUM[4]~output, sumador8bits, 1
instance = comp, \SUM[5]~output\, SUM[5]~output, sumador8bits, 1
instance = comp, \SUM[6]~output\, SUM[6]~output, sumador8bits, 1
instance = comp, \SUM[7]~output\, SUM[7]~output, sumador8bits, 1
instance = comp, \A[0]~input\, A[0]~input, sumador8bits, 1
instance = comp, \B[0]~input\, B[0]~input, sumador8bits, 1
instance = comp, \Add0~1\, Add0~1, sumador8bits, 1
instance = comp, \B[1]~input\, B[1]~input, sumador8bits, 1
instance = comp, \A[1]~input\, A[1]~input, sumador8bits, 1
instance = comp, \Add0~5\, Add0~5, sumador8bits, 1
instance = comp, \A[2]~input\, A[2]~input, sumador8bits, 1
instance = comp, \B[2]~input\, B[2]~input, sumador8bits, 1
instance = comp, \Add0~9\, Add0~9, sumador8bits, 1
instance = comp, \A[3]~input\, A[3]~input, sumador8bits, 1
instance = comp, \B[3]~input\, B[3]~input, sumador8bits, 1
instance = comp, \Add0~13\, Add0~13, sumador8bits, 1
instance = comp, \A[4]~input\, A[4]~input, sumador8bits, 1
instance = comp, \B[4]~input\, B[4]~input, sumador8bits, 1
instance = comp, \Add0~17\, Add0~17, sumador8bits, 1
instance = comp, \B[5]~input\, B[5]~input, sumador8bits, 1
instance = comp, \A[5]~input\, A[5]~input, sumador8bits, 1
instance = comp, \Add0~21\, Add0~21, sumador8bits, 1
instance = comp, \B[6]~input\, B[6]~input, sumador8bits, 1
instance = comp, \A[6]~input\, A[6]~input, sumador8bits, 1
instance = comp, \Add0~25\, Add0~25, sumador8bits, 1
instance = comp, \A[7]~input\, A[7]~input, sumador8bits, 1
instance = comp, \B[7]~input\, B[7]~input, sumador8bits, 1
instance = comp, \Add0~29\, Add0~29, sumador8bits, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, sumador8bits, 1
