// Seed: 2251280600
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wand id_3,
    output tri id_4
);
  initial begin : LABEL_0
    wait (id_2);
  end
  wire id_6;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
  assign id_20 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1
    , id_14,
    input supply0 id_2,
    output supply1 id_3,
    input uwire id_4,
    output logic id_5,
    input supply0 id_6,
    output tri0 id_7,
    input wand id_8,
    input wire id_9,
    input wire id_10,
    input supply1 id_11,
    output wand id_12
);
  always @(-1 or negedge 1'b0) begin : LABEL_0
    assign id_14 = 1;
    if (1) if (1) id_5 <= id_8;
  end
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6,
      id_9,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
