@W: FA239 :"c:\users\phoenix136\dropbox\fpga\microsemi\absolute_value_complex\component\work\corecordic_c0\corecordic_c0_0\corecordic_c0_corecordic_c0_0_cordiclut_word.vhd":48:4:48:7|ROM arctan_1[3:0] (in view: corecordic_lib.CORECORDIC_C0_CORECORDIC_C0_0_word_cROM(gen_rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\phoenix136\dropbox\fpga\microsemi\absolute_value_complex\component\work\corecordic_c0\corecordic_c0_0\corecordic_c0_corecordic_c0_0_cordiclut_word.vhd":48:4:48:7|ROM arctan_1[3:0] (in view: corecordic_lib.CORECORDIC_C0_CORECORDIC_C0_0_word_cROM(gen_rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\absolute_value_complex\component\actel\directcore\corecordic\4.0.102\rtl\vhdl\core\cordic_kit.vhd":64:4:64:5|User-specified initial value defined for instance CORECORDIC_C0_0.CORECORDIC_C0_0.word_serial.cordic_word_0.sm_0.dly_micro_done_0.delayLine[0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\absolute_value_complex\component\actel\directcore\corecordic\4.0.102\rtl\vhdl\core\cordic_kit.vhd":115:4:115:5|User-specified initial value defined for instance CORECORDIC_C0_0.CORECORDIC_C0_0.word_serial.cordic_word_0.roundx_0.converg_rnd.kitRndEven_0.result_pipe_0.delayLine_0[8:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\absolute_value_complex\component\actel\directcore\corecordic\4.0.102\rtl\vhdl\core\cordic_kit.vhd":115:4:115:5|User-specified initial value defined for instance CORECORDIC_C0_0.CORECORDIC_C0_0.word_serial.cordic_word_0.roundx_0.converg_rnd.kitRndEven_0.inp_pipe_0.delayLine_0[8:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\absolute_value_complex\component\actel\directcore\corecordic\4.0.102\rtl\vhdl\core\cordic_kit.vhd":64:4:64:5|User-specified initial value defined for instance CORECORDIC_C0_0.CORECORDIC_C0_0.word_serial.cordic_word_0.roundx_0.converg_rnd.kitRndEven_0.roundBit_pipe_0.delayLine[0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\absolute_value_complex\component\actel\directcore\corecordic\4.0.102\rtl\vhdl\core\cordic_kit.vhd":64:4:64:5|User-specified initial value defined for instance CORECORDIC_C0_0.CORECORDIC_C0_0.word_serial.cordic_word_0.roundx_0.create_valid_bit.valid_pipe_0.delayLine[0:1] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\phoenix136\dropbox\fpga\microsemi\absolute_value_complex\component\actel\directcore\corecordic\4.0.102\rtl\vhdl\core\cordic_kit.vhd":692:4:692:5|User-specified initial value defined for instance CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.rstoi is being ignored due to limitations in architecture. 
@W: MT420 |Found inferred clock Abs_Val_Cmplx_CORDIC_sd|CLK with period 10.00ns. Please declare a user-defined clock on port CLK.
