# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VivadoKeytar.ip_user_files/bd/system/ip/system_axi_apb_bridge_0_1/sim/system_axi_apb_bridge_0_1.vhd" \
"../../../../VivadoKeytar.ip_user_files/bd/system/ip/system_proc_sys_reset_0_0/sim/system_proc_sys_reset_0_0.vhd" \

# Do not sort compile order
nosort
