<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › broadcom › bnx2x › bnx2x_fw_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>bnx2x_fw_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* bnx2x_fw_defs.h: Broadcom Everest network driver.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2007-2012 Broadcom Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef BNX2X_FW_DEFS_H</span>
<span class="cp">#define BNX2X_FW_DEFS_H</span>

<span class="cp">#define CSTORM_ASSERT_LIST_INDEX_OFFSET	(IRO[148].base)</span>
<span class="cp">#define CSTORM_ASSERT_LIST_OFFSET(assertListEntry) \</span>
<span class="cp">	(IRO[147].base + ((assertListEntry) * IRO[147].m1))</span>
<span class="cp">#define CSTORM_EVENT_RING_DATA_OFFSET(pfId) \</span>
<span class="cp">	(IRO[153].base + (((pfId)&gt;&gt;1) * IRO[153].m1) + (((pfId)&amp;1) * \</span>
<span class="cp">	IRO[153].m2))</span>
<span class="cp">#define CSTORM_EVENT_RING_PROD_OFFSET(pfId) \</span>
<span class="cp">	(IRO[154].base + (((pfId)&gt;&gt;1) * IRO[154].m1) + (((pfId)&amp;1) * \</span>
<span class="cp">	IRO[154].m2))</span>
<span class="cp">#define CSTORM_FINAL_CLEANUP_COMPLETE_OFFSET(funcId) \</span>
<span class="cp">	(IRO[159].base + ((funcId) * IRO[159].m1))</span>
<span class="cp">#define CSTORM_FUNC_EN_OFFSET(funcId) \</span>
<span class="cp">	(IRO[149].base + ((funcId) * IRO[149].m1))</span>
<span class="cp">#define CSTORM_IGU_MODE_OFFSET (IRO[157].base)</span>
<span class="cp">#define CSTORM_ISCSI_CQ_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[316].base + ((pfId) * IRO[316].m1))</span>
<span class="cp">#define CSTORM_ISCSI_CQ_SQN_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[317].base + ((pfId) * IRO[317].m1))</span>
<span class="cp">#define CSTORM_ISCSI_EQ_CONS_OFFSET(pfId, iscsiEqId) \</span>
<span class="cp">	(IRO[309].base + ((pfId) * IRO[309].m1) + ((iscsiEqId) * IRO[309].m2))</span>
<span class="cp">#define CSTORM_ISCSI_EQ_NEXT_EQE_ADDR_OFFSET(pfId, iscsiEqId) \</span>
<span class="cp">	(IRO[311].base + ((pfId) * IRO[311].m1) + ((iscsiEqId) * IRO[311].m2))</span>
<span class="cp">#define CSTORM_ISCSI_EQ_NEXT_PAGE_ADDR_OFFSET(pfId, iscsiEqId) \</span>
<span class="cp">	(IRO[310].base + ((pfId) * IRO[310].m1) + ((iscsiEqId) * IRO[310].m2))</span>
<span class="cp">#define CSTORM_ISCSI_EQ_NEXT_PAGE_ADDR_VALID_OFFSET(pfId, iscsiEqId) \</span>
<span class="cp">	(IRO[312].base + ((pfId) * IRO[312].m1) + ((iscsiEqId) * IRO[312].m2))</span>
<span class="cp">#define CSTORM_ISCSI_EQ_PROD_OFFSET(pfId, iscsiEqId) \</span>
<span class="cp">	(IRO[308].base + ((pfId) * IRO[308].m1) + ((iscsiEqId) * IRO[308].m2))</span>
<span class="cp">#define CSTORM_ISCSI_EQ_SB_INDEX_OFFSET(pfId, iscsiEqId) \</span>
<span class="cp">	(IRO[314].base + ((pfId) * IRO[314].m1) + ((iscsiEqId) * IRO[314].m2))</span>
<span class="cp">#define CSTORM_ISCSI_EQ_SB_NUM_OFFSET(pfId, iscsiEqId) \</span>
<span class="cp">	(IRO[313].base + ((pfId) * IRO[313].m1) + ((iscsiEqId) * IRO[313].m2))</span>
<span class="cp">#define CSTORM_ISCSI_HQ_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[315].base + ((pfId) * IRO[315].m1))</span>
<span class="cp">#define CSTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfId) \</span>
<span class="cp">	(IRO[307].base + ((pfId) * IRO[307].m1))</span>
<span class="cp">#define CSTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfId) \</span>
<span class="cp">	(IRO[306].base + ((pfId) * IRO[306].m1))</span>
<span class="cp">#define CSTORM_ISCSI_PAGE_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[305].base + ((pfId) * IRO[305].m1))</span>
<span class="cp">#define CSTORM_RECORD_SLOW_PATH_OFFSET(funcId) \</span>
<span class="cp">	(IRO[151].base + ((funcId) * IRO[151].m1))</span>
<span class="cp">#define CSTORM_SP_STATUS_BLOCK_DATA_OFFSET(pfId) \</span>
<span class="cp">	(IRO[142].base + ((pfId) * IRO[142].m1))</span>
<span class="cp">#define CSTORM_SP_STATUS_BLOCK_DATA_STATE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[143].base + ((pfId) * IRO[143].m1))</span>
<span class="cp">#define CSTORM_SP_STATUS_BLOCK_OFFSET(pfId) \</span>
<span class="cp">	(IRO[141].base + ((pfId) * IRO[141].m1))</span>
<span class="cp">#define CSTORM_SP_STATUS_BLOCK_SIZE (IRO[141].size)</span>
<span class="cp">#define CSTORM_SP_SYNC_BLOCK_OFFSET(pfId) \</span>
<span class="cp">	(IRO[144].base + ((pfId) * IRO[144].m1))</span>
<span class="cp">#define CSTORM_SP_SYNC_BLOCK_SIZE (IRO[144].size)</span>
<span class="cp">#define CSTORM_STATUS_BLOCK_DATA_FLAGS_OFFSET(sbId, hcIndex) \</span>
<span class="cp">	(IRO[136].base + ((sbId) * IRO[136].m1) + ((hcIndex) * IRO[136].m2))</span>
<span class="cp">#define CSTORM_STATUS_BLOCK_DATA_OFFSET(sbId) \</span>
<span class="cp">	(IRO[133].base + ((sbId) * IRO[133].m1))</span>
<span class="cp">#define CSTORM_STATUS_BLOCK_DATA_STATE_OFFSET(sbId) \</span>
<span class="cp">	(IRO[134].base + ((sbId) * IRO[134].m1))</span>
<span class="cp">#define CSTORM_STATUS_BLOCK_DATA_TIMEOUT_OFFSET(sbId, hcIndex) \</span>
<span class="cp">	(IRO[135].base + ((sbId) * IRO[135].m1) + ((hcIndex) * IRO[135].m2))</span>
<span class="cp">#define CSTORM_STATUS_BLOCK_OFFSET(sbId) \</span>
<span class="cp">	(IRO[132].base + ((sbId) * IRO[132].m1))</span>
<span class="cp">#define CSTORM_STATUS_BLOCK_SIZE (IRO[132].size)</span>
<span class="cp">#define CSTORM_SYNC_BLOCK_OFFSET(sbId) \</span>
<span class="cp">	(IRO[137].base + ((sbId) * IRO[137].m1))</span>
<span class="cp">#define CSTORM_SYNC_BLOCK_SIZE (IRO[137].size)</span>
<span class="cp">#define CSTORM_VF_PF_CHANNEL_STATE_OFFSET(vfId) \</span>
<span class="cp">	(IRO[155].base + ((vfId) * IRO[155].m1))</span>
<span class="cp">#define CSTORM_VF_PF_CHANNEL_VALID_OFFSET(vfId) \</span>
<span class="cp">	(IRO[156].base + ((vfId) * IRO[156].m1))</span>
<span class="cp">#define CSTORM_VF_TO_PF_OFFSET(funcId) \</span>
<span class="cp">	(IRO[150].base + ((funcId) * IRO[150].m1))</span>
<span class="cp">#define TSTORM_ACCEPT_CLASSIFY_FAILED_OFFSET (IRO[204].base)</span>
<span class="cp">#define TSTORM_APPROXIMATE_MATCH_MULTICAST_FILTERING_OFFSET(pfId) \</span>
<span class="cp">	(IRO[203].base + ((pfId) * IRO[203].m1))</span>
<span class="cp">#define TSTORM_ASSERT_LIST_INDEX_OFFSET	(IRO[102].base)</span>
<span class="cp">#define TSTORM_ASSERT_LIST_OFFSET(assertListEntry) \</span>
<span class="cp">	(IRO[101].base + ((assertListEntry) * IRO[101].m1))</span>
<span class="cp">#define TSTORM_COMMON_SAFC_WORKAROUND_ENABLE_OFFSET (IRO[107].base)</span>
<span class="cp">#define TSTORM_COMMON_SAFC_WORKAROUND_TIMEOUT_10USEC_OFFSET \</span>
<span class="cp">	(IRO[108].base)</span>
<span class="cp">#define TSTORM_FUNCTION_COMMON_CONFIG_OFFSET(pfId) \</span>
<span class="cp">	(IRO[201].base + ((pfId) * IRO[201].m1))</span>
<span class="cp">#define TSTORM_FUNC_EN_OFFSET(funcId) \</span>
<span class="cp">	(IRO[103].base + ((funcId) * IRO[103].m1))</span>
<span class="cp">#define TSTORM_ISCSI_ERROR_BITMAP_OFFSET(pfId) \</span>
<span class="cp">	(IRO[272].base + ((pfId) * IRO[272].m1))</span>
<span class="cp">#define TSTORM_ISCSI_L2_ISCSI_OOO_CID_TABLE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[273].base + ((pfId) * IRO[273].m1))</span>
<span class="cp">#define TSTORM_ISCSI_L2_ISCSI_OOO_CLIENT_ID_TABLE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[274].base + ((pfId) * IRO[274].m1))</span>
<span class="cp">#define TSTORM_ISCSI_L2_ISCSI_OOO_PROD_OFFSET(pfId) \</span>
<span class="cp">	(IRO[275].base + ((pfId) * IRO[275].m1))</span>
<span class="cp">#define TSTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfId) \</span>
<span class="cp">	(IRO[271].base + ((pfId) * IRO[271].m1))</span>
<span class="cp">#define TSTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfId) \</span>
<span class="cp">	(IRO[270].base + ((pfId) * IRO[270].m1))</span>
<span class="cp">#define TSTORM_ISCSI_PAGE_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[269].base + ((pfId) * IRO[269].m1))</span>
<span class="cp">#define TSTORM_ISCSI_RQ_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[268].base + ((pfId) * IRO[268].m1))</span>
<span class="cp">#define TSTORM_ISCSI_TCP_LOCAL_ADV_WND_OFFSET(pfId) \</span>
<span class="cp">	(IRO[277].base + ((pfId) * IRO[277].m1))</span>
<span class="cp">#define TSTORM_ISCSI_TCP_VARS_FLAGS_OFFSET(pfId) \</span>
<span class="cp">	(IRO[264].base + ((pfId) * IRO[264].m1))</span>
<span class="cp">#define TSTORM_ISCSI_TCP_VARS_LSB_LOCAL_MAC_ADDR_OFFSET(pfId) \</span>
<span class="cp">	(IRO[265].base + ((pfId) * IRO[265].m1))</span>
<span class="cp">#define TSTORM_ISCSI_TCP_VARS_MID_LOCAL_MAC_ADDR_OFFSET(pfId) \</span>
<span class="cp">	(IRO[266].base + ((pfId) * IRO[266].m1))</span>
<span class="cp">#define TSTORM_ISCSI_TCP_VARS_MSB_LOCAL_MAC_ADDR_OFFSET(pfId) \</span>
<span class="cp">	(IRO[267].base + ((pfId) * IRO[267].m1))</span>
<span class="cp">#define TSTORM_MAC_FILTER_CONFIG_OFFSET(pfId) \</span>
<span class="cp">	(IRO[202].base + ((pfId) * IRO[202].m1))</span>
<span class="cp">#define TSTORM_RECORD_SLOW_PATH_OFFSET(funcId) \</span>
<span class="cp">	(IRO[105].base + ((funcId) * IRO[105].m1))</span>
<span class="cp">#define TSTORM_TCP_MAX_CWND_OFFSET(pfId) \</span>
<span class="cp">	(IRO[217].base + ((pfId) * IRO[217].m1))</span>
<span class="cp">#define TSTORM_VF_TO_PF_OFFSET(funcId) \</span>
<span class="cp">	(IRO[104].base + ((funcId) * IRO[104].m1))</span>
<span class="cp">#define USTORM_AGG_DATA_OFFSET (IRO[206].base)</span>
<span class="cp">#define USTORM_AGG_DATA_SIZE (IRO[206].size)</span>
<span class="cp">#define USTORM_ASSERT_LIST_INDEX_OFFSET	(IRO[177].base)</span>
<span class="cp">#define USTORM_ASSERT_LIST_OFFSET(assertListEntry) \</span>
<span class="cp">	(IRO[176].base + ((assertListEntry) * IRO[176].m1))</span>
<span class="cp">#define USTORM_CQE_PAGE_NEXT_OFFSET(portId, clientId) \</span>
<span class="cp">	(IRO[205].base + ((portId) * IRO[205].m1) + ((clientId) * \</span>
<span class="cp">	IRO[205].m2))</span>
<span class="cp">#define USTORM_ETH_PAUSE_ENABLED_OFFSET(portId) \</span>
<span class="cp">	(IRO[183].base + ((portId) * IRO[183].m1))</span>
<span class="cp">#define USTORM_FCOE_EQ_PROD_OFFSET(pfId) \</span>
<span class="cp">	(IRO[318].base + ((pfId) * IRO[318].m1))</span>
<span class="cp">#define USTORM_FUNC_EN_OFFSET(funcId) \</span>
<span class="cp">	(IRO[178].base + ((funcId) * IRO[178].m1))</span>
<span class="cp">#define USTORM_ISCSI_CQ_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[282].base + ((pfId) * IRO[282].m1))</span>
<span class="cp">#define USTORM_ISCSI_CQ_SQN_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[283].base + ((pfId) * IRO[283].m1))</span>
<span class="cp">#define USTORM_ISCSI_ERROR_BITMAP_OFFSET(pfId) \</span>
<span class="cp">	(IRO[287].base + ((pfId) * IRO[287].m1))</span>
<span class="cp">#define USTORM_ISCSI_GLOBAL_BUF_PHYS_ADDR_OFFSET(pfId) \</span>
<span class="cp">	(IRO[284].base + ((pfId) * IRO[284].m1))</span>
<span class="cp">#define USTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfId) \</span>
<span class="cp">	(IRO[280].base + ((pfId) * IRO[280].m1))</span>
<span class="cp">#define USTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfId) \</span>
<span class="cp">	(IRO[279].base + ((pfId) * IRO[279].m1))</span>
<span class="cp">#define USTORM_ISCSI_PAGE_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[278].base + ((pfId) * IRO[278].m1))</span>
<span class="cp">#define USTORM_ISCSI_R2TQ_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[281].base + ((pfId) * IRO[281].m1))</span>
<span class="cp">#define USTORM_ISCSI_RQ_BUFFER_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[285].base + ((pfId) * IRO[285].m1))</span>
<span class="cp">#define USTORM_ISCSI_RQ_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[286].base + ((pfId) * IRO[286].m1))</span>
<span class="cp">#define USTORM_MEM_WORKAROUND_ADDRESS_OFFSET(pfId) \</span>
<span class="cp">	(IRO[182].base + ((pfId) * IRO[182].m1))</span>
<span class="cp">#define USTORM_RECORD_SLOW_PATH_OFFSET(funcId) \</span>
<span class="cp">	(IRO[180].base + ((funcId) * IRO[180].m1))</span>
<span class="cp">#define USTORM_RX_PRODS_E1X_OFFSET(portId, clientId) \</span>
<span class="cp">	(IRO[209].base + ((portId) * IRO[209].m1) + ((clientId) * \</span>
<span class="cp">	IRO[209].m2))</span>
<span class="cp">#define USTORM_RX_PRODS_E2_OFFSET(qzoneId) \</span>
<span class="cp">	(IRO[210].base + ((qzoneId) * IRO[210].m1))</span>
<span class="cp">#define USTORM_TPA_BTR_OFFSET (IRO[207].base)</span>
<span class="cp">#define USTORM_TPA_BTR_SIZE (IRO[207].size)</span>
<span class="cp">#define USTORM_VF_TO_PF_OFFSET(funcId) \</span>
<span class="cp">	(IRO[179].base + ((funcId) * IRO[179].m1))</span>
<span class="cp">#define XSTORM_AGG_INT_FINAL_CLEANUP_COMP_TYPE (IRO[67].base)</span>
<span class="cp">#define XSTORM_AGG_INT_FINAL_CLEANUP_INDEX (IRO[66].base)</span>
<span class="cp">#define XSTORM_ASSERT_LIST_INDEX_OFFSET	(IRO[51].base)</span>
<span class="cp">#define XSTORM_ASSERT_LIST_OFFSET(assertListEntry) \</span>
<span class="cp">	(IRO[50].base + ((assertListEntry) * IRO[50].m1))</span>
<span class="cp">#define XSTORM_CMNG_PER_PORT_VARS_OFFSET(portId) \</span>
<span class="cp">	(IRO[43].base + ((portId) * IRO[43].m1))</span>
<span class="cp">#define XSTORM_FAIRNESS_PER_VN_VARS_OFFSET(pfId) \</span>
<span class="cp">	(IRO[45].base + ((pfId) * IRO[45].m1))</span>
<span class="cp">#define XSTORM_FUNC_EN_OFFSET(funcId) \</span>
<span class="cp">	(IRO[47].base + ((funcId) * IRO[47].m1))</span>
<span class="cp">#define XSTORM_ISCSI_HQ_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[295].base + ((pfId) * IRO[295].m1))</span>
<span class="cp">#define XSTORM_ISCSI_LOCAL_MAC_ADDR0_OFFSET(pfId) \</span>
<span class="cp">	(IRO[298].base + ((pfId) * IRO[298].m1))</span>
<span class="cp">#define XSTORM_ISCSI_LOCAL_MAC_ADDR1_OFFSET(pfId) \</span>
<span class="cp">	(IRO[299].base + ((pfId) * IRO[299].m1))</span>
<span class="cp">#define XSTORM_ISCSI_LOCAL_MAC_ADDR2_OFFSET(pfId) \</span>
<span class="cp">	(IRO[300].base + ((pfId) * IRO[300].m1))</span>
<span class="cp">#define XSTORM_ISCSI_LOCAL_MAC_ADDR3_OFFSET(pfId) \</span>
<span class="cp">	(IRO[301].base + ((pfId) * IRO[301].m1))</span>
<span class="cp">#define XSTORM_ISCSI_LOCAL_MAC_ADDR4_OFFSET(pfId) \</span>
<span class="cp">	(IRO[302].base + ((pfId) * IRO[302].m1))</span>
<span class="cp">#define XSTORM_ISCSI_LOCAL_MAC_ADDR5_OFFSET(pfId) \</span>
<span class="cp">	(IRO[303].base + ((pfId) * IRO[303].m1))</span>
<span class="cp">#define XSTORM_ISCSI_LOCAL_VLAN_OFFSET(pfId) \</span>
<span class="cp">	(IRO[304].base + ((pfId) * IRO[304].m1))</span>
<span class="cp">#define XSTORM_ISCSI_NUM_OF_TASKS_OFFSET(pfId) \</span>
<span class="cp">	(IRO[294].base + ((pfId) * IRO[294].m1))</span>
<span class="cp">#define XSTORM_ISCSI_PAGE_SIZE_LOG_OFFSET(pfId) \</span>
<span class="cp">	(IRO[293].base + ((pfId) * IRO[293].m1))</span>
<span class="cp">#define XSTORM_ISCSI_PAGE_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[292].base + ((pfId) * IRO[292].m1))</span>
<span class="cp">#define XSTORM_ISCSI_R2TQ_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[297].base + ((pfId) * IRO[297].m1))</span>
<span class="cp">#define XSTORM_ISCSI_SQ_SIZE_OFFSET(pfId) \</span>
<span class="cp">	(IRO[296].base + ((pfId) * IRO[296].m1))</span>
<span class="cp">#define XSTORM_ISCSI_TCP_VARS_ADV_WND_SCL_OFFSET(pfId) \</span>
<span class="cp">	(IRO[291].base + ((pfId) * IRO[291].m1))</span>
<span class="cp">#define XSTORM_ISCSI_TCP_VARS_FLAGS_OFFSET(pfId) \</span>
<span class="cp">	(IRO[290].base + ((pfId) * IRO[290].m1))</span>
<span class="cp">#define XSTORM_ISCSI_TCP_VARS_TOS_OFFSET(pfId) \</span>
<span class="cp">	(IRO[289].base + ((pfId) * IRO[289].m1))</span>
<span class="cp">#define XSTORM_ISCSI_TCP_VARS_TTL_OFFSET(pfId) \</span>
<span class="cp">	(IRO[288].base + ((pfId) * IRO[288].m1))</span>
<span class="cp">#define XSTORM_RATE_SHAPING_PER_VN_VARS_OFFSET(pfId) \</span>
<span class="cp">	(IRO[44].base + ((pfId) * IRO[44].m1))</span>
<span class="cp">#define XSTORM_RECORD_SLOW_PATH_OFFSET(funcId) \</span>
<span class="cp">	(IRO[49].base + ((funcId) * IRO[49].m1))</span>
<span class="cp">#define XSTORM_SPQ_DATA_OFFSET(funcId) \</span>
<span class="cp">	(IRO[32].base + ((funcId) * IRO[32].m1))</span>
<span class="cp">#define XSTORM_SPQ_DATA_SIZE (IRO[32].size)</span>
<span class="cp">#define XSTORM_SPQ_PAGE_BASE_OFFSET(funcId) \</span>
<span class="cp">	(IRO[30].base + ((funcId) * IRO[30].m1))</span>
<span class="cp">#define XSTORM_SPQ_PROD_OFFSET(funcId) \</span>
<span class="cp">	(IRO[31].base + ((funcId) * IRO[31].m1))</span>
<span class="cp">#define XSTORM_TCP_GLOBAL_DEL_ACK_COUNTER_ENABLED_OFFSET(portId) \</span>
<span class="cp">	(IRO[211].base + ((portId) * IRO[211].m1))</span>
<span class="cp">#define XSTORM_TCP_GLOBAL_DEL_ACK_COUNTER_MAX_COUNT_OFFSET(portId) \</span>
<span class="cp">	(IRO[212].base + ((portId) * IRO[212].m1))</span>
<span class="cp">#define XSTORM_TCP_TX_SWS_TIMER_VAL_OFFSET(pfId) \</span>
<span class="cp">	(IRO[214].base + (((pfId)&gt;&gt;1) * IRO[214].m1) + (((pfId)&amp;1) * \</span>
<span class="cp">	IRO[214].m2))</span>
<span class="cp">#define XSTORM_VF_TO_PF_OFFSET(funcId) \</span>
<span class="cp">	(IRO[48].base + ((funcId) * IRO[48].m1))</span>
<span class="cp">#define COMMON_ASM_INVALID_ASSERT_OPCODE 0x0</span>

<span class="cm">/* Ethernet Ring parameters */</span>
<span class="cp">#define X_ETH_LOCAL_RING_SIZE 13</span>
<span class="cp">#define FIRST_BD_IN_PKT	0</span>
<span class="cp">#define PARSE_BD_INDEX 1</span>
<span class="cp">#define NUM_OF_ETH_BDS_IN_PAGE ((PAGE_SIZE)/(STRUCT_SIZE(eth_tx_bd)/8))</span>
<span class="cp">#define U_ETH_NUM_OF_SGES_TO_FETCH 8</span>
<span class="cp">#define U_ETH_MAX_SGES_FOR_PACKET 3</span>

<span class="cm">/* Rx ring params */</span>
<span class="cp">#define U_ETH_LOCAL_BD_RING_SIZE 8</span>
<span class="cp">#define U_ETH_LOCAL_SGE_RING_SIZE 10</span>
<span class="cp">#define U_ETH_SGL_SIZE 8</span>
	<span class="cm">/* The fw will padd the buffer with this value, so the IP header \</span>
<span class="cm">	will be align to 4 Byte */</span>
<span class="cp">#define IP_HEADER_ALIGNMENT_PADDING 2</span>

<span class="cp">#define U_ETH_SGES_PER_PAGE_INVERSE_MASK \</span>
<span class="cp">	(0xFFFF - ((PAGE_SIZE/((STRUCT_SIZE(eth_rx_sge))/8))-1))</span>

<span class="cp">#define TU_ETH_CQES_PER_PAGE (PAGE_SIZE/(STRUCT_SIZE(eth_rx_cqe)/8))</span>
<span class="cp">#define U_ETH_BDS_PER_PAGE (PAGE_SIZE/(STRUCT_SIZE(eth_rx_bd)/8))</span>
<span class="cp">#define U_ETH_SGES_PER_PAGE (PAGE_SIZE/(STRUCT_SIZE(eth_rx_sge)/8))</span>

<span class="cp">#define U_ETH_BDS_PER_PAGE_MASK	(U_ETH_BDS_PER_PAGE-1)</span>
<span class="cp">#define U_ETH_CQE_PER_PAGE_MASK	(TU_ETH_CQES_PER_PAGE-1)</span>
<span class="cp">#define U_ETH_SGES_PER_PAGE_MASK (U_ETH_SGES_PER_PAGE-1)</span>

<span class="cp">#define U_ETH_UNDEFINED_Q 0xFF</span>

<span class="cp">#define T_ETH_INDIRECTION_TABLE_SIZE 128</span>
<span class="cp">#define T_ETH_RSS_KEY 10</span>
<span class="cp">#define ETH_NUM_OF_RSS_ENGINES_E2 72</span>

<span class="cp">#define FILTER_RULES_COUNT 16</span>
<span class="cp">#define MULTICAST_RULES_COUNT 16</span>
<span class="cp">#define CLASSIFY_RULES_COUNT 16</span>

<span class="cm">/*The CRC32 seed, that is used for the hash(reduction) multicast address */</span>
<span class="cp">#define ETH_CRC32_HASH_SEED 0x00000000</span>

<span class="cp">#define ETH_CRC32_HASH_BIT_SIZE	(8)</span>
<span class="cp">#define ETH_CRC32_HASH_MASK EVAL((1&lt;&lt;ETH_CRC32_HASH_BIT_SIZE)-1)</span>

<span class="cm">/* Maximal L2 clients supported */</span>
<span class="cp">#define ETH_MAX_RX_CLIENTS_E1 18</span>
<span class="cp">#define ETH_MAX_RX_CLIENTS_E1H 28</span>
<span class="cp">#define ETH_MAX_RX_CLIENTS_E2 152</span>

<span class="cm">/* Maximal statistics client Ids */</span>
<span class="cp">#define MAX_STAT_COUNTER_ID_E1 36</span>
<span class="cp">#define MAX_STAT_COUNTER_ID_E1H	56</span>
<span class="cp">#define MAX_STAT_COUNTER_ID_E2 140</span>

<span class="cp">#define MAX_MAC_CREDIT_E1 192 </span><span class="cm">/* Per Chip */</span><span class="cp"></span>
<span class="cp">#define MAX_MAC_CREDIT_E1H 256 </span><span class="cm">/* Per Chip */</span><span class="cp"></span>
<span class="cp">#define MAX_MAC_CREDIT_E2 272 </span><span class="cm">/* Per Path */</span><span class="cp"></span>
<span class="cp">#define MAX_VLAN_CREDIT_E1 0 </span><span class="cm">/* Per Chip */</span><span class="cp"></span>
<span class="cp">#define MAX_VLAN_CREDIT_E1H 0 </span><span class="cm">/* Per Chip */</span><span class="cp"></span>
<span class="cp">#define MAX_VLAN_CREDIT_E2 272 </span><span class="cm">/* Per Path */</span><span class="cp"></span>


<span class="cm">/* Maximal aggregation queues supported */</span>
<span class="cp">#define ETH_MAX_AGGREGATION_QUEUES_E1 32</span>
<span class="cp">#define ETH_MAX_AGGREGATION_QUEUES_E1H_E2 64</span>


<span class="cp">#define ETH_NUM_OF_MCAST_BINS 256</span>
<span class="cp">#define ETH_NUM_OF_MCAST_ENGINES_E2 72</span>

<span class="cp">#define ETH_MIN_RX_CQES_WITHOUT_TPA (MAX_RAMRODS_PER_PORT + 3)</span>
<span class="cp">#define ETH_MIN_RX_CQES_WITH_TPA_E1 \</span>
<span class="cp">	(ETH_MAX_AGGREGATION_QUEUES_E1 + ETH_MIN_RX_CQES_WITHOUT_TPA)</span>
<span class="cp">#define ETH_MIN_RX_CQES_WITH_TPA_E1H_E2 \</span>
<span class="cp">	(ETH_MAX_AGGREGATION_QUEUES_E1H_E2 + ETH_MIN_RX_CQES_WITHOUT_TPA)</span>

<span class="cp">#define DISABLE_STATISTIC_COUNTER_ID_VALUE 0</span>


<span class="cm">/**</span>
<span class="cm"> * This file defines HSI constants common to all microcode flows</span>
<span class="cm"> */</span>

<span class="cp">#define PROTOCOL_STATE_BIT_OFFSET 6</span>

<span class="cp">#define ETH_STATE (ETH_CONNECTION_TYPE &lt;&lt; PROTOCOL_STATE_BIT_OFFSET)</span>
<span class="cp">#define TOE_STATE (TOE_CONNECTION_TYPE &lt;&lt; PROTOCOL_STATE_BIT_OFFSET)</span>
<span class="cp">#define RDMA_STATE (RDMA_CONNECTION_TYPE &lt;&lt; PROTOCOL_STATE_BIT_OFFSET)</span>

<span class="cm">/* microcode fixed page page size 4K (chains and ring segments) */</span>
<span class="cp">#define MC_PAGE_SIZE 4096</span>

<span class="cm">/* Number of indices per slow-path SB */</span>
<span class="cp">#define HC_SP_SB_MAX_INDICES 16</span>

<span class="cm">/* Number of indices per SB */</span>
<span class="cp">#define HC_SB_MAX_INDICES_E1X 8</span>
<span class="cp">#define HC_SB_MAX_INDICES_E2 8</span>

<span class="cp">#define HC_SB_MAX_SB_E1X 32</span>
<span class="cp">#define HC_SB_MAX_SB_E2	136</span>

<span class="cp">#define HC_SP_SB_ID 0xde</span>

<span class="cp">#define HC_SB_MAX_SM 2</span>

<span class="cp">#define HC_SB_MAX_DYNAMIC_INDICES 4</span>

<span class="cm">/* max number of slow path commands per port */</span>
<span class="cp">#define MAX_RAMRODS_PER_PORT 8</span>


<span class="cm">/**** DEFINES FOR TIMERS/CLOCKS RESOLUTIONS ****/</span>

<span class="cp">#define TIMERS_TICK_SIZE_CHIP (1e-3)</span>

<span class="cp">#define TSEMI_CLK1_RESUL_CHIP (1e-3)</span>

<span class="cp">#define XSEMI_CLK1_RESUL_CHIP (1e-3)</span>

<span class="cp">#define SDM_TIMER_TICK_RESUL_CHIP (4 * (1e-6))</span>

<span class="cm">/**** END DEFINES FOR TIMERS/CLOCKS RESOLUTIONS ****/</span>

<span class="cp">#define XSTORM_IP_ID_ROLL_HALF 0x8000</span>
<span class="cp">#define XSTORM_IP_ID_ROLL_ALL 0</span>

<span class="cp">#define FW_LOG_LIST_SIZE 50</span>

<span class="cp">#define NUM_OF_SAFC_BITS 16</span>
<span class="cp">#define MAX_COS_NUMBER 4</span>
<span class="cp">#define MAX_TRAFFIC_TYPES 8</span>
<span class="cp">#define MAX_PFC_PRIORITIES 8</span>

	<span class="cm">/* used by array traffic_type_to_priority[] to mark traffic type \</span>
<span class="cm">	that is not mapped to priority*/</span>
<span class="cp">#define LLFC_TRAFFIC_TYPE_TO_PRIORITY_UNMAPPED 0xFF</span>


<span class="cp">#define C_ERES_PER_PAGE \</span>
<span class="cp">	(PAGE_SIZE / BITS_TO_BYTES(STRUCT_SIZE(event_ring_elem)))</span>
<span class="cp">#define C_ERE_PER_PAGE_MASK (C_ERES_PER_PAGE - 1)</span>

<span class="cp">#define STATS_QUERY_CMD_COUNT 16</span>

<span class="cp">#define AFEX_LIST_TABLE_SIZE 4096</span>

<span class="cp">#define INVALID_VNIC_ID	0xFF</span>


<span class="cp">#define UNDEF_IRO 0x80000000</span>


<span class="cp">#endif </span><span class="cm">/* BNX2X_FW_DEFS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
