

================================================================
== Vitis HLS Report for 'implement_Pipeline_VITIS_LOOP_238_2'
================================================================
* Date:           Sun May  5 21:31:02 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.537 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.665 ns|  16.665 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_238_2  |        3|        3|         1|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       18|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       14|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       27|     -|
|Register             |        -|      -|        4|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        4|       59|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_7_2_64_1_1_U290  |sparsemux_7_2_64_1_1  |        0|   0|  0|  14|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  14|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln238_fu_106_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln238_fu_100_p2  |      icmp|   0|  0|   9|           2|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  18|           4|           3|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    2|          4|
    |i_fu_44               |   9|          2|    2|          4|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    5|         10|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_44      |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_238_2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_238_2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_238_2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_238_2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_238_2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_238_2|  return value|
|pcVals                    |   in|   64|     ap_none|                               pcVals|        scalar|
|pcVals_1                  |   in|   64|     ap_none|                             pcVals_1|        scalar|
|pcVals_2                  |   in|   64|     ap_none|                             pcVals_2|        scalar|
|this_m_pcVals_0_address0  |  out|    2|   ap_memory|                      this_m_pcVals_0|         array|
|this_m_pcVals_0_ce0       |  out|    1|   ap_memory|                      this_m_pcVals_0|         array|
|this_m_pcVals_0_we0       |  out|    1|   ap_memory|                      this_m_pcVals_0|         array|
|this_m_pcVals_0_d0        |  out|   64|   ap_memory|                      this_m_pcVals_0|         array|
|this_m_pcVals_1_address0  |  out|    2|   ap_memory|                      this_m_pcVals_1|         array|
|this_m_pcVals_1_ce0       |  out|    1|   ap_memory|                      this_m_pcVals_1|         array|
|this_m_pcVals_1_we0       |  out|    1|   ap_memory|                      this_m_pcVals_1|         array|
|this_m_pcVals_1_d0        |  out|   64|   ap_memory|                      this_m_pcVals_1|         array|
+--------------------------+-----+-----+------------+-------------------------------------+--------------+

