# This is your sidebar TOC. The sidebar code loops through sections here and provides the appropriate formatting.

entries:
- title: Sidebar
  product: SpinalHDL documentation
  version: v0.10.0
  folders:
  - title: About SpinalHDL
    output: web
    folderitems:
    - title: Introduction
      url: /
      output: web

    - title: SpinalHDL users
      url: /users
      output: web

  - title: Getting Started
    output: web
    folderitems:
    - title: Installation
      url: /spinal_getting_started/
      output: web

    - title: Presentation (PDF)
      url: /presentation/
      output: web

  - title: Scala guide
    output: web
    folderitems:

    - title: Introduction
      url: /scala/introduction/
      output: web

    - title: Basics
      url: /scala/basics/
      output: web

    - title: Coding conventions
      url: /scala/coding_conventions/
      output: web

  - title: Built-in types
    output: web
    folderitems:

    - title: Boolean (Bool)
      url: /spinal/core/types/Bool
      output: web

    - title: Bit Vector (Bits)
      url: /spinal/core/types/Bits
      output: web

    - title: Integer (UInt and SInt)
      url: /spinal/core/types/Int
      output: web

    - title: Fixed Point (UFix and SFix)
      url: /spinal/core/types/Fix
      output: web

    - title: Enumeration (Enum)
      url: /spinal/core/types/Enum
      output: web

    - title: Bundle (Bundle)
      url: /spinal/core/types/Bundle
      output: web

    - title: Vector (Vec)
      url: /spinal/core/types/Vector
      output: web

  - title: Structuring a design
    output: web
    folderitems:
    - title: Components and hierarchy
      url: /spinal/core/components_hierarchy/
      output: web

    - title: Area
      url: /spinal/core/area/
      output: web

    - title: Function
      url: /spinal/core/function/
      output: web

    - title: Clock domains
      url: /spinal/core/clock_domain/
      output: web

    - title: Instanciate VHDL and Verilog IP
      url: /spinal/core/blackbox/
      output: web

  - title: Combinational logic
    output: web
    folderitems:
    - title: Assignements
      url: /spinal/core/assignements/
      output: web

    - title: When / Switch / Mux
      url: /spinal/core/when_switch/
      output: web



  - title: Sequential logic
    output: web
    folderitems:
    - title: Registers
      url: /spinal/core/registers/
      output: web

    - title: RAM / ROM
      url: /spinal/core/memory/
      output: web

  - title: Other language features
    output: web
    folderitems:
    - title: Introduction
      url: /spinal/core/introduction/
      output: web

    - title: Helper functions
      url: /spinal/core/utils/
      output: web

    - title: Assertions
      url: /spinal/core/assertion/
      output: web

    - title: VHDL and Verilog generation
      url: /spinal/core/vhdl_generation/
      output: web

  - title: Libraries
    output: web
    folderitems:

      - title: Introduction
        url: /spinal/lib/introduction/
        output: web

      - title: Utils
        url: /spinal/lib/utils/
        output: web

      - title: Stream
        url: /spinal/lib/stream/
        output: web

      - title: Flow
        url: /spinal/lib/flow/
        output: web

      - title: Fragment
        url: /spinal/lib/fragment/
        output: web

      - title: State machine
        url: /spinal/lib/fsm/
        output: web

      - title: RISCV CPU
        url: /spinal/lib/riscv/
        output: web


        subfolders:
          - title: Pinsec SoC
            output: web
            subfolderitems:
            - title: Introduction
              url: /spinal/lib/pinsec/introduction/
              output: web

            - title: Hardware
              url: /spinal/lib/pinsec/hardware/
              output: web

            - title: Software
              url: /spinal/lib/pinsec/software/
              output: web


  - title: Examples
    output: web
    folderitems:

      - title: Introduction
        url: /spinal/examples/introduction/
        output: web

      - title: Simple ones
        url: /spinal/examples/simple_ones/
        output: web

      - title: VGA
        url: /spinal/examples/vga/
        output: web

      - title: UART
        url: /spinal/examples/uart/
        output: web

      - title: Memory mapped UART
        url: /spinal/examples/memory_mapped_uart/
        output: web

      - title: JTAG TAP
        url: /spinal/examples/jtag/
        output: web

      - title: SoC toplevel (Pinsec)
        url: /spinal/lib/pinsec/hardware_toplevel/
        output: web


  - title: Developers area
    output: web
    folderitems:

    - title: Types
      url: /spinal/core/types/
      output: web

    - title: Bus Slave Factory
      url: /spinal/lib/bus_slave_factory/
      output: web

#  - title: Bus
#    output: web
#    folderitems:
#    - title: Index
#      url: /spinal/bus/index/
#      output: web
#
#      subfolders:
#      - title: Avalon
#        output: web
#        subfolderitems:
#
#        - title: AvalonMM
#          url: /spinal/bus/avalon/avalonmm/
#          output: web
#
#      - title: AMBA3
#        output: web
#        subfolderitems:
#
#        - title: APB3
#          url: /spinal/bus/amba3/apb3/
#          output: web
#
#      - title: AMBA4
#        output: web
#        subfolderitems:
#
#        - title: AXILITE-3
#          url: /spinal/bus/amba4/axilite3/
#          output: web
