Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: beepDri.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "beepDri.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "beepDri"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : beepDri
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "seg_sym_sub.v" in library work
Compiling verilog file "freDiv.v" in library work
Module <seg_sym_sub> compiled
Compiling verilog file "beepDri.v" in library work
Module <freDiv> compiled
Module <beepDri> compiled
No errors in compilation
Analysis of file <"beepDri.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <beepDri> in library <work> with parameters.
	wide = "00000000000000000000000000001111"

Analyzing hierarchy for module <freDiv> in library <work>.

Analyzing hierarchy for module <seg_sym_sub> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <beepDri>.
	wide = 32'sb00000000000000000000000000001111
Module <beepDri> is correct for synthesis.
 
Analyzing module <freDiv> in library <work>.
Module <freDiv> is correct for synthesis.
 
Analyzing module <seg_sym_sub> in library <work>.
Module <seg_sym_sub> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <freDiv>.
    Related source file is "freDiv.v".
    Found 1-bit register for signal <CLK_05>.
    Found 1-bit register for signal <CLK_50>.
    Found 1-bit register for signal <CLK_500>.
    Found 1-bit register for signal <CLK_5M>.
    Found 1-bit register for signal <CLK_1>.
    Found 1-bit register for signal <CLK_5>.
    Found 4-bit up counter for signal <cnt1>.
    Found 17-bit up counter for signal <cnt2>.
    Found 20-bit up counter for signal <cnt3>.
    Found 24-bit up counter for signal <cnt4>.
    Found 26-bit up counter for signal <cnt5>.
    Found 28-bit up counter for signal <cnt6>.
    Summary:
	inferred   6 Counter(s).
	inferred   6 D-type flip-flop(s).
Unit <freDiv> synthesized.


Synthesizing Unit <seg_sym_sub>.
    Related source file is "seg_sym_sub.v".
    Found 8x7-bit ROM for signal <s_to_d$mux0000> created at line 29.
    Found 7-bit register for signal <s_to_d>.
    Summary:
	inferred   1 ROM(s).
	inferred   7 D-type flip-flop(s).
Unit <seg_sym_sub> synthesized.


Synthesizing Unit <beepDri>.
    Related source file is "beepDri.v".
WARNING:Xst:646 - Signal <CLK_50> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLK_05> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 7-bit latch for signal <dig>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 256x15-bit ROM for signal <origin$mux0000> created at line 233.
    Found 4-bit register for signal <lit>.
    Found 1-bit register for signal <speaker>.
    Found 1-bit register for signal <carrier>.
    Found 8-bit up counter for signal <cnt>.
    Found 2-bit up counter for signal <count>.
    Found 4-bit register for signal <count_dig>.
    Found 15-bit up counter for signal <drive>.
    Found 4-bit adder for signal <old_count_dig_1$addsub0000> created at line 158.
    Found 15-bit register for signal <origin>.
    Found 3-bit up counter for signal <state1>.
    Found 3-bit up counter for signal <state2>.
    Found 3-bit up counter for signal <state3>.
    Found 3-bit up counter for signal <state4>.
    Summary:
	inferred   1 ROM(s).
	inferred   7 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <beepDri> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 256x15-bit ROM                                        : 1
 8x7-bit ROM                                           : 4
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 13
 15-bit up counter                                     : 1
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 26-bit up counter                                     : 1
 28-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 15
 1-bit register                                        : 8
 15-bit register                                       : 1
 4-bit register                                        : 2
 7-bit register                                        : 4
# Latches                                              : 1
 7-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 6.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 5.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 4.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 3.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 2.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 1.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <s_to_d_1> of sequential type is unconnected in block <d1>.
WARNING:Xst:2677 - Node <s_to_d_2> of sequential type is unconnected in block <d1>.
WARNING:Xst:2677 - Node <s_to_d_3> of sequential type is unconnected in block <d1>.
WARNING:Xst:2677 - Node <s_to_d_4> of sequential type is unconnected in block <d1>.
WARNING:Xst:2677 - Node <s_to_d_5> of sequential type is unconnected in block <d1>.
WARNING:Xst:2677 - Node <s_to_d_6> of sequential type is unconnected in block <d1>.
WARNING:Xst:2677 - Node <s_to_d_1> of sequential type is unconnected in block <d2>.
WARNING:Xst:2677 - Node <s_to_d_2> of sequential type is unconnected in block <d2>.
WARNING:Xst:2677 - Node <s_to_d_3> of sequential type is unconnected in block <d2>.
WARNING:Xst:2677 - Node <s_to_d_4> of sequential type is unconnected in block <d2>.
WARNING:Xst:2677 - Node <s_to_d_5> of sequential type is unconnected in block <d2>.
WARNING:Xst:2677 - Node <s_to_d_6> of sequential type is unconnected in block <d2>.
WARNING:Xst:2677 - Node <s_to_d_1> of sequential type is unconnected in block <d3>.
WARNING:Xst:2677 - Node <s_to_d_2> of sequential type is unconnected in block <d3>.
WARNING:Xst:2677 - Node <s_to_d_3> of sequential type is unconnected in block <d3>.
WARNING:Xst:2677 - Node <s_to_d_4> of sequential type is unconnected in block <d3>.
WARNING:Xst:2677 - Node <s_to_d_5> of sequential type is unconnected in block <d3>.
WARNING:Xst:2677 - Node <s_to_d_6> of sequential type is unconnected in block <d3>.
WARNING:Xst:2677 - Node <s_to_d_1> of sequential type is unconnected in block <d4>.
WARNING:Xst:2677 - Node <s_to_d_2> of sequential type is unconnected in block <d4>.
WARNING:Xst:2677 - Node <s_to_d_3> of sequential type is unconnected in block <d4>.
WARNING:Xst:2677 - Node <s_to_d_4> of sequential type is unconnected in block <d4>.
WARNING:Xst:2677 - Node <s_to_d_5> of sequential type is unconnected in block <d4>.
WARNING:Xst:2677 - Node <s_to_d_6> of sequential type is unconnected in block <d4>.

Synthesizing (advanced) Unit <beepDri>.
INFO:Xst:3044 - The ROM <Mrom_origin_mux0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <origin>.
INFO:Xst:3225 - The RAM <Mrom_origin_mux0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 15-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK_5>         | rise     |
    |     enA            | connected to signal <drive_not0001> | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <origin>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <beepDri> synthesized (advanced).

Synthesizing (advanced) Unit <seg_sym_sub>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_s_to_d_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <seg_sym_sub> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x15-bit single-port block RAM                      : 1
# ROMs                                                 : 4
 8x7-bit ROM                                           : 4
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 13
 15-bit up counter                                     : 1
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 26-bit up counter                                     : 1
 28-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 44
 Flip-Flops                                            : 44
# Latches                                              : 1
 7-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <dig_1> in Unit <beepDri> is equivalent to the following 5 FFs/Latches, which will be removed : <dig_2> <dig_3> <dig_4> <dig_5> <dig_6> 
WARNING:Xst:1426 - The value init of the FF/Latch dig_1 hinder the constant cleaning in the block beepDri.
   You should achieve better results by setting this init to 0.

Optimizing unit <beepDri> ...
WARNING:Xst:2677 - Node <count_dig_2> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <count_dig_3> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <count_dig_2> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <count_dig_3> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <count_dig_2> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <count_dig_3> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <count_dig_2> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <count_dig_3> of sequential type is unconnected in block <beepDri>.

Optimizing unit <freDiv> ...

Optimizing unit <seg_sym_sub> ...
WARNING:Xst:2677 - Node <A1/cnt6_27> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_26> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_25> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_24> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_23> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_22> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_21> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_20> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_19> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_18> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_17> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_16> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_15> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_14> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_13> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_12> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_11> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_10> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_9> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_8> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_7> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_6> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_5> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_4> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_3> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_2> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_1> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt6_0> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_19> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_18> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_17> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_16> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_15> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_14> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_13> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_12> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_11> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_10> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_9> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_8> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_7> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_6> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_5> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_4> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_3> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_2> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_1> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/cnt3_0> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/CLK_05> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <A1/CLK_50> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d4/s_to_d_6> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d4/s_to_d_5> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d4/s_to_d_4> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d4/s_to_d_3> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d4/s_to_d_2> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d4/s_to_d_1> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d3/s_to_d_6> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d3/s_to_d_5> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d3/s_to_d_4> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d3/s_to_d_3> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d3/s_to_d_2> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d3/s_to_d_1> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d2/s_to_d_6> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d2/s_to_d_5> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d2/s_to_d_4> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d2/s_to_d_3> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d2/s_to_d_2> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d2/s_to_d_1> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d1/s_to_d_6> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d1/s_to_d_5> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d1/s_to_d_4> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d1/s_to_d_3> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d1/s_to_d_2> of sequential type is unconnected in block <beepDri>.
WARNING:Xst:2677 - Node <d1/s_to_d_1> of sequential type is unconnected in block <beepDri>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block beepDri, actual ratio is 9.
Latch dig_1 has been replicated 5 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 124
 Flip-Flops                                            : 124

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : beepDri.ngr
Top Level Output File Name         : beepDri
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 370
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 86
#      LUT2                        : 14
#      LUT3                        : 30
#      LUT3_L                      : 1
#      LUT4                        : 24
#      LUT4_L                      : 1
#      MUXCY                       : 103
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 90
# FlipFlops/Latches                : 131
#      FD                          : 4
#      FDE                         : 25
#      FDR                         : 83
#      FDRE                        : 8
#      FDS                         : 4
#      LD                          : 7
# RAMS                             : 1
#      RAMB16_S18                  : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       86  out of    960     8%  
 Number of Slice Flip Flops:            124  out of   1920     6%  
 Number of 4 input LUTs:                174  out of   1920     9%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of     83    18%  
    IOB Flip Flops:                       7
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
A1/CLK_500                         | NONE(count_dig_0)      | 6     |
A1/CLK_5M                          | NONE(carrier)          | 16    |
carrier                            | NONE(speaker)          | 3     |
on_off                             | IBUF+BUFG              | 7     |
A1/CLK_1                           | NONE(state2_0)         | 12    |
A1/CLK_5                           | NONE(cnt_0)            | 9     |
CLK_50M                            | BUFGP                  | 79    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.646ns (Maximum Frequency: 215.241MHz)
   Minimum input arrival time before clock: 4.045ns
   Maximum output required time after clock: 4.114ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'A1/CLK_500'
  Clock period: 2.394ns (frequency: 417.632MHz)
  Total number of paths / destination ports: 11 / 6
-------------------------------------------------------------------------
Delay:               2.394ns (Levels of Logic = 1)
  Source:            count_dig_0 (FF)
  Destination:       count_dig_0 (FF)
  Source Clock:      A1/CLK_500 rising
  Destination Clock: A1/CLK_500 rising

  Data Path: count_dig_0 to count_dig_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.514   0.643  count_dig_0 (count_dig_0)
     INV:I->O              1   0.612   0.357  _old_count_dig_1<0>1_INV_0 (_old_count_dig_1<0>)
     FDE:D                     0.268          count_dig_0
    ----------------------------------------
    Total                      2.394ns (1.394ns logic, 1.000ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'A1/CLK_5M'
  Clock period: 4.646ns (frequency: 215.241MHz)
  Total number of paths / destination ports: 360 / 16
-------------------------------------------------------------------------
Delay:               4.646ns (Levels of Logic = 16)
  Source:            drive_1 (FF)
  Destination:       drive_14 (FF)
  Source Clock:      A1/CLK_5M rising
  Destination Clock: A1/CLK_5M rising

  Data Path: drive_1 to drive_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  drive_1 (drive_1)
     LUT1:I0->O            1   0.612   0.000  Mcount_drive_cy<1>_rt (Mcount_drive_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Mcount_drive_cy<1> (Mcount_drive_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_drive_cy<2> (Mcount_drive_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_drive_cy<3> (Mcount_drive_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_drive_cy<4> (Mcount_drive_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_drive_cy<5> (Mcount_drive_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_drive_cy<6> (Mcount_drive_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_drive_cy<7> (Mcount_drive_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_drive_cy<8> (Mcount_drive_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_drive_cy<9> (Mcount_drive_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_drive_cy<10> (Mcount_drive_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_drive_cy<11> (Mcount_drive_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_drive_cy<12> (Mcount_drive_cy<12>)
     MUXCY:CI->O           0   0.052   0.000  Mcount_drive_cy<13> (Mcount_drive_cy<13>)
     XORCY:CI->O           1   0.699   0.387  Mcount_drive_xor<14> (Result<14>)
     LUT3:I2->O            1   0.612   0.000  Mcount_drive_eqn_141 (Mcount_drive_eqn_14)
     FDE:D                     0.268          drive_14
    ----------------------------------------
    Total                      4.646ns (3.727ns logic, 0.919ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'carrier'
  Clock period: 2.202ns (frequency: 454.060MHz)
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Delay:               2.202ns (Levels of Logic = 1)
  Source:            count_0 (FF)
  Destination:       count_0 (FF)
  Source Clock:      carrier rising
  Destination Clock: carrier rising

  Data Path: count_0 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.451  count_0 (count_0)
     INV:I->O              1   0.612   0.357  Mcount_count_xor<0>11_INV_0 (Result<0>)
     FDE:D                     0.268          count_0
    ----------------------------------------
    Total                      2.202ns (1.394ns logic, 0.808ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'A1/CLK_1'
  Clock period: 2.979ns (frequency: 335.638MHz)
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Delay:               2.979ns (Levels of Logic = 1)
  Source:            state2_0 (FF)
  Destination:       state2_0 (FF)
  Source Clock:      A1/CLK_1 rising
  Destination Clock: A1/CLK_1 rising

  Data Path: state2_0 to state2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.514   0.607  state2_0 (state2_0)
     LUT3:I1->O            3   0.612   0.451  state2_cmp_eq00001 (state2_cmp_eq0000)
     FDR:R                     0.795          state2_0
    ----------------------------------------
    Total                      2.979ns (1.921ns logic, 1.058ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'A1/CLK_5'
  Clock period: 4.140ns (frequency: 241.558MHz)
  Total number of paths / destination ports: 108 / 24
-------------------------------------------------------------------------
Delay:               4.140ns (Levels of Logic = 2)
  Source:            cnt_6 (FF)
  Destination:       cnt_0 (FF)
  Source Clock:      A1/CLK_5 rising
  Destination Clock: A1/CLK_5 rising

  Data Path: cnt_6 to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.514   0.603  cnt_6 (cnt_6)
     LUT4:I0->O            1   0.612   0.360  cnt_and000019 (cnt_and000019)
     LUT4:I3->O            8   0.612   0.643  cnt_and000048 (cnt_and0000)
     FDRE:R                    0.795          cnt_0
    ----------------------------------------
    Total                      4.140ns (2.533ns logic, 1.607ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50M'
  Clock period: 4.474ns (frequency: 223.489MHz)
  Total number of paths / destination ports: 2446 / 150
-------------------------------------------------------------------------
Delay:               4.474ns (Levels of Logic = 8)
  Source:            A1/cnt5_5 (FF)
  Destination:       A1/cnt5_25 (FF)
  Source Clock:      CLK_50M rising
  Destination Clock: CLK_50M rising

  Data Path: A1/cnt5_5 to A1/cnt5_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  A1/cnt5_5 (A1/cnt5_5)
     LUT2:I0->O            1   0.612   0.000  A1/cnt5_cmp_eq0000_wg_lut<0> (A1/cnt5_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  A1/cnt5_cmp_eq0000_wg_cy<0> (A1/cnt5_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  A1/cnt5_cmp_eq0000_wg_cy<1> (A1/cnt5_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  A1/cnt5_cmp_eq0000_wg_cy<2> (A1/cnt5_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  A1/cnt5_cmp_eq0000_wg_cy<3> (A1/cnt5_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  A1/cnt5_cmp_eq0000_wg_cy<4> (A1/cnt5_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  A1/cnt5_cmp_eq0000_wg_cy<5> (A1/cnt5_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          27   0.289   1.072  A1/cnt5_cmp_eq0000_wg_cy<6> (A1/cnt5_cmp_eq0000)
     FDR:R                     0.795          A1/cnt5_0
    ----------------------------------------
    Total                      4.474ns (2.871ns logic, 1.603ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'A1/CLK_500'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.581ns (Levels of Logic = 2)
  Source:            on_off (PAD)
  Destination:       lit_0 (FF)
  Destination Clock: A1/CLK_500 rising

  Data Path: on_off to lit_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.569  on_off_IBUF (on_off_IBUF1)
     INV:I->O              4   0.612   0.499  on_off_inv1_INV_0 (on_off_inv)
     FDS:S                     0.795          lit_0
    ----------------------------------------
    Total                      3.581ns (2.513ns logic, 1.068ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'A1/CLK_5M'
  Total number of paths / destination ports: 32 / 16
-------------------------------------------------------------------------
Offset:              3.858ns (Levels of Logic = 2)
  Source:            on_off (PAD)
  Destination:       carrier (FF)
  Destination Clock: A1/CLK_5M rising

  Data Path: on_off to carrier
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  on_off_IBUF (on_off_IBUF1)
     LUT2:I0->O           20   0.612   0.937  drive_not00011 (drive_not0001)
     FDE:CE                    0.483          carrier
    ----------------------------------------
    Total                      3.858ns (2.201ns logic, 1.657ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'carrier'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              3.858ns (Levels of Logic = 2)
  Source:            on_off (PAD)
  Destination:       speaker (FF)
  Destination Clock: carrier rising

  Data Path: on_off to speaker
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  on_off_IBUF (on_off_IBUF1)
     LUT2:I0->O           20   0.612   0.937  drive_not00011 (drive_not0001)
     FDE:CE                    0.483          speaker
    ----------------------------------------
    Total                      3.858ns (2.201ns logic, 1.657ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'A1/CLK_5'
  Total number of paths / destination ports: 26 / 17
-------------------------------------------------------------------------
Offset:              4.045ns (Levels of Logic = 2)
  Source:            on_off (PAD)
  Destination:       Mrom_origin_mux0000 (RAM)
  Destination Clock: A1/CLK_5 rising

  Data Path: on_off to Mrom_origin_mux0000
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  on_off_IBUF (on_off_IBUF1)
     LUT2:I0->O           20   0.612   0.937  drive_not00011 (drive_not0001)
     RAMB16_S18:EN             0.670          Mrom_origin_mux0000
    ----------------------------------------
    Total                      4.045ns (2.388ns logic, 1.657ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'carrier'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            speaker (FF)
  Destination:       speaker (PAD)
  Source Clock:      carrier rising

  Data Path: speaker to speaker
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  speaker (speaker_OBUF)
     OBUF:I->O                 3.169          speaker_OBUF (speaker)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'on_off'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            dig_1_1 (LATCH)
  Destination:       dig<6> (PAD)
  Source Clock:      on_off falling

  Data Path: dig_1_1 to dig<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  dig_1_1 (dig_1_1)
     OBUF:I->O                 3.169          dig_6_OBUF (dig<6>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'A1/CLK_500'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            lit_3 (FF)
  Destination:       lit<3> (PAD)
  Source Clock:      A1/CLK_500 rising

  Data Path: lit_3 to lit<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.514   0.357  lit_3 (lit_3)
     OBUF:I->O                 3.169          lit_3_OBUF (lit<3>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.36 secs
 
--> 

Total memory usage is 306788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  120 (   0 filtered)
Number of infos    :    5 (   0 filtered)

