# matrix_multiplication
verilog


https://readsahil.wordpress.com/2013/05/20/verilog-code-on-8-x-8-wallace-tree-multiplier/


file:///C:/Users/k/Downloads/MultiplierHDL_FPGA.pdf


http://users.encs.concordia.ca/~asim/COEN_6501/project_Giovanni_D'Aliesio.pdf


http://www.synthworks.com/papers/VHDL_RTL_Pipelined_Multiplier_MAPLD_2002_S_BW.pdf
