/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Copyright (c) 2020 Rockchip Electronics Co., Ltd.
 */

#ifndef __RV1126_H
#define __RV1126_H
#ifdef __cplusplus
  extern "C" {
#endif
/****************************************************************************************/
/*                                                                                      */
/*                               Module Structure Section                               */
/*                                                                                      */
/****************************************************************************************/
#ifndef __ASSEMBLY__
/* GRF Register Structure Define */
struct GRF_REG {
    __IO uint32_t SOC_CON0;                           /* Address Offset: 0x0000 */
    __IO uint32_t SOC_CON1;                           /* Address Offset: 0x0004 */
    __IO uint32_t SOC_CON2;                           /* Address Offset: 0x0008 */
         uint32_t RESERVED000C;                       /* Address Offset: 0x000C */
    __I  uint32_t SOC_STATUS0;                        /* Address Offset: 0x0010 */
    __I  uint32_t SOC_STATUS1;                        /* Address Offset: 0x0014 */
         uint32_t RESERVED0018[2];                    /* Address Offset: 0x0018 */
    __IO uint32_t CPU_CON0;                           /* Address Offset: 0x0020 */
    __IO uint32_t CPU_CON1;                           /* Address Offset: 0x0024 */
         uint32_t RESERVED0028[2];                    /* Address Offset: 0x0028 */
    __IO uint32_t CPU_STATUS0;                        /* Address Offset: 0x0030 */
         uint32_t RESERVED0034[3];                    /* Address Offset: 0x0034 */
    __IO uint32_t INTCONNET_CON0;                     /* Address Offset: 0x0040 */
    __IO uint32_t INTCONNET_CON1;                     /* Address Offset: 0x0044 */
    __IO uint32_t INTCONNET_CON2;                     /* Address Offset: 0x0048 */
    __IO uint32_t INTCONNET_CON3;                     /* Address Offset: 0x004C */
    __IO uint32_t USBHOST_CON0;                       /* Address Offset: 0x0050 */
    __IO uint32_t USBHOST_CON1;                       /* Address Offset: 0x0054 */
    __IO uint32_t USBHOST_STATUS0;                    /* Address Offset: 0x0058 */
    __IO uint32_t USBOTG_CON0;                        /* Address Offset: 0x005C */
    __IO uint32_t USBOTG_CON1;                        /* Address Offset: 0x0060 */
    __I  uint32_t USBOTG_STATUS0;                     /* Address Offset: 0x0064 */
    __I  uint32_t USBOTG_STATUS1;                     /* Address Offset: 0x0068 */
    __I  uint32_t USBOTG_STATUS2;                     /* Address Offset: 0x006C */
    __IO uint32_t MAC_CON0;                           /* Address Offset: 0x0070 */
    __IO uint32_t MAC_CON1;                           /* Address Offset: 0x0074 */
    __IO uint32_t MAC_CON2;                           /* Address Offset: 0x0078 */
         uint32_t RESERVED007C[2];                    /* Address Offset: 0x007C */
    __I  uint32_t MAC_STATUS0;                        /* Address Offset: 0x0084 */
    __I  uint32_t MAC_STATUS1;                        /* Address Offset: 0x0088 */
    __I  uint32_t MAC_STATUS2;                        /* Address Offset: 0x008C */
    __IO uint32_t MEM_CON0;                           /* Address Offset: 0x0090 */
    __IO uint32_t MEM_CON1;                           /* Address Offset: 0x0094 */
    __IO uint32_t MEM_CON2;                           /* Address Offset: 0x0098 */
    __IO uint32_t MEM_CON3;                           /* Address Offset: 0x009C */
         uint32_t RESERVED00A0[24];                   /* Address Offset: 0x00A0 */
    __IO uint32_t TSADC_CON;                          /* Address Offset: 0x0100 */
         uint32_t RESERVED0104[3];                    /* Address Offset: 0x0104 */
    __I  uint32_t CHIP_ID;                            /* Address Offset: 0x0110 */
         uint32_t RESERVED0114[16315];                /* Address Offset: 0x0114 */
    __IO uint32_t GPIO0C_IOMUX_H;                     /* Address Offset: 0x10000 */
    __IO uint32_t GPIO0D_IOMUX_L;                     /* Address Offset: 0x10004 */
    __IO uint32_t GPIO0D_IOMUX_H;                     /* Address Offset: 0x10008 */
         uint32_t RESERVED1000C;                      /* Address Offset: 0x1000C */
    __IO uint32_t GPIO1A_IOMUX_L;                     /* Address Offset: 0x10010 */
    __IO uint32_t GPIO1A_IOMUX_H;                     /* Address Offset: 0x10014 */
    __IO uint32_t GPIO1B_IOMUX_L;                     /* Address Offset: 0x10018 */
    __IO uint32_t GPIO1B_IOMUX_H;                     /* Address Offset: 0x1001C */
    __IO uint32_t GPIO1C_IOMUX_L;                     /* Address Offset: 0x10020 */
    __IO uint32_t GPIO1C_IOMUX_H;                     /* Address Offset: 0x10024 */
    __IO uint32_t GPIO1D_IOMUX_L;                     /* Address Offset: 0x10028 */
    __IO uint32_t GPIO1D_IOMUX_H;                     /* Address Offset: 0x1002C */
    __IO uint32_t GPIO2A_IOMUX_L;                     /* Address Offset: 0x10030 */
    __IO uint32_t GPIO2A_IOMUX_H;                     /* Address Offset: 0x10034 */
    __IO uint32_t GPIO2B_IOMUX_L;                     /* Address Offset: 0x10038 */
    __IO uint32_t GPIO2B_IOMUX_H;                     /* Address Offset: 0x1003C */
    __IO uint32_t GPIO2C_IOMUX_L;                     /* Address Offset: 0x10040 */
    __IO uint32_t GPIO2C_IOMUX_H;                     /* Address Offset: 0x10044 */
    __IO uint32_t GPIO2D_IOMUX_L;                     /* Address Offset: 0x10048 */
    __IO uint32_t GPIO2D_IOMUX_H;                     /* Address Offset: 0x1004C */
    __IO uint32_t GPIO3A_IOMUX_L;                     /* Address Offset: 0x10050 */
    __IO uint32_t GPIO3A_IOMUX_H;                     /* Address Offset: 0x10054 */
    __IO uint32_t GPIO3B_IOMUX_L;                     /* Address Offset: 0x10058 */
    __IO uint32_t GPIO3B_IOMUX_H;                     /* Address Offset: 0x1005C */
    __IO uint32_t GPIO3C_IOMUX_L;                     /* Address Offset: 0x10060 */
    __IO uint32_t GPIO3C_IOMUX_H;                     /* Address Offset: 0x10064 */
    __IO uint32_t GPIO3D_IOMUX_L;                     /* Address Offset: 0x10068 */
    __IO uint32_t GPIO3D_IOMUX_H;                     /* Address Offset: 0x1006C */
    __IO uint32_t GPIO4A_IOMUX_L;                     /* Address Offset: 0x10070 */
         uint32_t RESERVED10074[3];                   /* Address Offset: 0x10074 */
    __IO uint32_t GPIO0C_DS_H;                        /* Address Offset: 0x10080 */
    __IO uint32_t GPIO0D_DS_L;                        /* Address Offset: 0x10084 */
    __IO uint32_t GPIO0D_DS_H;                        /* Address Offset: 0x10088 */
         uint32_t RESERVED1008C;                      /* Address Offset: 0x1008C */
    __IO uint32_t GPIO1A_DS_L;                        /* Address Offset: 0x10090 */
    __IO uint32_t GPIO1A_DS_H;                        /* Address Offset: 0x10094 */
    __IO uint32_t GPIO1B_DS_L;                        /* Address Offset: 0x10098 */
    __IO uint32_t GPIO1B_DS_H;                        /* Address Offset: 0x1009C */
    __IO uint32_t GPIO1C_DS_L;                        /* Address Offset: 0x100A0 */
    __IO uint32_t GPIO1C_DS_H;                        /* Address Offset: 0x100A4 */
    __IO uint32_t GPIO1D_DS_L;                        /* Address Offset: 0x100A8 */
    __IO uint32_t GPIO1D_DS_H;                        /* Address Offset: 0x100AC */
    __IO uint32_t GPIO2A_DS_L;                        /* Address Offset: 0x100B0 */
    __IO uint32_t GPIO2A_DS_H;                        /* Address Offset: 0x100B4 */
    __IO uint32_t GPIO2B_DS_L;                        /* Address Offset: 0x100B8 */
    __IO uint32_t GPIO2B_DS_H;                        /* Address Offset: 0x100BC */
    __IO uint32_t GPIO2C_DS_L;                        /* Address Offset: 0x100C0 */
    __IO uint32_t GPIO2C_DS_H;                        /* Address Offset: 0x100C4 */
    __IO uint32_t GPIO2D_DS_L;                        /* Address Offset: 0x100C8 */
    __IO uint32_t GPIO2D_DS_H;                        /* Address Offset: 0x100CC */
    __IO uint32_t GPIO3A_DS_L;                        /* Address Offset: 0x100D0 */
    __IO uint32_t GPIO3A_DS_H;                        /* Address Offset: 0x100D4 */
    __IO uint32_t GPIO3B_DS_L;                        /* Address Offset: 0x100D8 */
    __IO uint32_t GPIO3B_DS_H;                        /* Address Offset: 0x100DC */
    __IO uint32_t GPIO3C_DS_L;                        /* Address Offset: 0x100E0 */
    __IO uint32_t GPIO3C_DS_H;                        /* Address Offset: 0x100E4 */
    __IO uint32_t GPIO3D_DS_L;                        /* Address Offset: 0x100E8 */
    __IO uint32_t GPIO3D_DS_H;                        /* Address Offset: 0x100EC */
    __IO uint32_t GPIO4A_DS_L;                        /* Address Offset: 0x100F0 */
         uint32_t RESERVED100F4[3];                   /* Address Offset: 0x100F4 */
    __IO uint32_t GPIO0C_P_H;                         /* Address Offset: 0x10100 */
    __IO uint32_t GPIO0D_P;                           /* Address Offset: 0x10104 */
    __IO uint32_t GPIO1A_P;                           /* Address Offset: 0x10108 */
    __IO uint32_t GPIO1B_P;                           /* Address Offset: 0x1010C */
    __IO uint32_t GPIO1C_P;                           /* Address Offset: 0x10110 */
    __IO uint32_t GPIO1D_P;                           /* Address Offset: 0x10114 */
    __IO uint32_t GPIO2A_P;                           /* Address Offset: 0x10118 */
    __IO uint32_t GPIO2B_P;                           /* Address Offset: 0x1011C */
    __IO uint32_t GPIO2C_P;                           /* Address Offset: 0x10120 */
    __IO uint32_t GPIO2D_P;                           /* Address Offset: 0x10124 */
    __IO uint32_t GPIO3A_P;                           /* Address Offset: 0x10128 */
    __IO uint32_t GPIO3B_P;                           /* Address Offset: 0x1012C */
    __IO uint32_t GPIO3C_P;                           /* Address Offset: 0x10130 */
    __IO uint32_t GPIO3D_P;                           /* Address Offset: 0x10134 */
    __IO uint32_t GPIO4A_P;                           /* Address Offset: 0x10138 */
         uint32_t RESERVED1013C;                      /* Address Offset: 0x1013C */
    __IO uint32_t GPIO0C_IE_H;                        /* Address Offset: 0x10140 */
    __IO uint32_t GPIO0D_IE;                          /* Address Offset: 0x10144 */
    __IO uint32_t GPIO1A_IE;                          /* Address Offset: 0x10148 */
    __IO uint32_t GPIO1B_IE;                          /* Address Offset: 0x1014C */
    __IO uint32_t GPIO1C_IE;                          /* Address Offset: 0x10150 */
    __IO uint32_t GPIO1D_IE;                          /* Address Offset: 0x10154 */
    __IO uint32_t GPIO2A_IE;                          /* Address Offset: 0x10158 */
    __IO uint32_t GPIO2B_IE;                          /* Address Offset: 0x1015C */
    __IO uint32_t GPIO2C_IE;                          /* Address Offset: 0x10160 */
    __IO uint32_t GPIO2D_IE;                          /* Address Offset: 0x10164 */
    __IO uint32_t GPIO3A_IE;                          /* Address Offset: 0x10168 */
    __IO uint32_t GPIO3B_IE;                          /* Address Offset: 0x1016C */
    __IO uint32_t GPIO3C_IE;                          /* Address Offset: 0x10170 */
    __IO uint32_t GPIO3D_IE;                          /* Address Offset: 0x10174 */
    __IO uint32_t GPIO4A_IE;                          /* Address Offset: 0x10178 */
         uint32_t RESERVED1017C;                      /* Address Offset: 0x1017C */
    __IO uint32_t GPIO0C_SMT_H;                       /* Address Offset: 0x10180 */
    __IO uint32_t GPIO0D_SMT;                         /* Address Offset: 0x10184 */
    __IO uint32_t GPIO1A_SMT;                         /* Address Offset: 0x10188 */
    __IO uint32_t GPIO1B_SMT;                         /* Address Offset: 0x1018C */
    __IO uint32_t GPIO1C_SMT;                         /* Address Offset: 0x10190 */
    __IO uint32_t GPIO1D_SMT;                         /* Address Offset: 0x10194 */
    __IO uint32_t GPIO2A_SMT;                         /* Address Offset: 0x10198 */
    __IO uint32_t GPIO2B_SMT;                         /* Address Offset: 0x1019C */
    __IO uint32_t GPIO2C_SMT;                         /* Address Offset: 0x101A0 */
    __IO uint32_t GPIO2D_SMT;                         /* Address Offset: 0x101A4 */
    __IO uint32_t GPIO3A_SMT;                         /* Address Offset: 0x101A8 */
    __IO uint32_t GPIO3B_SMT;                         /* Address Offset: 0x101AC */
    __IO uint32_t GPIO3C_SMT;                         /* Address Offset: 0x101B0 */
    __IO uint32_t GPIO3D_SMT;                         /* Address Offset: 0x101B4 */
    __IO uint32_t GPIO4A_SMT;                         /* Address Offset: 0x101B8 */
         uint32_t RESERVED101BC[17];                  /* Address Offset: 0x101BC */
    __IO uint32_t CSIPHY0_CON;                        /* Address Offset: 0x10200 */
         uint32_t RESERVED10204;                      /* Address Offset: 0x10204 */
    __IO uint32_t CSIPHY0_STATUS;                     /* Address Offset: 0x10208 */
         uint32_t RESERVED1020C;                      /* Address Offset: 0x1020C */
    __IO uint32_t CSIPHY1_CON;                        /* Address Offset: 0x10210 */
         uint32_t RESERVED10214;                      /* Address Offset: 0x10214 */
    __IO uint32_t CSIPHY1_STATUS;                     /* Address Offset: 0x10218 */
         uint32_t RESERVED1021C;                      /* Address Offset: 0x1021C */
    __IO uint32_t DSIPHY_CON;                         /* Address Offset: 0x10220 */
         uint32_t RESERVED10224[3];                   /* Address Offset: 0x10224 */
    __IO uint32_t USBPHY_CON0;                        /* Address Offset: 0x10230 */
    __IO uint32_t USBPHY_CON1;                        /* Address Offset: 0x10234 */
    __IO uint32_t USBPHY_CON2;                        /* Address Offset: 0x10238 */
         uint32_t RESERVED1023C[3];                   /* Address Offset: 0x1023C */
    __IO uint32_t USBPHY_STATUS;                      /* Address Offset: 0x10248 */
         uint32_t RESERVED1024C;                      /* Address Offset: 0x1024C */
    __IO uint32_t CIFIO_CON;                          /* Address Offset: 0x10250 */
    __IO uint32_t SD_JTAG_SWITCH_DLY_CNT;             /* Address Offset: 0x10254 */
    __IO uint32_t UART2RX_LOW_CON;                    /* Address Offset: 0x10258 */
         uint32_t RESERVED1025C;                      /* Address Offset: 0x1025C */
    __IO uint32_t IOFUNC_CON0;                        /* Address Offset: 0x10260 */
    __IO uint32_t IOFUNC_CON1;                        /* Address Offset: 0x10264 */
    __IO uint32_t IOFUNC_CON2;                        /* Address Offset: 0x10268 */
    __IO uint32_t IOFUNC_CON3;                        /* Address Offset: 0x1026C */
    __IO uint32_t USBPHY0_CFG_CON;                    /* Address Offset: 0x10270 */
    __IO uint32_t USBPHY0_CFG_ADDRIN;                 /* Address Offset: 0x10274 */
    __IO uint32_t USBPHY0_CFG_ADDROUT;                /* Address Offset: 0x10278 */
    __IO uint32_t USBPHY0_CFG_DLY_CON;                /* Address Offset: 0x1027C */
    __IO uint32_t USBPHY1_CFG_CON;                    /* Address Offset: 0x10280 */
    __IO uint32_t USBPHY1_CFG_ADDRIN;                 /* Address Offset: 0x10284 */
    __IO uint32_t USBPHY1_CFG_ADDROUT;                /* Address Offset: 0x10288 */
    __IO uint32_t USBPHY1_CFG_DLY_CON;                /* Address Offset: 0x1028C */
         uint32_t RESERVED10290[28];                  /* Address Offset: 0x10290 */
    __IO uint32_t USB_SIG_DETECT_CON;                 /* Address Offset: 0x10300 */
    __IO uint32_t USB_SIG_DETECT_STATUS;              /* Address Offset: 0x10304 */
    __IO uint32_t USB_SIG_DETECT_CLR;                 /* Address Offset: 0x10308 */
         uint32_t RESERVED1030C;                      /* Address Offset: 0x1030C */
    __IO uint32_t USB_LINESTATE_CON;                  /* Address Offset: 0x10310 */
    __IO uint32_t USB_DISCONNECT_CON;                 /* Address Offset: 0x10314 */
    __IO uint32_t USB_BVALID_CON;                     /* Address Offset: 0x10318 */
    __IO uint32_t USB_ID_CON;                         /* Address Offset: 0x1031C */
         uint32_t RESERVED10320[16184];               /* Address Offset: 0x10320 */
    __IO uint32_t GPIO0A_IOMUX_L;                     /* Address Offset: 0x20000 */
    __IO uint32_t GPIO0A_IOMUX_H;                     /* Address Offset: 0x20004 */
    __IO uint32_t GPIO0B_IOMUX_L;                     /* Address Offset: 0x20008 */
    __IO uint32_t GPIO0B_IOMUX_H;                     /* Address Offset: 0x2000C */
    __IO uint32_t GPIO0C_IOMUX_L;                     /* Address Offset: 0x20010 */
         uint32_t RESERVED20014[3];                   /* Address Offset: 0x20014 */
    __IO uint32_t GPIO0A_DS_L;                        /* Address Offset: 0x20020 */
    __IO uint32_t GPIO0A_DS_H;                        /* Address Offset: 0x20024 */
    __IO uint32_t GPIO0B_DS_L;                        /* Address Offset: 0x20028 */
    __IO uint32_t GPIO0B_DS_H;                        /* Address Offset: 0x2002C */
    __IO uint32_t GPIO0C_DS_L;                        /* Address Offset: 0x20030 */
    __IO uint32_t OSC_DS;                             /* Address Offset: 0x20034 */
         uint32_t RESERVED20038[2];                   /* Address Offset: 0x20038 */
    __IO uint32_t GPIO0A_P;                           /* Address Offset: 0x20040 */
    __IO uint32_t GPIO0B_P;                           /* Address Offset: 0x20044 */
    __IO uint32_t GPIO0C_P_L;                         /* Address Offset: 0x20048 */
         uint32_t RESERVED2004C;                      /* Address Offset: 0x2004C */
    __IO uint32_t GPIO0A_IE;                          /* Address Offset: 0x20050 */
    __IO uint32_t GPIO0B_IE;                          /* Address Offset: 0x20054 */
    __IO uint32_t GPIO0C_IE_L;                        /* Address Offset: 0x20058 */
         uint32_t RESERVED2005C;                      /* Address Offset: 0x2005C */
    __IO uint32_t GPIO0A_SMT;                         /* Address Offset: 0x20060 */
    __IO uint32_t GPIO0B_SMT;                         /* Address Offset: 0x20064 */
    __IO uint32_t GPIO0C_SMT_L;                       /* Address Offset: 0x20068 */
         uint32_t RESERVED2006C[37];                  /* Address Offset: 0x2006C */
    __IO uint32_t PMU_SOC_CON0;                       /* Address Offset: 0x20100 */
    __IO uint32_t PMU_SOC_CON1;                       /* Address Offset: 0x20104 */
    __IO uint32_t PMU_SOC_CON2;                       /* Address Offset: 0x20108 */
    __IO uint32_t PMU_SOC_CON3;                       /* Address Offset: 0x2010C */
    __IO uint32_t PMU_SOC_CON4;                       /* Address Offset: 0x20110 */
    __IO uint32_t IOFUNC_CON4;                        /* Address Offset: 0x20114 */
    __IO uint32_t IOFUNC_CON5;                        /* Address Offset: 0x20118 */
         uint32_t RESERVED2011C[9];                   /* Address Offset: 0x2011C */
    __IO uint32_t IO_VSEL;                            /* Address Offset: 0x20140 */
    __IO uint32_t IO_VRET;                            /* Address Offset: 0x20144 */
         uint32_t RESERVED20148[14];                  /* Address Offset: 0x20148 */
    __IO uint32_t PMUPVTM_CLKDIV;                     /* Address Offset: 0x20180 */
         uint32_t RESERVED20184[31];                  /* Address Offset: 0x20184 */
    __IO uint32_t OS_REG0;                            /* Address Offset: 0x20200 */
    __IO uint32_t OS_REG1;                            /* Address Offset: 0x20204 */
    __IO uint32_t OS_REG2;                            /* Address Offset: 0x20208 */
    __IO uint32_t OS_REG3;                            /* Address Offset: 0x2020C */
    __IO uint32_t OS_REG4;                            /* Address Offset: 0x20210 */
    __IO uint32_t OS_REG5;                            /* Address Offset: 0x20214 */
    __IO uint32_t OS_REG6;                            /* Address Offset: 0x20218 */
    __IO uint32_t OS_REG7;                            /* Address Offset: 0x2021C */
    __IO uint32_t OS_REG8;                            /* Address Offset: 0x20220 */
    __IO uint32_t OS_REG9;                            /* Address Offset: 0x20224 */
    __IO uint32_t OS_REG10;                           /* Address Offset: 0x20228 */
    __IO uint32_t OS_REG11;                           /* Address Offset: 0x2022C */
    __I  uint32_t RSTFUNC_STATUS;                     /* Address Offset: 0x20230 */
    __O  uint32_t RSTFUNC_CLR;                        /* Address Offset: 0x20234 */
         uint32_t RESERVED20238[82];                  /* Address Offset: 0x20238 */
    __IO uint32_t SD_DETECT_CON;                      /* Address Offset: 0x20380 */
         uint32_t RESERVED20384[3];                   /* Address Offset: 0x20384 */
    __IO uint32_t SD_DETECT_STATUS;                   /* Address Offset: 0x20390 */
         uint32_t RESERVED20394[3];                   /* Address Offset: 0x20394 */
    __IO uint32_t SD_DETECT_CLR;                      /* Address Offset: 0x203A0 */
         uint32_t RESERVED203A4[3];                   /* Address Offset: 0x203A4 */
    __IO uint32_t SD_DETECT_COUNT;                    /* Address Offset: 0x203B0 */
};
/* PMU Register Structure Define */
struct PMU_REG {
    __I  uint32_t VERSION;                            /* Address Offset: 0x0000 */
    __IO uint32_t PWR_CON;                            /* Address Offset: 0x0004 */
    __I  uint32_t MAIN_PWR_STATE;                     /* Address Offset: 0x0008 */
    __IO uint32_t INT_MASK_CON;                       /* Address Offset: 0x000C */
    __IO uint32_t WAKEUP_INT_CON;                     /* Address Offset: 0x0010 */
    __I  uint32_t WAKEUP_INT_ST;                      /* Address Offset: 0x0014 */
    __IO uint32_t WAKEUP_EDGE_CON;                    /* Address Offset: 0x0018 */
    __O  uint32_t WAKEUP_EDGE_ST;                     /* Address Offset: 0x001C */
    __IO uint32_t SCU_STABLE_CNT;                     /* Address Offset: 0x0020 */
    __IO uint32_t PMIC_STABLE_CNT;                    /* Address Offset: 0x0024 */
    __IO uint32_t OSC_STABLE_CNT;                     /* Address Offset: 0x0028 */
    __IO uint32_t WAKEUP_RSTCLR_CNT;                  /* Address Offset: 0x002C */
    __IO uint32_t PLL_LOCK_CNT;                       /* Address Offset: 0x0030 */
         uint32_t RESERVED0034;                       /* Address Offset: 0x0034 */
    __IO uint32_t SCU_PWRUP_CNT;                      /* Address Offset: 0x0038 */
    __IO uint32_t SCU_PWRDN_CNT;                      /* Address Offset: 0x003C */
    __IO uint32_t SCU_VOLUP_CNT;                      /* Address Offset: 0x0040 */
    __IO uint32_t SCU_VOLDN_CNT;                      /* Address Offset: 0x0044 */
    __IO uint32_t WAKEUP_TIMEOUT_CNT;                 /* Address Offset: 0x0048 */
    __IO uint32_t PWM_SWITCH_CNT;                     /* Address Offset: 0x004C */
         uint32_t RESERVED0050[12];                   /* Address Offset: 0x0050 */
    __IO uint32_t SCU_PWR_CON;                        /* Address Offset: 0x0080 */
    __IO uint32_t SCU_PWR_SFTCON;                     /* Address Offset: 0x0084 */
    __IO uint32_t SCU_AUTO_CON;                       /* Address Offset: 0x0088 */
    __I  uint32_t SCU_PWR_STATE;                      /* Address Offset: 0x008C */
    __IO uint32_t CPU_AUTO_PWR_CON;                   /* Address Offset: 0x0090 */
    __IO uint32_t CPU_PWR_SFTCON;                     /* Address Offset: 0x0094 */
         uint32_t RESERVED0098;                       /* Address Offset: 0x0098 */
    __I  uint32_t CLUSTER_PWR_ST;                     /* Address Offset: 0x009C */
    __IO uint32_t CLUSTER_IDLE_CON;                   /* Address Offset: 0x00A0 */
    __IO uint32_t CLUSTER_IDLE_SFTCON;                /* Address Offset: 0x00A4 */
         uint32_t RESERVED00A8[2];                    /* Address Offset: 0x00A8 */
    __IO uint32_t BUS_IDLE_CON[2];                    /* Address Offset: 0x00B0 */
         uint32_t RESERVED00B8[2];                    /* Address Offset: 0x00B8 */
    __IO uint32_t BUS_IDLE_SFTCON[2];                 /* Address Offset: 0x00C0 */
         uint32_t RESERVED00C8[2];                    /* Address Offset: 0x00C8 */
    __I  uint32_t BUS_IDLE_ACK;                       /* Address Offset: 0x00D0 */
         uint32_t RESERVED00D4;                       /* Address Offset: 0x00D4 */
    __I  uint32_t BUS_IDLE_ST;                        /* Address Offset: 0x00D8 */
         uint32_t RESERVED00DC;                       /* Address Offset: 0x00DC */
    __IO uint32_t NOC_AUTO_CON[2];                    /* Address Offset: 0x00E0 */
         uint32_t RESERVED00E8[2];                    /* Address Offset: 0x00E8 */
    __IO uint32_t DDR_PWR_CON;                        /* Address Offset: 0x00F0 */
    __IO uint32_t DDR_PWR_SFTCON;                     /* Address Offset: 0x00F4 */
    __I  uint32_t DDR_PWR_STATE;                      /* Address Offset: 0x00F8 */
    __I  uint32_t DDR_PWR_ST;                         /* Address Offset: 0x00FC */
    __IO uint32_t PWR_GATE_CON;                       /* Address Offset: 0x0100 */
    __I  uint32_t PWR_GATE_STATE;                     /* Address Offset: 0x0104 */
    __I  uint32_t PWR_DWN_ST;                         /* Address Offset: 0x0108 */
         uint32_t RESERVED010C;                       /* Address Offset: 0x010C */
    __IO uint32_t PWR_GATE_SFTCON;                    /* Address Offset: 0x0110 */
         uint32_t RESERVED0114;                       /* Address Offset: 0x0114 */
    __IO uint32_t VOL_GATE_SFTCON;                    /* Address Offset: 0x0118 */
         uint32_t RESERVED011C;                       /* Address Offset: 0x011C */
    __IO uint32_t CRU_PWR_CON;                        /* Address Offset: 0x0120 */
    __IO uint32_t CRU_PWR_SFTCON;                     /* Address Offset: 0x0124 */
    __I  uint32_t CRU_PWR_STATE;                      /* Address Offset: 0x0128 */
         uint32_t RESERVED012C;                       /* Address Offset: 0x012C */
    __IO uint32_t PLLPD_CON;                          /* Address Offset: 0x0130 */
    __IO uint32_t PLLPD_SFTCON;                       /* Address Offset: 0x0134 */
         uint32_t RESERVED0138[6];                    /* Address Offset: 0x0138 */
    __IO uint32_t INFO_TX_CON;                        /* Address Offset: 0x0150 */
         uint32_t RESERVED0154[27];                   /* Address Offset: 0x0154 */
    __IO uint32_t SYS_REG[8];                         /* Address Offset: 0x01C0 */
};
/* I2C Register Structure Define */
struct I2C_REG {
    __IO uint32_t CON;                                /* Address Offset: 0x0000 */
    __IO uint32_t CLKDIV;                             /* Address Offset: 0x0004 */
    __IO uint32_t MRXADDR;                            /* Address Offset: 0x0008 */
    __IO uint32_t MRXRADDR;                           /* Address Offset: 0x000C */
    __IO uint32_t MTXCNT;                             /* Address Offset: 0x0010 */
    __IO uint32_t MRXCNT;                             /* Address Offset: 0x0014 */
    __IO uint32_t IEN;                                /* Address Offset: 0x0018 */
    __IO uint32_t IPD;                                /* Address Offset: 0x001C */
    __I  uint32_t FCNT;                               /* Address Offset: 0x0020 */
    __IO uint32_t SCL_OE_DB;                          /* Address Offset: 0x0024 */
         uint32_t RESERVED0028[54];                   /* Address Offset: 0x0028 */
    __IO uint32_t TXDATA[8];                          /* Address Offset: 0x0100 */
         uint32_t RESERVED0120[56];                   /* Address Offset: 0x0120 */
    __I  uint32_t RXDATA[8];                          /* Address Offset: 0x0200 */
    __I  uint32_t ST;                                 /* Address Offset: 0x0220 */
    __IO uint32_t DBGCTRL;                            /* Address Offset: 0x0224 */
};
/* UART Register Structure Define */
struct UART_REG {
    union {
        __I  uint32_t RBR;                                /* Address Offset: 0x0000 */
        __IO uint32_t DLL;                                /* Address Offset: 0x0000 */
        __O  uint32_t THR;                                /* Address Offset: 0x0000 */
    };
    union {
        __IO uint32_t DLH;                                /* Address Offset: 0x0004 */
        __IO uint32_t IER;                                /* Address Offset: 0x0004 */
    };
    union {
        __O  uint32_t FCR;                                /* Address Offset: 0x0008 */
        __I  uint32_t IIR;                                /* Address Offset: 0x0008 */
    };
    __IO uint32_t LCR;                                /* Address Offset: 0x000C */
    __IO uint32_t MCR;                                /* Address Offset: 0x0010 */
    __I  uint32_t LSR;                                /* Address Offset: 0x0014 */
    __I  uint32_t MSR;                                /* Address Offset: 0x0018 */
    __IO uint32_t SCR;                                /* Address Offset: 0x001C */
         uint32_t RESERVED0020[4];                    /* Address Offset: 0x0020 */
    union {
        __I  uint32_t SRBR;                               /* Address Offset: 0x0030 */
        __O  uint32_t STHR;                               /* Address Offset: 0x0030 */
    };
         uint32_t RESERVED0034[15];                   /* Address Offset: 0x0034 */
    __IO uint32_t FAR;                                /* Address Offset: 0x0070 */
    __I  uint32_t TFR;                                /* Address Offset: 0x0074 */
    __O  uint32_t RFW;                                /* Address Offset: 0x0078 */
    __I  uint32_t USR;                                /* Address Offset: 0x007C */
    __I  uint32_t TFL;                                /* Address Offset: 0x0080 */
    __I  uint32_t RFL;                                /* Address Offset: 0x0084 */
    __O  uint32_t SRR;                                /* Address Offset: 0x0088 */
    __IO uint32_t SRTS;                               /* Address Offset: 0x008C */
    __IO uint32_t SBCR;                               /* Address Offset: 0x0090 */
    __IO uint32_t SDMAM;                              /* Address Offset: 0x0094 */
    __IO uint32_t SFE;                                /* Address Offset: 0x0098 */
    __IO uint32_t SRT;                                /* Address Offset: 0x009C */
    __IO uint32_t STET;                               /* Address Offset: 0x00A0 */
    __IO uint32_t HTX;                                /* Address Offset: 0x00A4 */
    __O  uint32_t DMASA;                              /* Address Offset: 0x00A8 */
         uint32_t RESERVED00AC[18];                   /* Address Offset: 0x00AC */
    __I  uint32_t CPR;                                /* Address Offset: 0x00F4 */
    __I  uint32_t UCV;                                /* Address Offset: 0x00F8 */
    __I  uint32_t CTR;                                /* Address Offset: 0x00FC */
};
/* SPI Register Structure Define */
struct SPI_REG {
    __IO uint32_t CTRLR[2];                           /* Address Offset: 0x0000 */
    __IO uint32_t ENR;                                /* Address Offset: 0x0008 */
    __IO uint32_t SER;                                /* Address Offset: 0x000C */
    __IO uint32_t BAUDR;                              /* Address Offset: 0x0010 */
    __IO uint32_t TXFTLR;                             /* Address Offset: 0x0014 */
    __IO uint32_t RXFTLR;                             /* Address Offset: 0x0018 */
    __I  uint32_t TXFLR;                              /* Address Offset: 0x001C */
    __I  uint32_t RXFLR;                              /* Address Offset: 0x0020 */
    __I  uint32_t SR;                                 /* Address Offset: 0x0024 */
    __IO uint32_t IPR;                                /* Address Offset: 0x0028 */
    __IO uint32_t IMR;                                /* Address Offset: 0x002C */
    __IO uint32_t ISR;                                /* Address Offset: 0x0030 */
    __IO uint32_t RISR;                               /* Address Offset: 0x0034 */
    __O  uint32_t ICR;                                /* Address Offset: 0x0038 */
    __IO uint32_t DMACR;                              /* Address Offset: 0x003C */
    __IO uint32_t DMATDLR;                            /* Address Offset: 0x0040 */
    __IO uint32_t DMARDLR;                            /* Address Offset: 0x0044 */
         uint32_t RESERVED0048;                       /* Address Offset: 0x0048 */
    __IO uint32_t TIMEOUT;                            /* Address Offset: 0x004C */
    __IO uint32_t BYPASS;                             /* Address Offset: 0x0050 */
         uint32_t RESERVED0054[235];                  /* Address Offset: 0x0054 */
    __O  uint32_t TXDR;                               /* Address Offset: 0x0400 */
         uint32_t RESERVED0404[255];                  /* Address Offset: 0x0404 */
    __I  uint32_t RXDR;                               /* Address Offset: 0x0800 */
};
/* GPIO Register Structure Define */
struct GPIO_REG {
    __IO uint32_t SWPORT_DR_L;                        /* Address Offset: 0x0000 */
    __IO uint32_t SWPORT_DR_H;                        /* Address Offset: 0x0004 */
    __IO uint32_t SWPORT_DDR_L;                       /* Address Offset: 0x0008 */
    __IO uint32_t SWPORT_DDR_H;                       /* Address Offset: 0x000C */
    __IO uint32_t INT_EN_L;                           /* Address Offset: 0x0010 */
    __IO uint32_t INT_EN_H;                           /* Address Offset: 0x0014 */
    __IO uint32_t INT_MASK_L;                         /* Address Offset: 0x0018 */
    __IO uint32_t INT_MASK_H;                         /* Address Offset: 0x001C */
    __IO uint32_t INT_TYPE_L;                         /* Address Offset: 0x0020 */
    __IO uint32_t INT_TYPE_H;                         /* Address Offset: 0x0024 */
    __IO uint32_t INT_POLARITY_L;                     /* Address Offset: 0x0028 */
    __IO uint32_t INT_POLARITY_H;                     /* Address Offset: 0x002C */
    __IO uint32_t INT_BOTHEDGE_L;                     /* Address Offset: 0x0030 */
    __IO uint32_t INT_BOTHEDGE_H;                     /* Address Offset: 0x0034 */
    __IO uint32_t DEBOUNCE_L;                         /* Address Offset: 0x0038 */
    __IO uint32_t DEBOUNCE_H;                         /* Address Offset: 0x003C */
    __IO uint32_t DBCLK_DIV_EN_L;                     /* Address Offset: 0x0040 */
    __IO uint32_t DBCLK_DIV_EN_H;                     /* Address Offset: 0x0044 */
    __IO uint32_t DBCLK_DIV_CON;                      /* Address Offset: 0x0048 */
         uint32_t RESERVED004C;                       /* Address Offset: 0x004C */
    __I  uint32_t INT_STATUS;                         /* Address Offset: 0x0050 */
         uint32_t RESERVED0054;                       /* Address Offset: 0x0054 */
    __I  uint32_t INT_RAWSTATUS;                      /* Address Offset: 0x0058 */
         uint32_t RESERVED005C;                       /* Address Offset: 0x005C */
    __IO uint32_t PORT_EOI_L;                         /* Address Offset: 0x0060 */
    __IO uint32_t PORT_EOI_H;                         /* Address Offset: 0x0064 */
         uint32_t RESERVED0068[2];                    /* Address Offset: 0x0068 */
    __I  uint32_t EXT_PORT;                           /* Address Offset: 0x0070 */
         uint32_t RESERVED0074;                       /* Address Offset: 0x0074 */
    __I  uint32_t VER_ID;                             /* Address Offset: 0x0078 */
};
/* PMUCRU Register Structure Define */
struct PMUCRU_REG {
    __IO uint32_t MODE_CON00;                         /* Address Offset: 0x0000 */
         uint32_t RESERVED0004[3];                    /* Address Offset: 0x0004 */
    __IO uint32_t GPLL_CON[7];                        /* Address Offset: 0x0010 */
         uint32_t RESERVED002C;                       /* Address Offset: 0x002C */
    __IO uint32_t GPLL_OFFSETCAL_STATUS;              /* Address Offset: 0x0030 */
         uint32_t RESERVED0034[51];                   /* Address Offset: 0x0034 */
    __IO uint32_t CRU_CLKSEL_CON[14];                 /* Address Offset: 0x0100 */
         uint32_t RESERVED0138[18];                   /* Address Offset: 0x0138 */
    __IO uint32_t CRU_CLKGATE_CON[3];                 /* Address Offset: 0x0180 */
         uint32_t RESERVED018C[29];                   /* Address Offset: 0x018C */
    __IO uint32_t CRU_SOFTRST_CON[2];                 /* Address Offset: 0x0200 */
         uint32_t RESERVED0208[14];                   /* Address Offset: 0x0208 */
    __IO uint32_t AUTOCS_PMU_PCLK_CON[2];             /* Address Offset: 0x0240 */
};
/* CRU Register Structure Define */
struct CRU_REG {
    __IO uint32_t APLL_CON[7];                        /* Address Offset: 0x0000 */
         uint32_t RESERVED001C;                       /* Address Offset: 0x001C */
    __IO uint32_t DPLL_CON[7];                        /* Address Offset: 0x0020 */
         uint32_t RESERVED003C;                       /* Address Offset: 0x003C */
    __IO uint32_t CPLL_CON[7];                        /* Address Offset: 0x0040 */
         uint32_t RESERVED005C;                       /* Address Offset: 0x005C */
    __IO uint32_t HPLL_CON[7];                        /* Address Offset: 0x0060 */
         uint32_t RESERVED007C;                       /* Address Offset: 0x007C */
    __IO uint32_t APLL_OFFSETCAL_STATUS;              /* Address Offset: 0x0080 */
    __IO uint32_t DPLL_OFFSETCAL_STATUS;              /* Address Offset: 0x0084 */
    __IO uint32_t CPLL_OFFSETCAL_STATUS;              /* Address Offset: 0x0088 */
    __IO uint32_t HPLL_OFFSETCAL_STATUS;              /* Address Offset: 0x008C */
    __IO uint32_t MODE_CON01;                         /* Address Offset: 0x0090 */
         uint32_t RESERVED0094[27];                   /* Address Offset: 0x0094 */
    __IO uint32_t CRU_CLKSEL_CON[78];                 /* Address Offset: 0x0100 */
         uint32_t RESERVED0238[18];                   /* Address Offset: 0x0238 */
    __IO uint32_t CRU_CLKGATE_CON[25];                /* Address Offset: 0x0280 */
         uint32_t RESERVED02E4[7];                    /* Address Offset: 0x02E4 */
    __IO uint32_t CRU_SOFTRST_CON[15];                /* Address Offset: 0x0300 */
         uint32_t RESERVED033C[17];                   /* Address Offset: 0x033C */
    __IO uint32_t SSCGTBL_CON[32];                    /* Address Offset: 0x0380 */
    __IO uint32_t GLB_CNT_TH;                         /* Address Offset: 0x0400 */
    __IO uint32_t GLB_RST_ST;                         /* Address Offset: 0x0404 */
    __IO uint32_t GLB_SRST_FST_VALUE;                 /* Address Offset: 0x0408 */
    __IO uint32_t GLB_SRST_SND_VALUE;                 /* Address Offset: 0x040C */
    __IO uint32_t GLB_RST_CON;                        /* Address Offset: 0x0410 */
         uint32_t RESERVED0414[11];                   /* Address Offset: 0x0414 */
    __IO uint32_t SDMMC_CON[2];                       /* Address Offset: 0x0440 */
    __IO uint32_t SDIO_CON[2];                        /* Address Offset: 0x0448 */
    __IO uint32_t EMMC_CON[2];                        /* Address Offset: 0x0450 */
         uint32_t RESERVED0458[2];                    /* Address Offset: 0x0458 */
    __IO uint32_t GMAC_CON;                           /* Address Offset: 0x0460 */
    __IO uint32_t MISC_CON[2];                        /* Address Offset: 0x0464 */
         uint32_t RESERVED046C[45];                   /* Address Offset: 0x046C */
    __IO uint32_t AUTOCS_VDEC_HEVCCACLK_CON[22];      /* Address Offset: 0x0520 */
};
/* MBOX Register Structure Define */
struct MBOX_CMD_DAT {
    __IO uint32_t CMD;
    __IO uint32_t DATA;
};
struct MBOX_REG {
    __IO uint32_t A2B_INTEN;                          /* Address Offset: 0x0000 */
    __IO uint32_t A2B_STATUS;                         /* Address Offset: 0x0004 */
    struct MBOX_CMD_DAT A2B[4];                       /* Address Offset: 0x0008 */
    __IO uint32_t B2A_INTEN;                          /* Address Offset: 0x0028 */
    __IO uint32_t B2A_STATUS;                         /* Address Offset: 0x002C */
    struct MBOX_CMD_DAT B2A[4];                       /* Address Offset: 0x0030 */
         uint32_t RESERVED0050[44];                   /* Address Offset: 0x0050 */
    __IO uint32_t ATOMIC_LOCK[32];                    /* Address Offset: 0x0100 */
};
/* VOP Register Structure Define */
struct VOP_REG {
    __IO uint32_t REG_CFG_DONE;                       /* Address Offset: 0x0000 */
    __I  uint32_t VERSION;                            /* Address Offset: 0x0004 */
    __IO uint32_t DSP_BG;                             /* Address Offset: 0x0008 */
    __IO uint32_t MCU;                                /* Address Offset: 0x000C */
    __IO uint32_t SYS_CTRL0;                          /* Address Offset: 0x0010 */
    __IO uint32_t SYS_CTRL1;                          /* Address Offset: 0x0014 */
    __IO uint32_t SYS_CTRL2;                          /* Address Offset: 0x0018 */
    __IO uint32_t POST_LB_CTRL;                       /* Address Offset: 0x001C */
    __IO uint32_t DSP_CTRL0;                          /* Address Offset: 0x0020 */
    __IO uint32_t DSP_CTRL1;                          /* Address Offset: 0x0024 */
    __IO uint32_t DSP_CTRL2;                          /* Address Offset: 0x0028 */
    __IO uint32_t VOP_STATUS;                         /* Address Offset: 0x002C */
    __IO uint32_t LINE_FLAG;                          /* Address Offset: 0x0030 */
    __IO uint32_t INTR_EN;                            /* Address Offset: 0x0034 */
    __IO uint32_t INTR_CLEAR;                         /* Address Offset: 0x0038 */
    __IO uint32_t INTR_STATUS;                        /* Address Offset: 0x003C */
         uint32_t RESERVED0040[4];                    /* Address Offset: 0x0040 */
    __IO uint32_t WIN0_CTRL0;                         /* Address Offset: 0x0050 */
    __IO uint32_t WIN0_CTRL1;                         /* Address Offset: 0x0054 */
    __IO uint32_t WIN0_COLOR_KEY;                     /* Address Offset: 0x0058 */
    __IO uint32_t WIN0_VIR;                           /* Address Offset: 0x005C */
    __IO uint32_t WIN0_YRGB_MST;                      /* Address Offset: 0x0060 */
    __IO uint32_t WIN0_CBR_MST;                       /* Address Offset: 0x0064 */
    __IO uint32_t WIN0_ACT_INFO;                      /* Address Offset: 0x0068 */
    __IO uint32_t WIN0_DSP_INFO;                      /* Address Offset: 0x006C */
    __IO uint32_t WIN0_DSP_ST;                        /* Address Offset: 0x0070 */
    __IO uint32_t WIN0_SCL_FACTOR_YRGB;               /* Address Offset: 0x0074 */
    __IO uint32_t WIN0_SCL_FACTOR_CBR;                /* Address Offset: 0x0078 */
    __IO uint32_t WIN0_SCL_OFFSET;                    /* Address Offset: 0x007C */
    __IO uint32_t WIN0_ALPHA_CTRL;                    /* Address Offset: 0x0080 */
         uint32_t RESERVED0084[31];                   /* Address Offset: 0x0084 */
    __IO uint32_t DSP_HTOTAL_HS_END;                  /* Address Offset: 0x0100 */
    __IO uint32_t DSP_HACT_ST_END;                    /* Address Offset: 0x0104 */
    __IO uint32_t DSP_VTOTAL_VS_END;                  /* Address Offset: 0x0108 */
    __IO uint32_t DSP_VACT_ST_END;                    /* Address Offset: 0x010C */
    __IO uint32_t DSP_VS_ST_END_F1;                   /* Address Offset: 0x0110 */
    __IO uint32_t DSP_VACT_ST_END_F1;                 /* Address Offset: 0x0114 */
         uint32_t RESERVED0118[18];                   /* Address Offset: 0x0118 */
    __IO uint32_t BCSH_CTRL;                          /* Address Offset: 0x0160 */
    __IO uint32_t BCSH_COL_BAR;                       /* Address Offset: 0x0164 */
    __IO uint32_t BCSH_BCS;                           /* Address Offset: 0x0168 */
    __IO uint32_t BCSH_H;                             /* Address Offset: 0x016C */
    __IO uint32_t FRC_LOWER01_0;                      /* Address Offset: 0x0170 */
    __IO uint32_t FRC_LOWER01_1;                      /* Address Offset: 0x0174 */
    __IO uint32_t FRC_LOWER10_0;                      /* Address Offset: 0x0178 */
    __IO uint32_t FRC_LOWER10_1;                      /* Address Offset: 0x017C */
    __IO uint32_t FRC_LOWER11_0;                      /* Address Offset: 0x0180 */
    __IO uint32_t FRC_LOWER11_1;                      /* Address Offset: 0x0184 */
         uint32_t RESERVED0188;                       /* Address Offset: 0x0188 */
    __IO uint32_t MCU_RW_BYPASS_PORT;                 /* Address Offset: 0x018C */
    __IO uint32_t WIN2_CTRL0;                         /* Address Offset: 0x0190 */
    __IO uint32_t WIN2_CTRL1;                         /* Address Offset: 0x0194 */
    __IO uint32_t WIN2_VIR0_1;                        /* Address Offset: 0x0198 */
    __IO uint32_t WIN2_VIR2_3;                        /* Address Offset: 0x019C */
    __IO uint32_t WIN2_MST0;                          /* Address Offset: 0x01A0 */
    __IO uint32_t WIN2_DSP_INFO0;                     /* Address Offset: 0x01A4 */
    __IO uint32_t WIN2_DSP_ST0;                       /* Address Offset: 0x01A8 */
    __IO uint32_t WIN2_COLOR_KEY;                     /* Address Offset: 0x01AC */
    __IO uint32_t WIN2_MST1;                          /* Address Offset: 0x01B0 */
    __IO uint32_t WIN2_DSP_INFO1;                     /* Address Offset: 0x01B4 */
    __IO uint32_t WIN2_DSP_ST1;                       /* Address Offset: 0x01B8 */
    __IO uint32_t WIN2_ALPHA_CTRL;                    /* Address Offset: 0x01BC */
    __IO uint32_t WIN2_MST2;                          /* Address Offset: 0x01C0 */
    __IO uint32_t WIN2_DSP_INFO2;                     /* Address Offset: 0x01C4 */
    __IO uint32_t WIN2_DSP_ST2;                       /* Address Offset: 0x01C8 */
         uint32_t RESERVED01CC;                       /* Address Offset: 0x01CC */
    __IO uint32_t WIN2_MST3;                          /* Address Offset: 0x01D0 */
    __IO uint32_t WIN2_DSP_INFO3;                     /* Address Offset: 0x01D4 */
    __IO uint32_t WIN2_DSP_ST3;                       /* Address Offset: 0x01D8 */
         uint32_t RESERVED01DC[5];                    /* Address Offset: 0x01DC */
    __I  uint32_t SCAN_LINE_NUM;                      /* Address Offset: 0x01F0 */
    __IO uint32_t BLANKING_VALUE;                     /* Address Offset: 0x01F4 */
    __I  uint32_t FLAG_REG_FRM_VALID;                 /* Address Offset: 0x01F8 */
    __O  uint32_t FLAG_REG;                           /* Address Offset: 0x01FC */
         uint32_t RESERVED0200[12];                   /* Address Offset: 0x0200 */
    __IO uint32_t PWM_CTRL;                           /* Address Offset: 0x0230 */
    __IO uint32_t PWM_PERIOD_HPR;                     /* Address Offset: 0x0234 */
    __IO uint32_t PWM_DUTY_LPR;                       /* Address Offset: 0x0238 */
    __IO uint32_t PWM_CNT;                            /* Address Offset: 0x023C */
         uint32_t RESERVED0240[496];                  /* Address Offset: 0x0240 */
    __IO uint32_t GAMMA_LUT_ADDR;                     /* Address Offset: 0x0A00 */
         uint32_t RESERVED0A04[319];                  /* Address Offset: 0x0A04 */
    __IO uint32_t MMU_DTE_ADDR;                       /* Address Offset: 0x0F00 */
    __IO uint32_t MMU_STATUS;                         /* Address Offset: 0x0F04 */
    __IO uint32_t MMU_COMMAND;                        /* Address Offset: 0x0F08 */
    __IO uint32_t MMU_PAGE_FAULT_ADDR;                /* Address Offset: 0x0F0C */
    __IO uint32_t MMU_ZAP_ONE_LINE;                   /* Address Offset: 0x0F10 */
    __IO uint32_t MMU_INT_RAWSTAT;                    /* Address Offset: 0x0F14 */
    __IO uint32_t MMU_INT_CLEAR;                      /* Address Offset: 0x0F18 */
    __IO uint32_t MMU_INT_MASK;                       /* Address Offset: 0x0F1C */
    __IO uint32_t MMU_INT_STATUS;                     /* Address Offset: 0x0F20 */
    __IO uint32_t MMU_AUTO_GATING;                    /* Address Offset: 0x0F24 */
    __IO uint32_t MMU_CFG_DONE;                       /* Address Offset: 0x0F28 */
};
/* TIMER Register Structure Define */
struct TIMER_REG {
    __IO uint32_t LOAD_COUNT[2];                      /* Address Offset: 0x0000 */
    __I  uint32_t CURRENT_VALUE[2];                   /* Address Offset: 0x0008 */
    __IO uint32_t CONTROLREG;                         /* Address Offset: 0x0010 */
         uint32_t RESERVED0014;                       /* Address Offset: 0x0014 */
    __IO uint32_t INTSTATUS;                          /* Address Offset: 0x0018 */
};
/* CTRL Register Structure Define */
struct CTRL_REG {
    __IO uint32_t VI_ISP_EN;                          /* Address Offset: 0x0000 */
    __IO uint32_t VI_ISP_PATH;                        /* Address Offset: 0x0004 */
    __I  uint32_t VI_ID;                              /* Address Offset: 0x0008 */
    __IO uint32_t VI_ISP_CLK_CTRL;                    /* Address Offset: 0x000C */
    __IO uint32_t VI_ICCL;                            /* Address Offset: 0x0010 */
    __IO uint32_t VI_IRCL;                            /* Address Offset: 0x0014 */
    __IO uint32_t VI_DPCL;                            /* Address Offset: 0x0018 */
    __IO uint32_t SWS_CFG;                            /* Address Offset: 0x001C */
    __IO uint32_t LVDS_CTRL;                          /* Address Offset: 0x0020 */
    __IO uint32_t LVDS_SAV_EAV_ACT;                   /* Address Offset: 0x0024 */
    __IO uint32_t LVDS_SAV_EAV_BLK;                   /* Address Offset: 0x0028 */
};
/* ISP Register Structure Define */
struct ISP_REG {
    __IO uint32_t CTRL;                               /* Address Offset: 0x0000 */
    __IO uint32_t ACQ_PROP;                           /* Address Offset: 0x0004 */
    __IO uint32_t ACQ_H_OFFS;                         /* Address Offset: 0x0008 */
    __IO uint32_t ACQ_V_OFFS;                         /* Address Offset: 0x000C */
    __IO uint32_t ACQ_H_SIZE;                         /* Address Offset: 0x0010 */
    __IO uint32_t ACQ_V_SIZE;                         /* Address Offset: 0x0014 */
    __IO uint32_t ACQ_NR_FRAMES;                      /* Address Offset: 0x0018 */
    __IO uint32_t GAMMA_DX_LO;                        /* Address Offset: 0x001C */
    __IO uint32_t GAMMA_DX_HI;                        /* Address Offset: 0x0020 */
    __IO uint32_t GAMMA_R_Y_0;                        /* Address Offset: 0x0024 */
    __IO uint32_t GAMMA_R_Y_1;                        /* Address Offset: 0x0028 */
    __IO uint32_t GAMMA_R_Y_2;                        /* Address Offset: 0x002C */
    __IO uint32_t GAMMA_R_Y_3;                        /* Address Offset: 0x0030 */
    __IO uint32_t GAMMA_R_Y_4;                        /* Address Offset: 0x0034 */
    __IO uint32_t GAMMA_R_Y_5;                        /* Address Offset: 0x0038 */
    __IO uint32_t GAMMA_R_Y_6;                        /* Address Offset: 0x003C */
    __IO uint32_t GAMMA_R_Y_7;                        /* Address Offset: 0x0040 */
    __IO uint32_t GAMMA_R_Y_8;                        /* Address Offset: 0x0044 */
    __IO uint32_t GAMMA_R_Y_9;                        /* Address Offset: 0x0048 */
    __IO uint32_t GAMMA_R_Y_10;                       /* Address Offset: 0x004C */
    __IO uint32_t GAMMA_R_Y_11;                       /* Address Offset: 0x0050 */
    __IO uint32_t GAMMA_R_Y_12;                       /* Address Offset: 0x0054 */
    __IO uint32_t GAMMA_R_Y_13;                       /* Address Offset: 0x0058 */
    __IO uint32_t GAMMA_R_Y_14;                       /* Address Offset: 0x005C */
    __IO uint32_t GAMMA_R_Y_15;                       /* Address Offset: 0x0060 */
    __IO uint32_t GAMMA_R_Y_16;                       /* Address Offset: 0x0064 */
    __IO uint32_t GAMMA_G_Y_0;                        /* Address Offset: 0x0068 */
    __IO uint32_t GAMMA_G_Y_1;                        /* Address Offset: 0x006C */
    __IO uint32_t GAMMA_G_Y_2;                        /* Address Offset: 0x0070 */
    __IO uint32_t GAMMA_G_Y_3;                        /* Address Offset: 0x0074 */
    __IO uint32_t GAMMA_G_Y_4;                        /* Address Offset: 0x0078 */
    __IO uint32_t GAMMA_G_Y_5;                        /* Address Offset: 0x007C */
    __IO uint32_t GAMMA_G_Y_6;                        /* Address Offset: 0x0080 */
    __IO uint32_t GAMMA_G_Y_7;                        /* Address Offset: 0x0084 */
    __IO uint32_t GAMMA_G_Y_8;                        /* Address Offset: 0x0088 */
    __IO uint32_t GAMMA_G_Y_9;                        /* Address Offset: 0x008C */
    __IO uint32_t GAMMA_G_Y_10;                       /* Address Offset: 0x0090 */
    __IO uint32_t GAMMA_G_Y_11;                       /* Address Offset: 0x0094 */
    __IO uint32_t GAMMA_G_Y_12;                       /* Address Offset: 0x0098 */
    __IO uint32_t GAMMA_G_Y_13;                       /* Address Offset: 0x009C */
    __IO uint32_t GAMMA_G_Y_14;                       /* Address Offset: 0x00A0 */
    __IO uint32_t GAMMA_G_Y_15;                       /* Address Offset: 0x00A4 */
    __IO uint32_t GAMMA_G_Y_16;                       /* Address Offset: 0x00A8 */
    __IO uint32_t GAMMA_B_Y_0;                        /* Address Offset: 0x00AC */
    __IO uint32_t GAMMA_B_Y_1;                        /* Address Offset: 0x00B0 */
    __IO uint32_t GAMMA_B_Y_2;                        /* Address Offset: 0x00B4 */
    __IO uint32_t GAMMA_B_Y_3;                        /* Address Offset: 0x00B8 */
    __IO uint32_t GAMMA_B_Y_4;                        /* Address Offset: 0x00BC */
    __IO uint32_t GAMMA_B_Y_5;                        /* Address Offset: 0x00C0 */
    __IO uint32_t GAMMA_B_Y_6;                        /* Address Offset: 0x00C4 */
    __IO uint32_t GAMMA_B_Y_7;                        /* Address Offset: 0x00C8 */
    __IO uint32_t GAMMA_B_Y_8;                        /* Address Offset: 0x00CC */
    __IO uint32_t GAMMA_B_Y_9;                        /* Address Offset: 0x00D0 */
    __IO uint32_t GAMMA_B_Y_10;                       /* Address Offset: 0x00D4 */
    __IO uint32_t GAMMA_B_Y_11;                       /* Address Offset: 0x00D8 */
    __IO uint32_t GAMMA_B_Y_12;                       /* Address Offset: 0x00DC */
    __IO uint32_t GAMMA_B_Y_13;                       /* Address Offset: 0x00E0 */
    __IO uint32_t GAMMA_B_Y_14;                       /* Address Offset: 0x00E4 */
    __IO uint32_t GAMMA_B_Y_15;                       /* Address Offset: 0x00E8 */
    __IO uint32_t GAMMA_B_Y_16;                       /* Address Offset: 0x00EC */
         uint32_t RESERVED00F0[8];                    /* Address Offset: 0x00F0 */
    __IO uint32_t ISP_AWB_PROP;                       /* Address Offset: 0x0110 */
    __IO uint32_t ISP_AWB_H_OFFS;                     /* Address Offset: 0x0114 */
    __IO uint32_t ISP_AWB_V_OFFS;                     /* Address Offset: 0x0118 */
    __IO uint32_t ISP_AWB_H_SIZE;                     /* Address Offset: 0x011C */
    __IO uint32_t ISP_AWB_V_SIZE;                     /* Address Offset: 0x0120 */
    __IO uint32_t ISP_AWB_FRAMES;                     /* Address Offset: 0x0124 */
    __IO uint32_t ISP_AWB_REF;                        /* Address Offset: 0x0128 */
    __IO uint32_t ISP_AWB_THRESH;                     /* Address Offset: 0x012C */
         uint32_t RESERVED0130[2];                    /* Address Offset: 0x0130 */
    __IO uint32_t AWB_GAIN_G;                         /* Address Offset: 0x0138 */
    __IO uint32_t AWB_GAIN_RB;                        /* Address Offset: 0x013C */
    __I  uint32_t AWB_WHITE_CNT;                      /* Address Offset: 0x0140 */
    __I  uint32_t AWB_MEAN;                           /* Address Offset: 0x0144 */
         uint32_t RESERVED0148[10];                   /* Address Offset: 0x0148 */
    __IO uint32_t CC_COEFF_0;                         /* Address Offset: 0x0170 */
    __IO uint32_t CC_COEFF_1;                         /* Address Offset: 0x0174 */
    __IO uint32_t CC_COEFF_2;                         /* Address Offset: 0x0178 */
    __IO uint32_t CC_COEFF_3;                         /* Address Offset: 0x017C */
    __IO uint32_t CC_COEFF_4;                         /* Address Offset: 0x0180 */
    __IO uint32_t CC_COEFF_5;                         /* Address Offset: 0x0184 */
    __IO uint32_t CC_COEFF_6;                         /* Address Offset: 0x0188 */
    __IO uint32_t CC_COEFF_7;                         /* Address Offset: 0x018C */
    __IO uint32_t CC_COEFF_8;                         /* Address Offset: 0x0190 */
    __IO uint32_t OUT_H_OFFS;                         /* Address Offset: 0x0194 */
    __IO uint32_t OUT_V_OFFS;                         /* Address Offset: 0x0198 */
    __IO uint32_t OUT_H_SIZE;                         /* Address Offset: 0x019C */
    __IO uint32_t OUT_V_SIZE;                         /* Address Offset: 0x01A0 */
    __IO uint32_t DEMOSAIC;                           /* Address Offset: 0x01A4 */
    __I  uint32_t FLAGS_SHD;                          /* Address Offset: 0x01A8 */
    __I  uint32_t OUT_H_OFFS_SHD;                     /* Address Offset: 0x01AC */
    __I  uint32_t OUT_V_OFFS_SHD;                     /* Address Offset: 0x01B0 */
    __I  uint32_t OUT_H_SIZE_SHD;                     /* Address Offset: 0x01B4 */
    __I  uint32_t OUT_V_SIZE_SHD;                     /* Address Offset: 0x01B8 */
    __IO uint32_t ISP_IMSC;                           /* Address Offset: 0x01BC */
    __I  uint32_t ISP_RIS;                            /* Address Offset: 0x01C0 */
    __I  uint32_t ISP_MIS;                            /* Address Offset: 0x01C4 */
    __O  uint32_t ISP_ICR;                            /* Address Offset: 0x01C8 */
    __O  uint32_t ISP_ISR;                            /* Address Offset: 0x01CC */
    __IO uint32_t ISP3A_IMSC;                         /* Address Offset: 0x01D0 */
    __I  uint32_t ISP3A_RIS;                          /* Address Offset: 0x01D4 */
    __I  uint32_t ISP3A_MIS;                          /* Address Offset: 0x01D8 */
    __O  uint32_t ISP3A_ICR;                          /* Address Offset: 0x01DC */
         uint32_t RESERVED01E0[23];                   /* Address Offset: 0x01E0 */
    __I  uint32_t ERR;                                /* Address Offset: 0x023C */
    __O  uint32_t ERR_CLR;                            /* Address Offset: 0x0240 */
    __I  uint32_t FRAME_COUNT;                        /* Address Offset: 0x0244 */
         uint32_t RESERVED0248[3];                    /* Address Offset: 0x0248 */
    __IO uint32_t DEBUG1;                             /* Address Offset: 0x0254 */
};
/* MI Register Structure Define */
struct MI_REG {
    __IO uint32_t MI_WR_CTRL;                         /* Address Offset: 0x0000 */
    __IO uint32_t MI_WR_INIT;                         /* Address Offset: 0x0004 */
    __IO uint32_t MI_MP_WR_Y_BASE;                    /* Address Offset: 0x0008 */
    __IO uint32_t MI_MP_WR_Y_SIZE;                    /* Address Offset: 0x000C */
    __IO uint32_t MI_MP_WR_Y_OFFS_CNT;                /* Address Offset: 0x0010 */
    __I  uint32_t MI_MP_WR_Y_OFFS_CNT_START;          /* Address Offset: 0x0014 */
    __IO uint32_t MI_MP_WR_Y_IRQ_OFFS;                /* Address Offset: 0x0018 */
    __IO uint32_t MI_MP_WR_CB_BASE;                   /* Address Offset: 0x001C */
    __IO uint32_t MI_MP_WR_CB_SIZE;                   /* Address Offset: 0x0020 */
    __IO uint32_t MI_MP_WR_CB_OFFS_CNT;               /* Address Offset: 0x0024 */
    __I  uint32_t MI_MP_WR_CB_OFFS_CNT_START;         /* Address Offset: 0x0028 */
    __IO uint32_t MI_MP_WR_CR_BASE;                   /* Address Offset: 0x002C */
    __IO uint32_t MI_MP_WR_CR_SIZE;                   /* Address Offset: 0x0030 */
    __IO uint32_t MI_MP_WR_CR_OFFS_CNT;               /* Address Offset: 0x0034 */
    __I  uint32_t MI_MP_WR_CR_OFFS_CNT_START;         /* Address Offset: 0x0038 */
    __IO uint32_t MI_SP_WR_Y_BASE;                    /* Address Offset: 0x003C */
    __IO uint32_t MI_SP_WR_Y_SIZE;                    /* Address Offset: 0x0040 */
    __IO uint32_t MI_SP_WR_Y_OFFS_CNT;                /* Address Offset: 0x0044 */
    __I  uint32_t MI_SP_WR_Y_OFFS_CNT_START;          /* Address Offset: 0x0048 */
    __IO uint32_t MI_SP_WR_Y_LLENGTH;                 /* Address Offset: 0x004C */
    __IO uint32_t MI_SP_WR_CB_BASE;                   /* Address Offset: 0x0050 */
    __IO uint32_t MI_SP_WR_CB_SIZE;                   /* Address Offset: 0x0054 */
    __IO uint32_t MI_SP_WR_CB_OFFS_CNT;               /* Address Offset: 0x0058 */
    __I  uint32_t MI_SP_WR_CB_OFFS_CNT_START;         /* Address Offset: 0x005C */
    __IO uint32_t MI_SP_WR_CR_BASE;                   /* Address Offset: 0x0060 */
    __IO uint32_t MI_SP_WR_CR_SIZE;                   /* Address Offset: 0x0064 */
    __IO uint32_t MI_SP_WR_CR_OFFS_CNT;               /* Address Offset: 0x0068 */
    __I  uint32_t MI_SP_WR_CR_OFFS_CNT_START;         /* Address Offset: 0x006C */
    __I  uint32_t MI_WR_BYTE_CNT;                     /* Address Offset: 0x0070 */
    __I  uint32_t MI_WR_CTRL_SHD;                     /* Address Offset: 0x0074 */
    __I  uint32_t MI_MP_WR_Y_BASE_SHD;                /* Address Offset: 0x0078 */
    __I  uint32_t MI_MP_WR_Y_SIZE_SHD;                /* Address Offset: 0x007C */
    __I  uint32_t MI_MP_WR_Y_OFFS_CNT_SHD;            /* Address Offset: 0x0080 */
    __I  uint32_t MI_MP_WR_Y_IRQ_OFFS_SHD;            /* Address Offset: 0x0084 */
    __I  uint32_t MI_MP_WR_CB_BASE_SHD;               /* Address Offset: 0x0088 */
    __I  uint32_t MI_MP_WR_CB_SIZE_SHD;               /* Address Offset: 0x008C */
    __I  uint32_t MI_MP_WR_CB_OFFS_CNT_SHD;           /* Address Offset: 0x0090 */
    __I  uint32_t MI_MP_WR_CR_BASE_SHD;               /* Address Offset: 0x0094 */
    __I  uint32_t MI_MP_WR_CR_SIZE_SHD;               /* Address Offset: 0x0098 */
    __I  uint32_t MI_MP_WR_CR_OFFS_CNT_SHD;           /* Address Offset: 0x009C */
    __I  uint32_t MI_SP_WR_Y_BASE_SHD;                /* Address Offset: 0x00A0 */
    __I  uint32_t MI_SP_WR_Y_SIZE_SHD;                /* Address Offset: 0x00A4 */
    __I  uint32_t MI_SP_WR_Y_OFFS_CNT_SHD;            /* Address Offset: 0x00A8 */
         uint32_t RESERVED00AC;                       /* Address Offset: 0x00AC */
    __I  uint32_t MI_SP_WR_CB_BASE_AD_SHD;            /* Address Offset: 0x00B0 */
    __I  uint32_t MI_SP_WR_CB_SIZE_SHD;               /* Address Offset: 0x00B4 */
    __I  uint32_t MI_SP_WR_CB_OFFS_CNT_SHD;           /* Address Offset: 0x00B8 */
    __I  uint32_t MI_SP_WR_CR_BASE_AD_SHD;            /* Address Offset: 0x00BC */
    __I  uint32_t MI_SP_WR_CR_SIZE_SHD;               /* Address Offset: 0x00C0 */
    __I  uint32_t MI_SP_WR_CR_OFFS_CNT_SHD;           /* Address Offset: 0x00C4 */
    __IO uint32_t MI_RD_Y_PIC_START_AD;               /* Address Offset: 0x00C8 */
    __IO uint32_t MI_RD_Y_PIC_WIDTH;                  /* Address Offset: 0x00CC */
    __IO uint32_t MI_RD_Y_LLENGTH;                    /* Address Offset: 0x00D0 */
    __IO uint32_t MI_RD_Y_PIC_SIZE;                   /* Address Offset: 0x00D4 */
    __IO uint32_t MI_RD_CB_PIC_START_AD;              /* Address Offset: 0x00D8 */
         uint32_t RESERVED00DC[3];                    /* Address Offset: 0x00DC */
    __IO uint32_t MI_RD_CR_PIC_START_AD;              /* Address Offset: 0x00E8 */
         uint32_t RESERVED00EC[3];                    /* Address Offset: 0x00EC */
    __IO uint32_t MI_IMSC;                            /* Address Offset: 0x00F8 */
    __I  uint32_t MI_RIS;                             /* Address Offset: 0x00FC */
    __I  uint32_t MI_MIS;                             /* Address Offset: 0x0100 */
    __IO uint32_t MI_ICR;                             /* Address Offset: 0x0104 */
    __IO uint32_t MI_ISR;                             /* Address Offset: 0x0108 */
    __I  uint32_t MI_STATUS;                          /* Address Offset: 0x010C */
    __O  uint32_t MI_STATUS_CLR;                      /* Address Offset: 0x0110 */
    __IO uint32_t MI_SP_WR_Y_PIC_WIDTH;               /* Address Offset: 0x0114 */
    __IO uint32_t MI_SP_WR_Y_PIC_HEIGHT;              /* Address Offset: 0x0118 */
    __IO uint32_t MI_SP_WR_Y_PIC_SIZE;                /* Address Offset: 0x011C */
    __IO uint32_t MI_RD_CTRL;                         /* Address Offset: 0x0120 */
    __O  uint32_t MI_RD_START;                        /* Address Offset: 0x0124 */
    __I  uint32_t MI_RD_STATUS;                       /* Address Offset: 0x0128 */
    __I  uint32_t MI_WR_PIXEL_CNT;                    /* Address Offset: 0x012C */
    __IO uint32_t MI_MP_WR_Y_BASE2;                   /* Address Offset: 0x0130 */
    __IO uint32_t MI_MP_WR_CB_BASE2;                  /* Address Offset: 0x0134 */
    __IO uint32_t MI_MP_WR_CR_BASE2;                  /* Address Offset: 0x0138 */
    __IO uint32_t MI_SP_WR_Y_BASE2;                   /* Address Offset: 0x013C */
    __IO uint32_t MI_SP_WR_CB_BASE2;                  /* Address Offset: 0x0140 */
    __IO uint32_t MI_SP_WR_CR_BASE2;                  /* Address Offset: 0x0144 */
    __IO uint32_t MI_WR_XTD_FORMAT_CTRL;              /* Address Offset: 0x0148 */
         uint32_t RESERVED014C[2];                    /* Address Offset: 0x014C */
    __I  uint32_t MI_WR_ID;                           /* Address Offset: 0x0154 */
         uint32_t RESERVED0158[34];                   /* Address Offset: 0x0158 */
    __IO uint32_t MI_MP_WR_Y_IRQ_OFFS2;               /* Address Offset: 0x01E0 */
    __I  uint32_t MI_MP_WR_Y_IRQ_OFFS2_SHD;           /* Address Offset: 0x01E4 */
         uint32_t RESERVED01E8[134];                  /* Address Offset: 0x01E8 */
    __IO uint32_t MI_WR_CTRL2;                        /* Address Offset: 0x0400 */
    __I  uint32_t MI_WR_ID2;                          /* Address Offset: 0x0404 */
    __IO uint32_t MI_RD_CTRL2;                        /* Address Offset: 0x0408 */
    __I  uint32_t MI_RD_ID;                           /* Address Offset: 0x040C */
         uint32_t RESERVED0410[3];                    /* Address Offset: 0x0410 */
    __IO uint32_t MI_RD_FIFO_LEVEL;                   /* Address Offset: 0x041C */
    __IO uint32_t RAW0_WR_BASE;                       /* Address Offset: 0x0420 */
    __IO uint32_t RAW0_WR_SIZE;                       /* Address Offset: 0x0424 */
    __IO uint32_t RAW0_WR_LENGTH;                     /* Address Offset: 0x0428 */
    __I  uint32_t RAW0_WR_BASE_SHD;                   /* Address Offset: 0x042C */
    __IO uint32_t RAW1_WR_BASE;                       /* Address Offset: 0x0430 */
    __IO uint32_t RAW1_WR_SIZE;                       /* Address Offset: 0x0434 */
    __IO uint32_t RAW1_WR_LENGTH;                     /* Address Offset: 0x0438 */
    __I  uint32_t RAW1_WR_BASE_SHD;                   /* Address Offset: 0x043C */
    __IO uint32_t RAW2_WR_BASE;                       /* Address Offset: 0x0440 */
    __IO uint32_t RAW2_WR_SIZE;                       /* Address Offset: 0x0444 */
    __IO uint32_t RAW2_WR_LENGTH;                     /* Address Offset: 0x0448 */
    __I  uint32_t RAW2_WR_BASE_SHD;                   /* Address Offset: 0x044C */
    __IO uint32_t RAW3_WR_BASE;                       /* Address Offset: 0x0450 */
    __IO uint32_t RAW3_WR_SIZE;                       /* Address Offset: 0x0454 */
    __IO uint32_t RAW3_WR_LENGTH;                     /* Address Offset: 0x0458 */
    __I  uint32_t RAW3_WR_BASE_SHD;                   /* Address Offset: 0x045C */
    __I  uint32_t RW0_WR_LAST_FRAME_ADDR;             /* Address Offset: 0x0460 */
    __I  uint32_t RW1_WR_LAST_FRAME_ADDR;             /* Address Offset: 0x0464 */
    __I  uint32_t RW2_WR_LAST_FRAME_ADDR;             /* Address Offset: 0x0468 */
    __I  uint32_t RW3_WR_LAST_FRAME_ADDR;             /* Address Offset: 0x046C */
    __IO uint32_t RAW0_RD_BASE;                       /* Address Offset: 0x0470 */
    __IO uint32_t RAW0_RD_LENGTH;                     /* Address Offset: 0x0474 */
    __IO uint32_t RAW0_RD_BASE_SHD;                   /* Address Offset: 0x0478 */
         uint32_t RESERVED047C;                       /* Address Offset: 0x047C */
    __IO uint32_t RAW1_RD_BASE;                       /* Address Offset: 0x0480 */
    __IO uint32_t RAW1_RD_LENGTH;                     /* Address Offset: 0x0484 */
    __IO uint32_t RAW1_RD_BASE_SHD;                   /* Address Offset: 0x0488 */
         uint32_t RESERVED048C;                       /* Address Offset: 0x048C */
    __IO uint32_t RAWS_RD_BASE;                       /* Address Offset: 0x0490 */
    __IO uint32_t RAWS_RD_LENGTH;                     /* Address Offset: 0x0494 */
    __IO uint32_t RAWS_RD_BASE_SHD;                   /* Address Offset: 0x0498 */
         uint32_t RESERVED049C[25];                   /* Address Offset: 0x049C */
    __IO uint32_t RAWFBC_WR_BURST_LEN;                /* Address Offset: 0x0500 */
    __IO uint32_t RAWFBC_RD_BURST_LEN;                /* Address Offset: 0x0504 */
         uint32_t RESERVED0508[2];                    /* Address Offset: 0x0508 */
    __IO uint32_t RAW0FBC_WR_BASE;                    /* Address Offset: 0x0510 */
    __IO uint32_t RAW1FBC_WR_BASE;                    /* Address Offset: 0x0514 */
    __IO uint32_t RAW0FBC_RD_BASE;                    /* Address Offset: 0x0518 */
    __IO uint32_t RAW1FBC_RD_BASE;                    /* Address Offset: 0x051C */
    __IO uint32_t RAW0FBC_WR_BASE_SHD;                /* Address Offset: 0x0520 */
    __IO uint32_t RAW1FBC_WR_BASE_SHD;                /* Address Offset: 0x0524 */
    __IO uint32_t RAW0FBC_RD_BASE_SHD;                /* Address Offset: 0x0528 */
    __IO uint32_t RAW1FBC_RD_BASE_SHD;                /* Address Offset: 0x052C */
         uint32_t RESERVED0530[4];                    /* Address Offset: 0x0530 */
    __IO uint32_t LUT_3D_RD_BASE;                     /* Address Offset: 0x0540 */
    __IO uint32_t LUT_LSC_RD_BASE;                    /* Address Offset: 0x0544 */
    __IO uint32_t LUT_LDCH_RD_BASE;                   /* Address Offset: 0x0548 */
         uint32_t RESERVED054C;                       /* Address Offset: 0x054C */
    __IO uint32_t LUT_3D_RD_WSIZE;                    /* Address Offset: 0x0550 */
    __IO uint32_t LUT_LSC_RD_WSIZE;                   /* Address Offset: 0x0554 */
    __IO uint32_t LUT_LDCH_RD_H_WSIZE;                /* Address Offset: 0x0558 */
    __IO uint32_t LUT_LDCH_RD_V_SIZE;                 /* Address Offset: 0x055C */
    __IO uint32_t DBR_WR_BASE;                        /* Address Offset: 0x0560 */
    __IO uint32_t DBR_WR_SIZE;                        /* Address Offset: 0x0564 */
    __IO uint32_t DBR_WR_LENGTH;                      /* Address Offset: 0x0568 */
    __I  uint32_t DBR_WR_BASE_SHD;                    /* Address Offset: 0x056C */
    __IO uint32_t DBR_RD_BASE;                        /* Address Offset: 0x0570 */
    __IO uint32_t DBR_RD_LENGTH;                      /* Address Offset: 0x0574 */
    __IO uint32_t DBR_RD_BASE_SHD;                    /* Address Offset: 0x0578 */
    __IO uint32_t SWS_3A_WR_BASE;                     /* Address Offset: 0x057C */
    __IO uint32_t GAIN_WR_BASE;                       /* Address Offset: 0x0580 */
    __IO uint32_t GAIN_WR_SIZE;                       /* Address Offset: 0x0584 */
    __IO uint32_t GAIN_WR_LENGTH;                     /* Address Offset: 0x0588 */
         uint32_t RESERVED058C;                       /* Address Offset: 0x058C */
    __I  uint32_t GAIN_WR_BASE_SHD;                   /* Address Offset: 0x0590 */
    __IO uint32_t GAIN_WR_BASE2;                      /* Address Offset: 0x0594 */
};
/* CSI2RX Register Structure Define */
struct CSI2RX_REG {
    __IO uint32_t CTRL0;                              /* Address Offset: 0x0000 */
    __IO uint32_t CTRL1;                              /* Address Offset: 0x0004 */
    __IO uint32_t CTRL2;                              /* Address Offset: 0x0008 */
         uint32_t RESERVED000C;                       /* Address Offset: 0x000C */
    __IO uint32_t CSI2_RESETN;                        /* Address Offset: 0x0010 */
    __I  uint32_t PHY_STATE_RO;                       /* Address Offset: 0x0014 */
    __IO uint32_t DATA_IDS_1;                         /* Address Offset: 0x0018 */
    __IO uint32_t DATA_IDS_2;                         /* Address Offset: 0x001C */
    __I  uint32_t ERR_PHY;                            /* Address Offset: 0x0020 */
    __I  uint32_t ERR_PACKET;                         /* Address Offset: 0x0024 */
    __IO uint32_t ERR_OVERFLOW;                       /* Address Offset: 0x0028 */
    __I  uint32_t ERR_STAT;                           /* Address Offset: 0x002C */
    __IO uint32_t MASK_PHY;                           /* Address Offset: 0x0030 */
    __IO uint32_t MASK_PACKET;                        /* Address Offset: 0x0034 */
    __IO uint32_t MASK_OVERFLOW;                      /* Address Offset: 0x0038 */
    __IO uint32_t MASK_STAT;                          /* Address Offset: 0x003C */
    __IO uint32_t RAW0_WR_CTRL;                       /* Address Offset: 0x0040 */
    __I  uint32_t RAW0_WR_LINECNT_RO;                 /* Address Offset: 0x0044 */
    __IO uint32_t RAW0_WR_PIC_SIZE;                   /* Address Offset: 0x0048 */
    __IO uint32_t RAW0_WR_PIC_OFF;                    /* Address Offset: 0x004C */
    __IO uint32_t RAW1_WR_CTRL;                       /* Address Offset: 0x0050 */
    __I  uint32_t RAW1_WR_LINECNT_RO;                 /* Address Offset: 0x0054 */
    __IO uint32_t RAW1_WR_PIC_SIZE;                   /* Address Offset: 0x0058 */
    __IO uint32_t RAW1_WR_PIC_OFF;                    /* Address Offset: 0x005C */
    __IO uint32_t RAW2_WR_CTRL;                       /* Address Offset: 0x0060 */
    __I  uint32_t RAW2_WR_LINECNT_RO;                 /* Address Offset: 0x0064 */
    __IO uint32_t RAW2_WR_PIC_SIZE;                   /* Address Offset: 0x0068 */
    __IO uint32_t RAW2_WR_PIC_OFF;                    /* Address Offset: 0x006C */
    __IO uint32_t RAW3_WR_CTRL;                       /* Address Offset: 0x0070 */
    __I  uint32_t RAW3_WR_LINECNT_RO;                 /* Address Offset: 0x0074 */
    __IO uint32_t RAW3_WR_PIC_SIZE;                   /* Address Offset: 0x0078 */
    __IO uint32_t RAW3_WR_PIC_OFF;                    /* Address Offset: 0x007C */
    __IO uint32_t RAW_RD_CTRL;                        /* Address Offset: 0x0080 */
    __I  uint32_t RAW_RD_LINECNT_RO;                  /* Address Offset: 0x0084 */
    __IO uint32_t RAW_RD_PIC_SIZE;                    /* Address Offset: 0x0088 */
    __I  uint32_t RAW2_RD_LINECNT_RO;                 /* Address Offset: 0x008C */
    __IO uint32_t RAWFBC_CTRL;                        /* Address Offset: 0x0090 */
    __IO uint32_t ESPHDR_LCNT;                        /* Address Offset: 0x0094 */
    __IO uint32_t ESPHDR_IDCD;                        /* Address Offset: 0x0098 */
         uint32_t RESERVED009C;                       /* Address Offset: 0x009C */
    __I  uint32_t VC0_FRAME_NUM_RO;                   /* Address Offset: 0x00A0 */
    __I  uint32_t VC1_FRAME_NUM_RO;                   /* Address Offset: 0x00A4 */
    __I  uint32_t VC2_FRAME_NUM_RO;                   /* Address Offset: 0x00A8 */
    __I  uint32_t VC3_FRAME_NUM_RO;                   /* Address Offset: 0x00AC */
    __I  uint32_t ISP_LINECNT_RO;                     /* Address Offset: 0x00B0 */
    __I  uint32_t RAW_WR_IBUF_STATUS_RO;              /* Address Offset: 0x00B4 */
    __I  uint32_t RAW_WR_IBUF3_STATUS_RO;             /* Address Offset: 0x00B8 */
         uint32_t RESERVED00BC[2];                    /* Address Offset: 0x00BC */
    __I  uint32_t CUR_HEADER_RO;                      /* Address Offset: 0x00C4 */
    __IO uint32_t RAWFBC_EN_SHD;                      /* Address Offset: 0x00C8 */
         uint32_t RESERVED00CC;                       /* Address Offset: 0x00CC */
    __IO uint32_t FPN_CTRL;                           /* Address Offset: 0x00D0 */
    __IO uint32_t FPN_TABLE_CTRL;                     /* Address Offset: 0x00D4 */
    __IO uint32_t FPN_TABLE_DATA;                     /* Address Offset: 0x00D8 */
         uint32_t RESERVED00DC[5];                    /* Address Offset: 0x00DC */
    __IO uint32_t CSI_Y_STAT_CTRL;                    /* Address Offset: 0x00F0 */
    __I  uint32_t CSI_Y_STAT_RO;                      /* Address Offset: 0x00F4 */
         uint32_t RESERVED00F8;                       /* Address Offset: 0x00F8 */
    __I  uint32_t VERSION;                            /* Address Offset: 0x00FC */
};
/* DPHYRX Register Structure Define */
struct DPHYRX_REG {
    __IO uint32_t LANE_EN;                            /* Address Offset: 0x0000 */
         uint32_t RESERVED0004[12];                   /* Address Offset: 0x0004 */
    __IO uint32_t DIGITAL_CLK_PHASE;                  /* Address Offset: 0x0034 */
    __IO uint32_t LANE_CLK_3_PHASE;                   /* Address Offset: 0x0038 */
    __IO uint32_t LANE_2_1_0_PHASE;                   /* Address Offset: 0x003C */
         uint32_t RESERVED0040[2];                    /* Address Offset: 0x0040 */
    __IO uint32_t DIGITAL_CLK_REVERSE;                /* Address Offset: 0x0048 */
         uint32_t RESERVED004C[13];                   /* Address Offset: 0x004C */
    __IO uint32_t MIPI_LVDS_ENABLE;                   /* Address Offset: 0x0080 */
         uint32_t RESERVED0084[41];                   /* Address Offset: 0x0084 */
    __IO uint32_t LANE_CK_MODE;                       /* Address Offset: 0x0128 */
         uint32_t RESERVED012C[3];                    /* Address Offset: 0x012C */
    __IO uint32_t LANE_CK_MSB;                        /* Address Offset: 0x0138 */
         uint32_t RESERVED013C;                       /* Address Offset: 0x013C */
    __IO uint32_t LANE_CK_TTAGO;                      /* Address Offset: 0x0140 */
    __IO uint32_t LANE_CK_TTASURE;                    /* Address Offset: 0x0144 */
    __IO uint32_t LANE_CK_TTAWAIT;                    /* Address Offset: 0x0148 */
         uint32_t RESERVED014C[5];                    /* Address Offset: 0x014C */
    __IO uint32_t LANE_CK_THSSETTLE;                  /* Address Offset: 0x0160 */
         uint32_t RESERVED0164;                       /* Address Offset: 0x0164 */
    __IO uint32_t LANE_CK_CAL_EN;                     /* Address Offset: 0x0168 */
         uint32_t RESERVED016C[19];                   /* Address Offset: 0x016C */
    __IO uint32_t LANE_0_MSB;                         /* Address Offset: 0x01B8 */
         uint32_t RESERVED01BC;                       /* Address Offset: 0x01BC */
    __IO uint32_t LANE_0_TTAGO;                       /* Address Offset: 0x01C0 */
    __IO uint32_t LANE_0_TTASURE;                     /* Address Offset: 0x01C4 */
    __IO uint32_t LANE_0_TTAWAIT;                     /* Address Offset: 0x01C8 */
         uint32_t RESERVED01CC[5];                    /* Address Offset: 0x01CC */
    __IO uint32_t LANE_0_THSSETTLE;                   /* Address Offset: 0x01E0 */
         uint32_t RESERVED01E4;                       /* Address Offset: 0x01E4 */
    __IO uint32_t LANE_0_CAL_EN;                      /* Address Offset: 0x01E8 */
         uint32_t RESERVED01EC[19];                   /* Address Offset: 0x01EC */
    __IO uint32_t LANE_1_MSB;                         /* Address Offset: 0x0238 */
         uint32_t RESERVED023C;                       /* Address Offset: 0x023C */
    __IO uint32_t LANE_1_TTAGO;                       /* Address Offset: 0x0240 */
    __IO uint32_t LANE_1_TTASURE;                     /* Address Offset: 0x0244 */
    __IO uint32_t LANE_1_TTAWAIT;                     /* Address Offset: 0x0248 */
         uint32_t RESERVED024C[5];                    /* Address Offset: 0x024C */
    __IO uint32_t LANE_1_THSSETTLE;                   /* Address Offset: 0x0260 */
         uint32_t RESERVED0264;                       /* Address Offset: 0x0264 */
    __IO uint32_t LANE_1_CAL_EN;                      /* Address Offset: 0x0268 */
         uint32_t RESERVED026C[19];                   /* Address Offset: 0x026C */
    __IO uint32_t LANE_2_MSB;                         /* Address Offset: 0x02B8 */
         uint32_t RESERVED02BC;                       /* Address Offset: 0x02BC */
    __IO uint32_t LANE_2_TTAGO;                       /* Address Offset: 0x02C0 */
    __IO uint32_t LANE_2_TTASURE;                     /* Address Offset: 0x02C4 */
    __IO uint32_t LANE_2_TTAWAIT;                     /* Address Offset: 0x02C8 */
    __IO uint32_t MIPI_LVDS_MODEL;                    /* Address Offset: 0x02CC */
         uint32_t RESERVED02D0[4];                    /* Address Offset: 0x02D0 */
    __IO uint32_t LANE_2_THSSETTLE;                   /* Address Offset: 0x02E0 */
         uint32_t RESERVED02E4;                       /* Address Offset: 0x02E4 */
    __IO uint32_t LANE_2_CAL_EN;                      /* Address Offset: 0x02E8 */
         uint32_t RESERVED02EC[5];                    /* Address Offset: 0x02EC */
    __IO uint32_t LVDS_MODE;                          /* Address Offset: 0x0300 */
         uint32_t RESERVED0304[13];                   /* Address Offset: 0x0304 */
    __IO uint32_t LANE_3_MSB;                         /* Address Offset: 0x0338 */
         uint32_t RESERVED033C;                       /* Address Offset: 0x033C */
    __IO uint32_t LANE_3_TTAGO;                       /* Address Offset: 0x0340 */
    __IO uint32_t LANE_3_TTASURE;                     /* Address Offset: 0x0344 */
    __IO uint32_t LANE_3_TTAWAIT;                     /* Address Offset: 0x0348 */
         uint32_t RESERVED034C[5];                    /* Address Offset: 0x034C */
    __IO uint32_t LANE_3_THSSETTLE;                   /* Address Offset: 0x0360 */
         uint32_t RESERVED0364;                       /* Address Offset: 0x0364 */
    __IO uint32_t LANE_3_CAL_EN;                      /* Address Offset: 0x0368 */
};
/* ISP_DEBAYER Register Structure Define */
struct ISP_DEBAYER_REG {
    __IO uint32_t CONTROL;                            /* Address Offset: 0x0000 */
    __IO uint32_t G_INTERP;                           /* Address Offset: 0x0004 */
    __IO uint32_t G_INTERP_FILTER1;                   /* Address Offset: 0x0008 */
    __IO uint32_t G_INTERP_FILTER2;                   /* Address Offset: 0x000C */
    __IO uint32_t OFFSET;                             /* Address Offset: 0x0010 */
    __IO uint32_t C_FILTER;                           /* Address Offset: 0x0014 */
};
#endif /*  __ASSEMBLY__  */
/****************************************************************************************/
/*                                                                                      */
/*                                Module Address Section                                */
/*                                                                                      */
/****************************************************************************************/
/* Memory Base */
#define GRF_BASE            0xFE000000U /* GRF base address */
#define PMU_BASE            0xFF3E0000U /* PMU base address */
#define I2C0_BASE           0xFF3F0000U /* I2C0 base address */
#define I2C2_BASE           0xFF400000U /* I2C2 base address */
#define UART1_BASE          0xFF410000U /* UART1 base address */
#define SPI0_BASE           0xFF450000U /* SPI0 base address */
#define GPIO0_BASE          0xFF460000U /* GPIO0 base address */
#define PMUCRU_BASE         0xFF480000U /* PMUCRU base address */
#define CRU_BASE            0xFF490000U /* CRU base address */
#define DPHYRX0_BASE        0xFF4B0000U /* DPHYRX0 base address */
#define DPHYRX1_BASE        0xFF4B8000U /* DPHYRX1 base address */
#define I2C1_BASE           0xFF510000U /* I2C1 base address */
#define I2C3_BASE           0xFF520000U /* I2C3 base address */
#define I2C4_BASE           0xFF530000U /* I2C4 base address */
#define I2C5_BASE           0xFF540000U /* I2C5 base address */
#define UART0_BASE          0xFF560000U /* UART0 base address */
#define UART2_BASE          0xFF570000U /* UART2 base address */
#define UART3_BASE          0xFF580000U /* UART3 base address */
#define UART4_BASE          0xFF590000U /* UART4 base address */
#define UART5_BASE          0xFF5A0000U /* UART5 base address */
#define SPI1_BASE           0xFF5B0000U /* SPI1 base address */
#define GPIO1_BASE          0xFF620000U /* GPIO1 base address */
#define GPIO2_BASE          0xFF630000U /* GPIO2 base address */
#define GPIO3_BASE          0xFF640000U /* GPIO3 base address */
#define GPIO4_BASE          0xFF650000U /* GPIO4 base address */
#define MBOX_BASE           0xFF6A0000U /* MBOX base address */
#define VOP_BASE            0xFFB00000U /* VOP base address */
#define TIMER0_BASE         0xFF660000U /* TIMER0 base address */
#define TIMER1_BASE         0xFF660020U /* TIMER1 base address */
#define TIMER2_BASE         0xFF660040U /* TIMER2 base address */
#define TIMER3_BASE         0xFF660060U /* TIMER3 base address */
#define TIMER4_BASE         0xFF660080U /* TIMER4 base address */
#define TIMER5_BASE         0xFF6600A0U /* TIMER5 base address */
#define CTRL_0000_BASE      0xFFB50000U /* CTRL_0000 base address */
#define ISP_0400_BASE       0xFFB50400U /* ISP_0400 base address */
#define MI_1400_BASE        0xFFB51400U /* MI_1400 base address */
#define CSI2RX_1C00_BASE    0xFFB51C00U /* CSI2RX_1C00 base address */
#define ISP_DEBAYER_2500_BASE 0xFFB52500U /* ISP_DEBAYER_2500 base address */

/****************************************************************************************/
/*                                                                                      */
/*                               Module Variable Section                                */
/*                                                                                      */
/****************************************************************************************/
/* Module Variable Define */

#define GRF                 ((struct GRF_REG *) GRF_BASE)
#define PMU                 ((struct PMU_REG *) PMU_BASE)
#define I2C0                ((struct I2C_REG *) I2C0_BASE)
#define I2C2                ((struct I2C_REG *) I2C2_BASE)
#define UART1               ((struct UART_REG *) UART1_BASE)
#define SPI0                ((struct SPI_REG *) SPI0_BASE)
#define GPIO0               ((struct GPIO_REG *) GPIO0_BASE)
#define PMUCRU              ((struct PMUCRU_REG *) PMUCRU_BASE)
#define CRU                 ((struct CRU_REG *) CRU_BASE)
#define DPHYRX0             ((struct DPHYRX_REG *) DPHYRX0_BASE)
#define DPHYRX1             ((struct DPHYRX_REG *) DPHYRX1_BASE)
#define I2C1                ((struct I2C_REG *) I2C1_BASE)
#define I2C3                ((struct I2C_REG *) I2C3_BASE)
#define I2C4                ((struct I2C_REG *) I2C4_BASE)
#define I2C5                ((struct I2C_REG *) I2C5_BASE)
#define UART0               ((struct UART_REG *) UART0_BASE)
#define UART2               ((struct UART_REG *) UART2_BASE)
#define UART3               ((struct UART_REG *) UART3_BASE)
#define UART4               ((struct UART_REG *) UART4_BASE)
#define UART5               ((struct UART_REG *) UART5_BASE)
#define SPI1                ((struct SPI_REG *) SPI1_BASE)
#define GPIO1               ((struct GPIO_REG *) GPIO1_BASE)
#define GPIO2               ((struct GPIO_REG *) GPIO2_BASE)
#define GPIO3               ((struct GPIO_REG *) GPIO3_BASE)
#define GPIO4               ((struct GPIO_REG *) GPIO4_BASE)
#define MBOX                ((struct MBOX_REG *) MBOX_BASE)
#define VOP                 ((struct VOP_REG *) VOP_BASE)
#define TIMER0              ((struct TIMER_REG *) TIMER0_BASE)
#define TIMER1              ((struct TIMER_REG *) TIMER1_BASE)
#define TIMER2              ((struct TIMER_REG *) TIMER2_BASE)
#define TIMER3              ((struct TIMER_REG *) TIMER3_BASE)
#define TIMER4              ((struct TIMER_REG *) TIMER4_BASE)
#define TIMER5              ((struct TIMER_REG *) TIMER5_BASE)
#define CTRL_0000           ((struct CTRL_REG *) CTRL_0000_BASE)
#define ISP_0400            ((struct ISP_REG *) ISP_0400_BASE)
#define MI_1400             ((struct MI_REG *) MI_1400_BASE)
#define CSI2RX_1C00         ((struct CSI2RX_REG *) CSI2RX_1C00_BASE)
#define ISP_DEBAYER_2500    ((struct ISP_DEBAYER_REG *) ISP_DEBAYER_2500_BASE)

#define IS_GRF_INSTANCE(instance) ((instance) == GRF)
#define IS_PMU_INSTANCE(instance) ((instance) == PMU)
#define IS_PMUCRU_INSTANCE(instance) ((instance) == PMUCRU)
#define IS_CRU_INSTANCE(instance) ((instance) == CRU)
#define IS_MBOX_INSTANCE(instance) ((instance) == MBOX)
#define IS_VOP_INSTANCE(instance) ((instance) == VOP)
#define IS_DPHYRX_INSTANCE(instance) (((instance) == DPHYRX0) || ((instance) == DPHYRX1))
#define IS_I2C_INSTANCE(instance) (((instance) == I2C0) || ((instance) == I2C2) || ((instance) == I2C1) || ((instance) == I2C3) || ((instance) == I2C4) || ((instance) == I2C5))
#define IS_UART_INSTANCE(instance) (((instance) == UART1) || ((instance) == UART0) || ((instance) == UART2) || ((instance) == UART3) || ((instance) == UART4) || ((instance) == UART5))
#define IS_SPI_INSTANCE(instance) (((instance) == SPI0) || ((instance) == SPI1))
#define IS_GPIO_INSTANCE(instance) (((instance) == GPIO0) || ((instance) == GPIO1) || ((instance) == GPIO2) || ((instance) == GPIO3) || ((instance) == GPIO4))
#define IS_TIMER_INSTANCE(instance) (((instance) == TIMER0) || ((instance) == TIMER1) || ((instance) == TIMER2) || ((instance) == TIMER3) || ((instance) == TIMER4) || ((instance) == TIMER5))
#define IS_CTRL_0000_INSTANCE(instance) ((instance) == CTRL_0000)
#define IS_ISP_0400_INSTANCE(instance) ((instance) == ISP_0400)
#define IS_MI_1400_INSTANCE(instance) ((instance) == MI_1400)
#define IS_CSI2RX_1C00_INSTANCE(instance) ((instance) == CSI2RX_1C00)
#define IS_ISP_DEBAYER_2500_INSTANCE(instance) ((instance) == ISP_DEBAYER_2500)

/****************************************************************************************/
/*                                                                                      */
/*                               Register Bitmap Section                                */
/*                                                                                      */
/****************************************************************************************/
/******************************************GRF*******************************************/
/* SOC_CON0 */
#define GRF_SOC_CON0_OFFSET                                (0x0U)
#define GRF_SOC_CON0_WDTNS_GLB_RESET_EN_SHIFT              (0U)
#define GRF_SOC_CON0_WDTNS_GLB_RESET_EN_MASK               (0x1U << GRF_SOC_CON0_WDTNS_GLB_RESET_EN_SHIFT)              /* 0x00000001 */
#define GRF_SOC_CON0_NPU_DISABLE_RAM_CLOCKGATING_SHIFT     (1U)
#define GRF_SOC_CON0_NPU_DISABLE_RAM_CLOCKGATING_MASK      (0x1U << GRF_SOC_CON0_NPU_DISABLE_RAM_CLOCKGATING_SHIFT)     /* 0x00000002 */
#define GRF_SOC_CON0_USBPHY_HOSTPORT_WAKEUP_IRQ_EN_SHIFT   (2U)
#define GRF_SOC_CON0_USBPHY_HOSTPORT_WAKEUP_IRQ_EN_MASK    (0x1U << GRF_SOC_CON0_USBPHY_HOSTPORT_WAKEUP_IRQ_EN_SHIFT)   /* 0x00000004 */
#define GRF_SOC_CON0_MCU_SOFT_IRQ_SHIFT                    (3U)
#define GRF_SOC_CON0_MCU_SOFT_IRQ_MASK                     (0x1U << GRF_SOC_CON0_MCU_SOFT_IRQ_SHIFT)                    /* 0x00000008 */
#define GRF_SOC_CON0_NPU_CSYSREQ_SHIFT                     (4U)
#define GRF_SOC_CON0_NPU_CSYSREQ_MASK                      (0x1U << GRF_SOC_CON0_NPU_CSYSREQ_SHIFT)                     /* 0x00000010 */
#define GRF_SOC_CON0_NPU_CSYSREQ_SEL_SHIFT                 (5U)
#define GRF_SOC_CON0_NPU_CSYSREQ_SEL_MASK                  (0x1U << GRF_SOC_CON0_NPU_CSYSREQ_SEL_SHIFT)                 /* 0x00000020 */
#define GRF_SOC_CON0_CLK_APLL_LS_SEL_SHIFT                 (8U)
#define GRF_SOC_CON0_CLK_APLL_LS_SEL_MASK                  (0x1U << GRF_SOC_CON0_CLK_APLL_LS_SEL_SHIFT)                 /* 0x00000100 */
#define GRF_SOC_CON0_CLK_DPLL_LS_SEL_SHIFT                 (9U)
#define GRF_SOC_CON0_CLK_DPLL_LS_SEL_MASK                  (0x1U << GRF_SOC_CON0_CLK_DPLL_LS_SEL_SHIFT)                 /* 0x00000200 */
#define GRF_SOC_CON0_CLK_CPLL_LS_SEL_SHIFT                 (10U)
#define GRF_SOC_CON0_CLK_CPLL_LS_SEL_MASK                  (0x1U << GRF_SOC_CON0_CLK_CPLL_LS_SEL_SHIFT)                 /* 0x00000400 */
#define GRF_SOC_CON0_CLK_HPLL_LS_SEL_SHIFT                 (11U)
#define GRF_SOC_CON0_CLK_HPLL_LS_SEL_MASK                  (0x1U << GRF_SOC_CON0_CLK_HPLL_LS_SEL_SHIFT)                 /* 0x00000800 */
/* SOC_CON1 */
#define GRF_SOC_CON1_OFFSET                                (0x4U)
#define GRF_SOC_CON1_UART0_RTS_INV_SHIFT                   (0U)
#define GRF_SOC_CON1_UART0_RTS_INV_MASK                    (0x1U << GRF_SOC_CON1_UART0_RTS_INV_SHIFT)                   /* 0x00000001 */
#define GRF_SOC_CON1_UART0_CTS_INV_SHIFT                   (1U)
#define GRF_SOC_CON1_UART0_CTS_INV_MASK                    (0x1U << GRF_SOC_CON1_UART0_CTS_INV_SHIFT)                   /* 0x00000002 */
#define GRF_SOC_CON1_UART2_RTS_INV_SHIFT                   (4U)
#define GRF_SOC_CON1_UART2_RTS_INV_MASK                    (0x1U << GRF_SOC_CON1_UART2_RTS_INV_SHIFT)                   /* 0x00000010 */
#define GRF_SOC_CON1_UART2_CTS_INV_SHIFT                   (5U)
#define GRF_SOC_CON1_UART2_CTS_INV_MASK                    (0x1U << GRF_SOC_CON1_UART2_CTS_INV_SHIFT)                   /* 0x00000020 */
#define GRF_SOC_CON1_UART3_RTS_INV_SHIFT                   (6U)
#define GRF_SOC_CON1_UART3_RTS_INV_MASK                    (0x1U << GRF_SOC_CON1_UART3_RTS_INV_SHIFT)                   /* 0x00000040 */
#define GRF_SOC_CON1_UART3_CTS_INV_SHIFT                   (7U)
#define GRF_SOC_CON1_UART3_CTS_INV_MASK                    (0x1U << GRF_SOC_CON1_UART3_CTS_INV_SHIFT)                   /* 0x00000080 */
#define GRF_SOC_CON1_UART4_RTS_INV_SHIFT                   (8U)
#define GRF_SOC_CON1_UART4_RTS_INV_MASK                    (0x1U << GRF_SOC_CON1_UART4_RTS_INV_SHIFT)                   /* 0x00000100 */
#define GRF_SOC_CON1_UART4_CTS_INV_SHIFT                   (9U)
#define GRF_SOC_CON1_UART4_CTS_INV_MASK                    (0x1U << GRF_SOC_CON1_UART4_CTS_INV_SHIFT)                   /* 0x00000200 */
#define GRF_SOC_CON1_UART5_RTS_INV_SHIFT                   (10U)
#define GRF_SOC_CON1_UART5_RTS_INV_MASK                    (0x1U << GRF_SOC_CON1_UART5_RTS_INV_SHIFT)                   /* 0x00000400 */
#define GRF_SOC_CON1_UART5_CTS_INV_SHIFT                   (11U)
#define GRF_SOC_CON1_UART5_CTS_INV_MASK                    (0x1U << GRF_SOC_CON1_UART5_CTS_INV_SHIFT)                   /* 0x00000800 */
/* SOC_CON2 */
#define GRF_SOC_CON2_OFFSET                                (0x8U)
#define GRF_SOC_CON2_VOP_PRESS_SHIFT                       (0U)
#define GRF_SOC_CON2_VOP_PRESS_MASK                        (0x3U << GRF_SOC_CON2_VOP_PRESS_SHIFT)                       /* 0x00000003 */
#define GRF_SOC_CON2_VOP_FLOW_SWITCH_SHIFT                 (2U)
#define GRF_SOC_CON2_VOP_FLOW_SWITCH_MASK                  (0x1U << GRF_SOC_CON2_VOP_FLOW_SWITCH_SHIFT)                 /* 0x00000004 */
#define GRF_SOC_CON2_DSI0_DPICOLORM_SHIFT                  (3U)
#define GRF_SOC_CON2_DSI0_DPICOLORM_MASK                   (0x1U << GRF_SOC_CON2_DSI0_DPICOLORM_SHIFT)                  /* 0x00000008 */
#define GRF_SOC_CON2_DSI0_DPISHUTDN_SHIFT                  (4U)
#define GRF_SOC_CON2_DSI0_DPISHUTDN_MASK                   (0x1U << GRF_SOC_CON2_DSI0_DPISHUTDN_SHIFT)                  /* 0x00000010 */
#define GRF_SOC_CON2_DSI0_DPIUPDATECFG_SHIFT               (5U)
#define GRF_SOC_CON2_DSI0_DPIUPDATECFG_MASK                (0x1U << GRF_SOC_CON2_DSI0_DPIUPDATECFG_SHIFT)               /* 0x00000020 */
#define GRF_SOC_CON2_VDEC_FUSE_VP9_SHIFT                   (7U)
#define GRF_SOC_CON2_VDEC_FUSE_VP9_MASK                    (0x1U << GRF_SOC_CON2_VDEC_FUSE_VP9_SHIFT)                   /* 0x00000080 */
#define GRF_SOC_CON2_VOPM_DMA_FINISH_EN_SHIFT              (12U)
#define GRF_SOC_CON2_VOPM_DMA_FINISH_EN_MASK               (0x1U << GRF_SOC_CON2_VOPM_DMA_FINISH_EN_SHIFT)              /* 0x00001000 */
#define GRF_SOC_CON2_ACDCDIG_I2S_ACTIVE_SHIFT              (13U)
#define GRF_SOC_CON2_ACDCDIG_I2S_ACTIVE_MASK               (0x1U << GRF_SOC_CON2_ACDCDIG_I2S_ACTIVE_SHIFT)              /* 0x00002000 */
#define GRF_SOC_CON2_ACDCDIG_I2C_TRANS_REQ_SHIFT           (14U)
#define GRF_SOC_CON2_ACDCDIG_I2C_TRANS_REQ_MASK            (0x1U << GRF_SOC_CON2_ACDCDIG_I2C_TRANS_REQ_SHIFT)           /* 0x00004000 */
#define GRF_SOC_CON2_MCU_JTAG_SEL_SHIFT                    (15U)
#define GRF_SOC_CON2_MCU_JTAG_SEL_MASK                     (0x1U << GRF_SOC_CON2_MCU_JTAG_SEL_SHIFT)                    /* 0x00008000 */
/* SOC_STATUS0 */
#define GRF_SOC_STATUS0_OFFSET                             (0x10U)
#define GRF_SOC_STATUS0                                    (0x0U)
#define GRF_SOC_STATUS0_APLL_LOCK_SHIFT                    (0U)
#define GRF_SOC_STATUS0_APLL_LOCK_MASK                     (0x1U << GRF_SOC_STATUS0_APLL_LOCK_SHIFT)                    /* 0x00000001 */
#define GRF_SOC_STATUS0_DPLL_LOCK_SHIFT                    (1U)
#define GRF_SOC_STATUS0_DPLL_LOCK_MASK                     (0x1U << GRF_SOC_STATUS0_DPLL_LOCK_SHIFT)                    /* 0x00000002 */
#define GRF_SOC_STATUS0_CPLL_LOCK_SHIFT                    (2U)
#define GRF_SOC_STATUS0_CPLL_LOCK_MASK                     (0x1U << GRF_SOC_STATUS0_CPLL_LOCK_SHIFT)                    /* 0x00000004 */
#define GRF_SOC_STATUS0_GPLL_LOCK_SHIFT                    (3U)
#define GRF_SOC_STATUS0_GPLL_LOCK_MASK                     (0x1U << GRF_SOC_STATUS0_GPLL_LOCK_SHIFT)                    /* 0x00000008 */
#define GRF_SOC_STATUS0_HPLL_LOCK_SHIFT                    (4U)
#define GRF_SOC_STATUS0_HPLL_LOCK_MASK                     (0x1U << GRF_SOC_STATUS0_HPLL_LOCK_SHIFT)                    /* 0x00000010 */
#define GRF_SOC_STATUS0_DDRPHY_PLLLOCK_SHIFT               (6U)
#define GRF_SOC_STATUS0_DDRPHY_PLLLOCK_MASK                (0x1U << GRF_SOC_STATUS0_DDRPHY_PLLLOCK_SHIFT)               /* 0x00000040 */
#define GRF_SOC_STATUS0_MCU_RST_N_OUT_SHIFT                (7U)
#define GRF_SOC_STATUS0_MCU_RST_N_OUT_MASK                 (0x1U << GRF_SOC_STATUS0_MCU_RST_N_OUT_SHIFT)                /* 0x00000080 */
#define GRF_SOC_STATUS0_SCRAMBLE_SHIFT_READY_SHIFT         (8U)
#define GRF_SOC_STATUS0_SCRAMBLE_SHIFT_READY_MASK          (0x1U << GRF_SOC_STATUS0_SCRAMBLE_SHIFT_READY_SHIFT)         /* 0x00000100 */
#define GRF_SOC_STATUS0_IEP_CORE_IDLE_SHIFT                (10U)
#define GRF_SOC_STATUS0_IEP_CORE_IDLE_MASK                 (0x1U << GRF_SOC_STATUS0_IEP_CORE_IDLE_SHIFT)                /* 0x00000400 */
#define GRF_SOC_STATUS0_TIMER0_EN_STATUS_SHIFT             (11U)
#define GRF_SOC_STATUS0_TIMER0_EN_STATUS_MASK              (0x1U << GRF_SOC_STATUS0_TIMER0_EN_STATUS_SHIFT)             /* 0x00000800 */
#define GRF_SOC_STATUS0_TIMER1_EN_STATUS_SHIFT             (12U)
#define GRF_SOC_STATUS0_TIMER1_EN_STATUS_MASK              (0x1U << GRF_SOC_STATUS0_TIMER1_EN_STATUS_SHIFT)             /* 0x00001000 */
#define GRF_SOC_STATUS0_TIMER2_EN_STATUS_SHIFT             (13U)
#define GRF_SOC_STATUS0_TIMER2_EN_STATUS_MASK              (0x1U << GRF_SOC_STATUS0_TIMER2_EN_STATUS_SHIFT)             /* 0x00002000 */
#define GRF_SOC_STATUS0_TIMER3_EN_STATUS_SHIFT             (14U)
#define GRF_SOC_STATUS0_TIMER3_EN_STATUS_MASK              (0x1U << GRF_SOC_STATUS0_TIMER3_EN_STATUS_SHIFT)             /* 0x00004000 */
#define GRF_SOC_STATUS0_TIMER4_EN_STATUS_SHIFT             (15U)
#define GRF_SOC_STATUS0_TIMER4_EN_STATUS_MASK              (0x1U << GRF_SOC_STATUS0_TIMER4_EN_STATUS_SHIFT)             /* 0x00008000 */
#define GRF_SOC_STATUS0_TIMER5_EN_STATUS_SHIFT             (16U)
#define GRF_SOC_STATUS0_TIMER5_EN_STATUS_MASK              (0x1U << GRF_SOC_STATUS0_TIMER5_EN_STATUS_SHIFT)             /* 0x00010000 */
#define GRF_SOC_STATUS0_VOPM_DMA_FINISH_SHIFT              (17U)
#define GRF_SOC_STATUS0_VOPM_DMA_FINISH_MASK               (0x1U << GRF_SOC_STATUS0_VOPM_DMA_FINISH_SHIFT)              /* 0x00020000 */
#define GRF_SOC_STATUS0_ACDCDIG_I2C_TRANS_ACK_SHIFT        (18U)
#define GRF_SOC_STATUS0_ACDCDIG_I2C_TRANS_ACK_MASK         (0x1U << GRF_SOC_STATUS0_ACDCDIG_I2C_TRANS_ACK_SHIFT)        /* 0x00040000 */
#define GRF_SOC_STATUS0_PMU_PWR_IDLE_SHIFT                 (19U)
#define GRF_SOC_STATUS0_PMU_PWR_IDLE_MASK                  (0x1U << GRF_SOC_STATUS0_PMU_PWR_IDLE_SHIFT)                 /* 0x00080000 */
#define GRF_SOC_STATUS0_PMU_PWR_IDLEACK_SHIFT              (20U)
#define GRF_SOC_STATUS0_PMU_PWR_IDLEACK_MASK               (0x1U << GRF_SOC_STATUS0_PMU_PWR_IDLEACK_SHIFT)              /* 0x00100000 */
#define GRF_SOC_STATUS0_NANDC_MASTER_IDLE_SHIFT            (21U)
#define GRF_SOC_STATUS0_NANDC_MASTER_IDLE_MASK             (0x1U << GRF_SOC_STATUS0_NANDC_MASTER_IDLE_SHIFT)            /* 0x00200000 */
#define GRF_SOC_STATUS0_NPU_DEBUG_OUT_SHIFT                (24U)
#define GRF_SOC_STATUS0_NPU_DEBUG_OUT_MASK                 (0xFFU << GRF_SOC_STATUS0_NPU_DEBUG_OUT_SHIFT)               /* 0xFF000000 */
/* SOC_STATUS1 */
#define GRF_SOC_STATUS1_OFFSET                             (0x14U)
#define GRF_SOC_STATUS1                                    (0x0U)
#define GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE_SHIFT       (0U)
#define GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE_MASK        (0x1U << GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE_SHIFT)       /* 0x00000001 */
#define GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE0_SHIFT      (1U)
#define GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE0_MASK       (0x1U << GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE0_SHIFT)      /* 0x00000002 */
#define GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE1_SHIFT      (2U)
#define GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE1_MASK       (0x1U << GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE1_SHIFT)      /* 0x00000004 */
#define GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE2_SHIFT      (3U)
#define GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE2_MASK       (0x1U << GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE2_SHIFT)      /* 0x00000008 */
#define GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE3_SHIFT      (4U)
#define GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE3_MASK       (0x1U << GRF_SOC_STATUS1_PMU_GLOBAL_INT_DISABLE3_SHIFT)      /* 0x00000010 */
/* CPU_CON0 */
#define GRF_CPU_CON0_OFFSET                                (0x20U)
#define GRF_CPU_CON0_VINITHI_SHIFT                         (0U)
#define GRF_CPU_CON0_VINITHI_MASK                          (0xFU << GRF_CPU_CON0_VINITHI_SHIFT)                         /* 0x0000000F */
#define GRF_CPU_CON0_L1RSTDISABLE_SHIFT                    (4U)
#define GRF_CPU_CON0_L1RSTDISABLE_MASK                     (0xFU << GRF_CPU_CON0_L1RSTDISABLE_SHIFT)                    /* 0x000000F0 */
#define GRF_CPU_CON0_L2RSTDISABLE_SHIFT                    (8U)
#define GRF_CPU_CON0_L2RSTDISABLE_MASK                     (0x1U << GRF_CPU_CON0_L2RSTDISABLE_SHIFT)                    /* 0x00000100 */
#define GRF_CPU_CON0_EVENTI_SHIFT                          (9U)
#define GRF_CPU_CON0_EVENTI_MASK                           (0x1U << GRF_CPU_CON0_EVENTI_SHIFT)                          /* 0x00000200 */
#define GRF_CPU_CON0_DBGROMADDRV_SHIFT                     (10U)
#define GRF_CPU_CON0_DBGROMADDRV_MASK                      (0x1U << GRF_CPU_CON0_DBGROMADDRV_SHIFT)                     /* 0x00000400 */
#define GRF_CPU_CON0_DBGSELFADDRV_SHIFT                    (11U)
#define GRF_CPU_CON0_DBGSELFADDRV_MASK                     (0x1U << GRF_CPU_CON0_DBGSELFADDRV_SHIFT)                    /* 0x00000800 */
#define GRF_CPU_CON0_EVENTO_CLEAR_SHIFT                    (12U)
#define GRF_CPU_CON0_EVENTO_CLEAR_MASK                     (0x1U << GRF_CPU_CON0_EVENTO_CLEAR_SHIFT)                    /* 0x00001000 */
#define GRF_CPU_CON0_CPU_EMA_DETECT_EN_SHIFT               (13U)
#define GRF_CPU_CON0_CPU_EMA_DETECT_EN_MASK                (0x1U << GRF_CPU_CON0_CPU_EMA_DETECT_EN_SHIFT)               /* 0x00002000 */
/* CPU_CON1 */
#define GRF_CPU_CON1_OFFSET                                (0x24U)
#define GRF_CPU_CON1_CFGEND_SHIFT                          (0U)
#define GRF_CPU_CON1_CFGEND_MASK                           (0xFU << GRF_CPU_CON1_CFGEND_SHIFT)                          /* 0x0000000F */
#define GRF_CPU_CON1_CFGTE_SHIFT                           (4U)
#define GRF_CPU_CON1_CFGTE_MASK                            (0xFU << GRF_CPU_CON1_CFGTE_SHIFT)                           /* 0x000000F0 */
/* CPU_STATUS0 */
#define GRF_CPU_STATUS0_OFFSET                             (0x30U)
#define GRF_CPU_STATUS0_STANDBYWFE_SHIFT                   (0U)
#define GRF_CPU_STATUS0_STANDBYWFE_MASK                    (0xFU << GRF_CPU_STATUS0_STANDBYWFE_SHIFT)                   /* 0x0000000F */
#define GRF_CPU_STATUS0_STANDBYWFI_SHIFT                   (4U)
#define GRF_CPU_STATUS0_STANDBYWFI_MASK                    (0xFU << GRF_CPU_STATUS0_STANDBYWFI_SHIFT)                   /* 0x000000F0 */
#define GRF_CPU_STATUS0_SMPNAMP_SHIFT                      (8U)
#define GRF_CPU_STATUS0_SMPNAMP_MASK                       (0xFU << GRF_CPU_STATUS0_SMPNAMP_SHIFT)                      /* 0x00000F00 */
#define GRF_CPU_STATUS0_STANDBYWFIL2_SHIFT                 (12U)
#define GRF_CPU_STATUS0_STANDBYWFIL2_MASK                  (0x1U << GRF_CPU_STATUS0_STANDBYWFIL2_SHIFT)                 /* 0x00001000 */
#define GRF_CPU_STATUS0_EVENTO_RISING_EDGE_SHIFT           (13U)
#define GRF_CPU_STATUS0_EVENTO_RISING_EDGE_MASK            (0x1U << GRF_CPU_STATUS0_EVENTO_RISING_EDGE_SHIFT)           /* 0x00002000 */
#define GRF_CPU_STATUS0_JTAGTOP_SHIFT                      (14U)
#define GRF_CPU_STATUS0_JTAGTOP_MASK                       (0x1U << GRF_CPU_STATUS0_JTAGTOP_SHIFT)                      /* 0x00004000 */
#define GRF_CPU_STATUS0_JTAGNSW_SHIFT                      (15U)
#define GRF_CPU_STATUS0_JTAGNSW_MASK                       (0x1U << GRF_CPU_STATUS0_JTAGNSW_SHIFT)                      /* 0x00008000 */
/* INTCONNET_CON0 */
#define GRF_INTCONNET_CON0_OFFSET                          (0x40U)
#define GRF_INTCONNET_CON0_SPLIT_SHIFT                     (0U)
#define GRF_INTCONNET_CON0_SPLIT_MASK                      (0x3U << GRF_INTCONNET_CON0_SPLIT_SHIFT)                     /* 0x00000003 */
#define GRF_INTCONNET_CON0_PRESS_VDEC_SHIFT                (4U)
#define GRF_INTCONNET_CON0_PRESS_VDEC_MASK                 (0x3U << GRF_INTCONNET_CON0_PRESS_VDEC_SHIFT)                /* 0x00000030 */
/* INTCONNET_CON1 */
#define GRF_INTCONNET_CON1_OFFSET                          (0x44U)
#define GRF_INTCONNET_CON1_CPU_TO_DDR_STALL_SHIFT          (0U)
#define GRF_INTCONNET_CON1_CPU_TO_DDR_STALL_MASK           (0x1U << GRF_INTCONNET_CON1_CPU_TO_DDR_STALL_SHIFT)          /* 0x00000001 */
#define GRF_INTCONNET_CON1_CPU_TO_BUS_STALL_SHIFT          (1U)
#define GRF_INTCONNET_CON1_CPU_TO_BUS_STALL_MASK           (0x1U << GRF_INTCONNET_CON1_CPU_TO_BUS_STALL_SHIFT)          /* 0x00000002 */
#define GRF_INTCONNET_CON1_VO_TO_BUS_STALL_SHIFT           (2U)
#define GRF_INTCONNET_CON1_VO_TO_BUS_STALL_MASK            (0x1U << GRF_INTCONNET_CON1_VO_TO_BUS_STALL_SHIFT)           /* 0x00000004 */
#define GRF_INTCONNET_CON1_ISPP_TO_BUS_STALL_SHIFT         (3U)
#define GRF_INTCONNET_CON1_ISPP_TO_BUS_STALL_MASK          (0x1U << GRF_INTCONNET_CON1_ISPP_TO_BUS_STALL_SHIFT)         /* 0x00000008 */
#define GRF_INTCONNET_CON1_VDPU_TO_DDR_STALL_SHIFT         (4U)
#define GRF_INTCONNET_CON1_VDPU_TO_DDR_STALL_MASK          (0x1U << GRF_INTCONNET_CON1_VDPU_TO_DDR_STALL_SHIFT)         /* 0x00000010 */
#define GRF_INTCONNET_CON1_VEPU_TO_DDR_STALL_SHIFT         (5U)
#define GRF_INTCONNET_CON1_VEPU_TO_DDR_STALL_MASK          (0x1U << GRF_INTCONNET_CON1_VEPU_TO_DDR_STALL_SHIFT)         /* 0x00000020 */
#define GRF_INTCONNET_CON1_NVM_TO_PHPMID_STALL_SHIFT       (6U)
#define GRF_INTCONNET_CON1_NVM_TO_PHPMID_STALL_MASK        (0x1U << GRF_INTCONNET_CON1_NVM_TO_PHPMID_STALL_SHIFT)       /* 0x00000040 */
#define GRF_INTCONNET_CON1_GMAC_TO_PHPMID_STALL_SHIFT      (7U)
#define GRF_INTCONNET_CON1_GMAC_TO_PHPMID_STALL_MASK       (0x1U << GRF_INTCONNET_CON1_GMAC_TO_PHPMID_STALL_SHIFT)      /* 0x00000080 */
#define GRF_INTCONNET_CON1_USB_TO_PHPMID_STALL_SHIFT       (8U)
#define GRF_INTCONNET_CON1_USB_TO_PHPMID_STALL_MASK        (0x1U << GRF_INTCONNET_CON1_USB_TO_PHPMID_STALL_SHIFT)       /* 0x00000100 */
#define GRF_INTCONNET_CON1_PHPMID_TO_GMAC_STALL_SHIFT      (9U)
#define GRF_INTCONNET_CON1_PHPMID_TO_GMAC_STALL_MASK       (0x1U << GRF_INTCONNET_CON1_PHPMID_TO_GMAC_STALL_SHIFT)      /* 0x00000200 */
#define GRF_INTCONNET_CON1_PHPMID_TO_NVM_STALL_SHIFT       (10U)
#define GRF_INTCONNET_CON1_PHPMID_TO_NVM_STALL_MASK        (0x1U << GRF_INTCONNET_CON1_PHPMID_TO_NVM_STALL_SHIFT)       /* 0x00000400 */
#define GRF_INTCONNET_CON1_PHPMID_TO_USB_STALL_SHIFT       (11U)
#define GRF_INTCONNET_CON1_PHPMID_TO_USB_STALL_MASK        (0x1U << GRF_INTCONNET_CON1_PHPMID_TO_USB_STALL_SHIFT)       /* 0x00000800 */
#define GRF_INTCONNET_CON1_PHPMID_TO_BUS_STALL_SHIFT       (12U)
#define GRF_INTCONNET_CON1_PHPMID_TO_BUS_STALL_MASK        (0x1U << GRF_INTCONNET_CON1_PHPMID_TO_BUS_STALL_SHIFT)       /* 0x00001000 */
#define GRF_INTCONNET_CON1_MCU_TO_BUSHOLD_STALL_SHIFT      (13U)
#define GRF_INTCONNET_CON1_MCU_TO_BUSHOLD_STALL_MASK       (0x1U << GRF_INTCONNET_CON1_MCU_TO_BUSHOLD_STALL_SHIFT)      /* 0x00002000 */
#define GRF_INTCONNET_CON1_BUS_TO_DDR_STALL_SHIFT          (14U)
#define GRF_INTCONNET_CON1_BUS_TO_DDR_STALL_MASK           (0x1U << GRF_INTCONNET_CON1_BUS_TO_DDR_STALL_SHIFT)          /* 0x00004000 */
#define GRF_INTCONNET_CON1_VI_BUS_TO_DDR_STALL_SHIFT       (15U)
#define GRF_INTCONNET_CON1_VI_BUS_TO_DDR_STALL_MASK        (0x1U << GRF_INTCONNET_CON1_VI_BUS_TO_DDR_STALL_SHIFT)       /* 0x00008000 */
/* INTCONNET_CON2 */
#define GRF_INTCONNET_CON2_OFFSET                          (0x48U)
#define GRF_INTCONNET_CON2_VO_BUS_TO_DDR_STALL_SHIFT       (0U)
#define GRF_INTCONNET_CON2_VO_BUS_TO_DDR_STALL_MASK        (0x1U << GRF_INTCONNET_CON2_VO_BUS_TO_DDR_STALL_SHIFT)       /* 0x00000001 */
#define GRF_INTCONNET_CON2_BUS_TO_MSCHREG_STALL_SHIFT      (1U)
#define GRF_INTCONNET_CON2_BUS_TO_MSCHREG_STALL_MASK       (0x1U << GRF_INTCONNET_CON2_BUS_TO_MSCHREG_STALL_SHIFT)      /* 0x00000002 */
#define GRF_INTCONNET_CON2_BUS_TO_AUDIO_STALL_SHIFT        (2U)
#define GRF_INTCONNET_CON2_BUS_TO_AUDIO_STALL_MASK         (0x1U << GRF_INTCONNET_CON2_BUS_TO_AUDIO_STALL_SHIFT)        /* 0x00000004 */
#define GRF_INTCONNET_CON2_BUS_TO_DDRC_STALL_SHIFT         (3U)
#define GRF_INTCONNET_CON2_BUS_TO_DDRC_STALL_MASK          (0x1U << GRF_INTCONNET_CON2_BUS_TO_DDRC_STALL_SHIFT)         /* 0x00000008 */
#define GRF_INTCONNET_CON2_BUS_TO_PMU_STALL_SHIFT          (4U)
#define GRF_INTCONNET_CON2_BUS_TO_PMU_STALL_MASK           (0x1U << GRF_INTCONNET_CON2_BUS_TO_PMU_STALL_SHIFT)          /* 0x00000010 */
#define GRF_INTCONNET_CON2_BUSMST_TO_HOLD_STALL_SHIFT      (5U)
#define GRF_INTCONNET_CON2_BUSMST_TO_HOLD_STALL_MASK       (0x1U << GRF_INTCONNET_CON2_BUSMST_TO_HOLD_STALL_SHIFT)      /* 0x00000020 */
#define GRF_INTCONNET_CON2_HOLD_TO_BUS_STALL_SHIFT         (6U)
#define GRF_INTCONNET_CON2_HOLD_TO_BUS_STALL_MASK          (0x1U << GRF_INTCONNET_CON2_HOLD_TO_BUS_STALL_SHIFT)         /* 0x00000040 */
#define GRF_INTCONNET_CON2_BUS_TO_NPU_STALL_SHIFT          (7U)
#define GRF_INTCONNET_CON2_BUS_TO_NPU_STALL_MASK           (0x1U << GRF_INTCONNET_CON2_BUS_TO_NPU_STALL_SHIFT)          /* 0x00000080 */
#define GRF_INTCONNET_CON2_BUS_TO_PHPMID_STALL_SHIFT       (8U)
#define GRF_INTCONNET_CON2_BUS_TO_PHPMID_STALL_MASK        (0x1U << GRF_INTCONNET_CON2_BUS_TO_PHPMID_STALL_SHIFT)       /* 0x00000100 */
#define GRF_INTCONNET_CON2_VI_TO_BUS_STALL_SHIFT           (9U)
#define GRF_INTCONNET_CON2_VI_TO_BUS_STALL_MASK            (0x1U << GRF_INTCONNET_CON2_VI_TO_BUS_STALL_SHIFT)           /* 0x00000200 */
#define GRF_INTCONNET_CON2_BUS_TO_TOP_STALL_SHIFT          (10U)
#define GRF_INTCONNET_CON2_BUS_TO_TOP_STALL_MASK           (0x1U << GRF_INTCONNET_CON2_BUS_TO_TOP_STALL_SHIFT)          /* 0x00000400 */
#define GRF_INTCONNET_CON2_NPU_TO_BUS_STALL_SHIFT          (11U)
#define GRF_INTCONNET_CON2_NPU_TO_BUS_STALL_MASK           (0x1U << GRF_INTCONNET_CON2_NPU_TO_BUS_STALL_SHIFT)          /* 0x00000800 */
#define GRF_INTCONNET_CON2_BUS_TO_ISPP_STALL_SHIFT         (12U)
#define GRF_INTCONNET_CON2_BUS_TO_ISPP_STALL_MASK          (0x1U << GRF_INTCONNET_CON2_BUS_TO_ISPP_STALL_SHIFT)         /* 0x00001000 */
#define GRF_INTCONNET_CON2_BUS_TO_VDPU_STALL_SHIFT         (13U)
#define GRF_INTCONNET_CON2_BUS_TO_VDPU_STALL_MASK          (0x1U << GRF_INTCONNET_CON2_BUS_TO_VDPU_STALL_SHIFT)         /* 0x00002000 */
#define GRF_INTCONNET_CON2_BUS_TO_VEPU_STALL_SHIFT         (14U)
#define GRF_INTCONNET_CON2_BUS_TO_VEPU_STALL_MASK          (0x1U << GRF_INTCONNET_CON2_BUS_TO_VEPU_STALL_SHIFT)         /* 0x00004000 */
#define GRF_INTCONNET_CON2_BUS_TO_VI_STALL_SHIFT           (15U)
#define GRF_INTCONNET_CON2_BUS_TO_VI_STALL_MASK            (0x1U << GRF_INTCONNET_CON2_BUS_TO_VI_STALL_SHIFT)           /* 0x00008000 */
/* INTCONNET_CON3 */
#define GRF_INTCONNET_CON3_OFFSET                          (0x4CU)
#define GRF_INTCONNET_CON3_BUS_TO_VO_STALL_SHIFT           (0U)
#define GRF_INTCONNET_CON3_BUS_TO_VO_STALL_MASK            (0x1U << GRF_INTCONNET_CON3_BUS_TO_VO_STALL_SHIFT)           /* 0x00000001 */
#define GRF_INTCONNET_CON3_CRYPTO_TO_BUS_STALL_SHIFT       (1U)
#define GRF_INTCONNET_CON3_CRYPTO_TO_BUS_STALL_MASK        (0x1U << GRF_INTCONNET_CON3_CRYPTO_TO_BUS_STALL_SHIFT)       /* 0x00000002 */
#define GRF_INTCONNET_CON3_BUS_TO_CRYPTO_STALL_SHIFT       (2U)
#define GRF_INTCONNET_CON3_BUS_TO_CRYPTO_STALL_MASK        (0x1U << GRF_INTCONNET_CON3_BUS_TO_CRYPTO_STALL_SHIFT)       /* 0x00000004 */
#define GRF_INTCONNET_CON3_PHPMID_TO_SDCARD_STALL_SHIFT    (3U)
#define GRF_INTCONNET_CON3_PHPMID_TO_SDCARD_STALL_MASK     (0x1U << GRF_INTCONNET_CON3_PHPMID_TO_SDCARD_STALL_SHIFT)    /* 0x00000008 */
#define GRF_INTCONNET_CON3_PHPMID_TO_SDIO_STALL_SHIFT      (4U)
#define GRF_INTCONNET_CON3_PHPMID_TO_SDIO_STALL_MASK       (0x1U << GRF_INTCONNET_CON3_PHPMID_TO_SDIO_STALL_SHIFT)      /* 0x00000010 */
#define GRF_INTCONNET_CON3_SDCARD_TO_PHPMID_STALL_SHIFT    (5U)
#define GRF_INTCONNET_CON3_SDCARD_TO_PHPMID_STALL_MASK     (0x1U << GRF_INTCONNET_CON3_SDCARD_TO_PHPMID_STALL_SHIFT)    /* 0x00000020 */
#define GRF_INTCONNET_CON3_SDIO_TO_PHPMID_STALL_SHIFT      (6U)
#define GRF_INTCONNET_CON3_SDIO_TO_PHPMID_STALL_MASK       (0x1U << GRF_INTCONNET_CON3_SDIO_TO_PHPMID_STALL_SHIFT)      /* 0x00000040 */
#define GRF_INTCONNET_CON3_BUS_TO_CPU_STALL_SHIFT          (7U)
#define GRF_INTCONNET_CON3_BUS_TO_CPU_STALL_MASK           (0x1U << GRF_INTCONNET_CON3_BUS_TO_CPU_STALL_SHIFT)          /* 0x00000080 */
/* USBHOST_CON0 */
#define GRF_USBHOST_CON0_OFFSET                            (0x50U)
#define GRF_USBHOST_CON0_USBHOST_FLADJ_VAL_SHIFT           (0U)
#define GRF_USBHOST_CON0_USBHOST_FLADJ_VAL_MASK            (0x3FU << GRF_USBHOST_CON0_USBHOST_FLADJ_VAL_SHIFT)          /* 0x0000003F */
#define GRF_USBHOST_CON0_USBHOST_FLASJ_VAL_COMMON_SHIFT    (6U)
#define GRF_USBHOST_CON0_USBHOST_FLASJ_VAL_COMMON_MASK     (0x3FU << GRF_USBHOST_CON0_USBHOST_FLASJ_VAL_COMMON_SHIFT)   /* 0x00000FC0 */
/* USBHOST_CON1 */
#define GRF_USBHOST_CON1_OFFSET                            (0x54U)
#define GRF_USBHOST_CON1_USBHOST_APP_START_CLK_SHIFT       (0U)
#define GRF_USBHOST_CON1_USBHOST_APP_START_CLK_MASK        (0x1U << GRF_USBHOST_CON1_USBHOST_APP_START_CLK_SHIFT)       /* 0x00000001 */
#define GRF_USBHOST_CON1_USBHOST_HUBSETUP_MIN_SHIFT        (1U)
#define GRF_USBHOST_CON1_USBHOST_HUBSETUP_MIN_MASK         (0x1U << GRF_USBHOST_CON1_USBHOST_HUBSETUP_MIN_SHIFT)        /* 0x00000002 */
#define GRF_USBHOST_CON1_USBHOST_INCR16_EN_SHIFT           (2U)
#define GRF_USBHOST_CON1_USBHOST_INCR16_EN_MASK            (0x1U << GRF_USBHOST_CON1_USBHOST_INCR16_EN_SHIFT)           /* 0x00000004 */
#define GRF_USBHOST_CON1_USBHOST_INCR4_EN_SHIFT            (3U)
#define GRF_USBHOST_CON1_USBHOST_INCR4_EN_MASK             (0x1U << GRF_USBHOST_CON1_USBHOST_INCR4_EN_SHIFT)            /* 0x00000008 */
#define GRF_USBHOST_CON1_USBHOST_INCR8_EN_SHIFT            (4U)
#define GRF_USBHOST_CON1_USBHOST_INCR8_EN_MASK             (0x1U << GRF_USBHOST_CON1_USBHOST_INCR8_EN_SHIFT)            /* 0x00000010 */
#define GRF_USBHOST_CON1_USBHOST_INCRX_EN_SHIFT            (5U)
#define GRF_USBHOST_CON1_USBHOST_INCRX_EN_MASK             (0x1U << GRF_USBHOST_CON1_USBHOST_INCRX_EN_SHIFT)            /* 0x00000020 */
#define GRF_USBHOST_CON1_USBHOST_SIM_MODE_SHIFT            (6U)
#define GRF_USBHOST_CON1_USBHOST_SIM_MODE_MASK             (0x1U << GRF_USBHOST_CON1_USBHOST_SIM_MODE_SHIFT)            /* 0x00000040 */
#define GRF_USBHOST_CON1_USBHOST_WORD_IF_SHIFT             (7U)
#define GRF_USBHOST_CON1_USBHOST_WORD_IF_MASK              (0x1U << GRF_USBHOST_CON1_USBHOST_WORD_IF_SHIFT)             /* 0x00000080 */
#define GRF_USBHOST_CON1_USBHOST_AUTOPD_ON_OVERCUR_EN_SHIFT (8U)
#define GRF_USBHOST_CON1_USBHOST_AUTOPD_ON_OVERCUR_EN_MASK (0x1U << GRF_USBHOST_CON1_USBHOST_AUTOPD_ON_OVERCUR_EN_SHIFT) /* 0x00000100 */
#define GRF_USBHOST_CON1_USBHOST_APP_PRT_OVRCUR_SHIFT      (9U)
#define GRF_USBHOST_CON1_USBHOST_APP_PRT_OVRCUR_MASK       (0x1U << GRF_USBHOST_CON1_USBHOST_APP_PRT_OVRCUR_SHIFT)      /* 0x00000200 */
#define GRF_USBHOST_CON1_USBHOST_OHCI_CLKCKTRST_SHIFT      (10U)
#define GRF_USBHOST_CON1_USBHOST_OHCI_CLKCKTRST_MASK       (0x1U << GRF_USBHOST_CON1_USBHOST_OHCI_CLKCKTRST_SHIFT)      /* 0x00000400 */
#define GRF_USBHOST_CON1_USBHOST_OHCI_CNTSEL_SHIFT         (11U)
#define GRF_USBHOST_CON1_USBHOST_OHCI_CNTSEL_MASK          (0x1U << GRF_USBHOST_CON1_USBHOST_OHCI_CNTSEL_SHIFT)         /* 0x00000800 */
#define GRF_USBHOST_CON1_USBHOST_OHCI_SUSP_LGCY_SHIFT      (12U)
#define GRF_USBHOST_CON1_USBHOST_OHCI_SUSP_LGCY_MASK       (0x1U << GRF_USBHOST_CON1_USBHOST_OHCI_SUSP_LGCY_SHIFT)      /* 0x00001000 */
#define GRF_USBHOST_CON1_USBHOST_ARB_PAUSE_SHIFT           (13U)
#define GRF_USBHOST_CON1_USBHOST_ARB_PAUSE_MASK            (0x1U << GRF_USBHOST_CON1_USBHOST_ARB_PAUSE_SHIFT)           /* 0x00002000 */
/* USBHOST_STATUS0 */
#define GRF_USBHOST_STATUS0_OFFSET                         (0x58U)
#define GRF_USBHOST_STATUS0_USBHOST_EHCI_XFER_CNT_SHIFT    (0U)
#define GRF_USBHOST_STATUS0_USBHOST_EHCI_XFER_CNT_MASK     (0x7FFU << GRF_USBHOST_STATUS0_USBHOST_EHCI_XFER_CNT_SHIFT)  /* 0x000007FF */
#define GRF_USBHOST_STATUS0_USBHOST_EHCI_USBSTS_SHIFT      (11U)
#define GRF_USBHOST_STATUS0_USBHOST_EHCI_USBSTS_MASK       (0x3FU << GRF_USBHOST_STATUS0_USBHOST_EHCI_USBSTS_SHIFT)     /* 0x0001F800 */
#define GRF_USBHOST_STATUS0_USBHOST_EHCI_LPSMC_STATE_SHIFT (17U)
#define GRF_USBHOST_STATUS0_USBHOST_EHCI_LPSMC_STATE_MASK  (0xFU << GRF_USBHOST_STATUS0_USBHOST_EHCI_LPSMC_STATE_SHIFT) /* 0x001E0000 */
#define GRF_USBHOST_STATUS0_USBHOST_OHCI_RMTWKP_SHIFT      (21U)
#define GRF_USBHOST_STATUS0_USBHOST_OHCI_RMTWKP_MASK       (0x1U << GRF_USBHOST_STATUS0_USBHOST_OHCI_RMTWKP_SHIFT)      /* 0x00200000 */
#define GRF_USBHOST_STATUS0_USBHOST_OHCI_BUFACC_SHIFT      (22U)
#define GRF_USBHOST_STATUS0_USBHOST_OHCI_BUFACC_MASK       (0x1U << GRF_USBHOST_STATUS0_USBHOST_OHCI_BUFACC_SHIFT)      /* 0x00400000 */
#define GRF_USBHOST_STATUS0_USBHOST_OHCI_GLOBALSUSPEND_SHIFT (23U)
#define GRF_USBHOST_STATUS0_USBHOST_OHCI_GLOBALSUSPEND_MASK (0x1U << GRF_USBHOST_STATUS0_USBHOST_OHCI_GLOBALSUSPEND_SHIFT) /* 0x00800000 */
#define GRF_USBHOST_STATUS0_USBHOST_OHCI_DRWE_SHIFT        (24U)
#define GRF_USBHOST_STATUS0_USBHOST_OHCI_DRWE_MASK         (0x1U << GRF_USBHOST_STATUS0_USBHOST_OHCI_DRWE_SHIFT)        /* 0x01000000 */
#define GRF_USBHOST_STATUS0_USBHOST_OHCI_RWE_SHIFT         (25U)
#define GRF_USBHOST_STATUS0_USBHOST_OHCI_RWE_MASK          (0x1U << GRF_USBHOST_STATUS0_USBHOST_OHCI_RWE_SHIFT)         /* 0x02000000 */
#define GRF_USBHOST_STATUS0_USBHOST_OHCI_CCS_SHIFT         (26U)
#define GRF_USBHOST_STATUS0_USBHOST_OHCI_CCS_MASK          (0x1U << GRF_USBHOST_STATUS0_USBHOST_OHCI_CCS_SHIFT)         /* 0x04000000 */
#define GRF_USBHOST_STATUS0_USBHOST_EHCI_XFER_PRDC_SHIFT   (27U)
#define GRF_USBHOST_STATUS0_USBHOST_EHCI_XFER_PRDC_MASK    (0x1U << GRF_USBHOST_STATUS0_USBHOST_EHCI_XFER_PRDC_SHIFT)   /* 0x08000000 */
#define GRF_USBHOST_STATUS0_USBHOST_EHCI_BUFACC_SHIFT      (28U)
#define GRF_USBHOST_STATUS0_USBHOST_EHCI_BUFACC_MASK       (0x1U << GRF_USBHOST_STATUS0_USBHOST_EHCI_BUFACC_SHIFT)      /* 0x10000000 */
#define GRF_USBHOST_STATUS0_USBHOST_EHCI_PME_STATUS_SHIFT  (29U)
#define GRF_USBHOST_STATUS0_USBHOST_EHCI_PME_STATUS_MASK   (0x1U << GRF_USBHOST_STATUS0_USBHOST_EHCI_PME_STATUS_SHIFT)  /* 0x20000000 */
#define GRF_USBHOST_STATUS0_USBHOST_EHCI_POWER_STATE_ACK_SHIFT (30U)
#define GRF_USBHOST_STATUS0_USBHOST_EHCI_POWER_STATE_ACK_MASK (0x1U << GRF_USBHOST_STATUS0_USBHOST_EHCI_POWER_STATE_ACK_SHIFT) /* 0x40000000 */
/* USBOTG_CON0 */
#define GRF_USBOTG_CON0_OFFSET                             (0x5CU)
#define GRF_USBOTG_CON0_USBOTG_BUS_FILTER_BYPASS_SHIFT     (0U)
#define GRF_USBOTG_CON0_USBOTG_BUS_FILTER_BYPASS_MASK      (0xFU << GRF_USBOTG_CON0_USBOTG_BUS_FILTER_BYPASS_SHIFT)     /* 0x0000000F */
#define GRF_USBOTG_CON0_USBOTG_HUB_PORT_OVERCURRENT_SHIFT  (4U)
#define GRF_USBOTG_CON0_USBOTG_HUB_PORT_OVERCURRENT_MASK   (0x1U << GRF_USBOTG_CON0_USBOTG_HUB_PORT_OVERCURRENT_SHIFT)  /* 0x00000010 */
#define GRF_USBOTG_CON0_USBOTG_HUB_PORT_PERM_ATTACH_SHIFT  (6U)
#define GRF_USBOTG_CON0_USBOTG_HUB_PORT_PERM_ATTACH_MASK   (0x1U << GRF_USBOTG_CON0_USBOTG_HUB_PORT_PERM_ATTACH_SHIFT)  /* 0x00000040 */
#define GRF_USBOTG_CON0_USBOTG_FLADJ_30MHZ_REG_SHIFT       (8U)
#define GRF_USBOTG_CON0_USBOTG_FLADJ_30MHZ_REG_MASK        (0x3FU << GRF_USBOTG_CON0_USBOTG_FLADJ_30MHZ_REG_SHIFT)      /* 0x00003F00 */
#define GRF_USBOTG_CON0_USBOTG_HOST_PORT_POWER_CONTROL_PRESENT_SHIFT (14U)
#define GRF_USBOTG_CON0_USBOTG_HOST_PORT_POWER_CONTROL_PRESENT_MASK (0x1U << GRF_USBOTG_CON0_USBOTG_HOST_PORT_POWER_CONTROL_PRESENT_SHIFT) /* 0x00004000 */
#define GRF_USBOTG_CON0_USBOTG_HOST_U2_PORT_DISABLE_SHIFT  (15U)
#define GRF_USBOTG_CON0_USBOTG_HOST_U2_PORT_DISABLE_MASK   (0x1U << GRF_USBOTG_CON0_USBOTG_HOST_U2_PORT_DISABLE_SHIFT)  /* 0x00008000 */
/* USBOTG_CON1 */
#define GRF_USBOTG_CON1_OFFSET                             (0x60U)
#define GRF_USBOTG_CON1_USBOTG_PME_EN_SHIFT                (1U)
#define GRF_USBOTG_CON1_USBOTG_PME_EN_MASK                 (0x1U << GRF_USBOTG_CON1_USBOTG_PME_EN_SHIFT)                /* 0x00000002 */
#define GRF_USBOTG_CON1_USBOTG_HOST_LEGACY_SMI_PCI_CMD_SHIFT (4U)
#define GRF_USBOTG_CON1_USBOTG_HOST_LEGACY_SMI_PCI_CMD_MASK (0x1U << GRF_USBOTG_CON1_USBOTG_HOST_LEGACY_SMI_PCI_CMD_SHIFT) /* 0x00000010 */
#define GRF_USBOTG_CON1_USBOTG_HOST_LEGACY_SMI_BAR_SHIFT   (5U)
#define GRF_USBOTG_CON1_USBOTG_HOST_LEGACY_SMI_BAR_MASK    (0x1U << GRF_USBOTG_CON1_USBOTG_HOST_LEGACY_SMI_BAR_SHIFT)   /* 0x00000020 */
#define GRF_USBOTG_CON1_USBOTG_HOST_NUM_U2_PORT_SHIFT      (8U)
#define GRF_USBOTG_CON1_USBOTG_HOST_NUM_U2_PORT_MASK       (0xFU << GRF_USBOTG_CON1_USBOTG_HOST_NUM_U2_PORT_SHIFT)      /* 0x00000F00 */
/* USBOTG_STATUS0 */
#define GRF_USBOTG_STATUS0_OFFSET                          (0x64U)
#define GRF_USBOTG_STATUS0                                 (0x0U)
#define GRF_USBOTG_STATUS0_USBOTG_LOGIC_ANALYZER_TRACE_31_0_SHIFT (0U)
#define GRF_USBOTG_STATUS0_USBOTG_LOGIC_ANALYZER_TRACE_31_0_MASK (0xFFFFFFFFU << GRF_USBOTG_STATUS0_USBOTG_LOGIC_ANALYZER_TRACE_31_0_SHIFT) /* 0xFFFFFFFF */
/* USBOTG_STATUS1 */
#define GRF_USBOTG_STATUS1_OFFSET                          (0x68U)
#define GRF_USBOTG_STATUS1                                 (0x0U)
#define GRF_USBOTG_STATUS1_USBOTG_LOGIC_ANALYZER_TRACE_63_32_SHIFT (0U)
#define GRF_USBOTG_STATUS1_USBOTG_LOGIC_ANALYZER_TRACE_63_32_MASK (0xFFFFFFFFU << GRF_USBOTG_STATUS1_USBOTG_LOGIC_ANALYZER_TRACE_63_32_SHIFT) /* 0xFFFFFFFF */
/* USBOTG_STATUS2 */
#define GRF_USBOTG_STATUS2_OFFSET                          (0x6CU)
#define GRF_USBOTG_STATUS2                                 (0x0U)
#define GRF_USBOTG_STATUS2_USBOTG_HOST_CURRENT_BELT_SHIFT  (0U)
#define GRF_USBOTG_STATUS2_USBOTG_HOST_CURRENT_BELT_MASK   (0xFFFFFFFU << GRF_USBOTG_STATUS2_USBOTG_HOST_CURRENT_BELT_SHIFT) /* 0x0FFFFFFF */
/* MAC_CON0 */
#define GRF_MAC_CON0_OFFSET                                (0x70U)
#define GRF_MAC_CON0_MAC_M0_TXCLK_DLY_ENA_SHIFT            (0U)
#define GRF_MAC_CON0_MAC_M0_TXCLK_DLY_ENA_MASK             (0x1U << GRF_MAC_CON0_MAC_M0_TXCLK_DLY_ENA_SHIFT)            /* 0x00000001 */
#define GRF_MAC_CON0_MAC_M0_RXCLK_DLY_ENA_SHIFT            (1U)
#define GRF_MAC_CON0_MAC_M0_RXCLK_DLY_ENA_MASK             (0x1U << GRF_MAC_CON0_MAC_M0_RXCLK_DLY_ENA_SHIFT)            /* 0x00000002 */
#define GRF_MAC_CON0_MAC_M1_TXCLK_DLY_ENA_SHIFT            (2U)
#define GRF_MAC_CON0_MAC_M1_TXCLK_DLY_ENA_MASK             (0x1U << GRF_MAC_CON0_MAC_M1_TXCLK_DLY_ENA_SHIFT)            /* 0x00000004 */
#define GRF_MAC_CON0_MAC_M1_RXCLK_DLY_ENA_SHIFT            (3U)
#define GRF_MAC_CON0_MAC_M1_RXCLK_DLY_ENA_MASK             (0x1U << GRF_MAC_CON0_MAC_M1_RXCLK_DLY_ENA_SHIFT)            /* 0x00000008 */
#define GRF_MAC_CON0_MAC_PHY_INTF_SEL_SHIFT                (4U)
#define GRF_MAC_CON0_MAC_PHY_INTF_SEL_MASK                 (0x7U << GRF_MAC_CON0_MAC_PHY_INTF_SEL_SHIFT)                /* 0x00000070 */
#define GRF_MAC_CON0_MAC_SBD_FLOWCTRL_SHIFT                (7U)
#define GRF_MAC_CON0_MAC_SBD_FLOWCTRL_MASK                 (0x1U << GRF_MAC_CON0_MAC_SBD_FLOWCTRL_SHIFT)                /* 0x00000080 */
#define GRF_MAC_CON0_MAC_PTP_AUX_TS_TRIG_SHIFT             (8U)
#define GRF_MAC_CON0_MAC_PTP_AUX_TS_TRIG_MASK              (0x1U << GRF_MAC_CON0_MAC_PTP_AUX_TS_TRIG_SHIFT)             /* 0x00000100 */
/* MAC_CON1 */
#define GRF_MAC_CON1_OFFSET                                (0x74U)
#define GRF_MAC_CON1_MAC_M0_CLK_TX_DL_CFG_SHIFT            (0U)
#define GRF_MAC_CON1_MAC_M0_CLK_TX_DL_CFG_MASK             (0xFFU << GRF_MAC_CON1_MAC_M0_CLK_TX_DL_CFG_SHIFT)           /* 0x000000FF */
#define GRF_MAC_CON1_MAC_M0_CLK_RX_DL_CFG_SHIFT            (8U)
#define GRF_MAC_CON1_MAC_M0_CLK_RX_DL_CFG_MASK             (0xFFU << GRF_MAC_CON1_MAC_M0_CLK_RX_DL_CFG_SHIFT)           /* 0x0000FF00 */
/* MAC_CON2 */
#define GRF_MAC_CON2_OFFSET                                (0x78U)
#define GRF_MAC_CON2_MAC_M1_CLK_TX_DL_CFG_SHIFT            (0U)
#define GRF_MAC_CON2_MAC_M1_CLK_TX_DL_CFG_MASK             (0xFFU << GRF_MAC_CON2_MAC_M1_CLK_TX_DL_CFG_SHIFT)           /* 0x000000FF */
#define GRF_MAC_CON2_MAC_M1_CLK_RX_DL_CFG_SHIFT            (8U)
#define GRF_MAC_CON2_MAC_M1_CLK_RX_DL_CFG_MASK             (0xFFU << GRF_MAC_CON2_MAC_M1_CLK_RX_DL_CFG_SHIFT)           /* 0x0000FF00 */
/* MAC_STATUS0 */
#define GRF_MAC_STATUS0_OFFSET                             (0x84U)
#define GRF_MAC_STATUS0                                    (0x0U)
#define GRF_MAC_STATUS0_MAC_MAC_SPEED_SHIFT                (0U)
#define GRF_MAC_STATUS0_MAC_MAC_SPEED_MASK                 (0x3U << GRF_MAC_STATUS0_MAC_MAC_SPEED_SHIFT)                /* 0x00000003 */
#define GRF_MAC_STATUS0_MAC_PTP_PPS_SHIFT                  (2U)
#define GRF_MAC_STATUS0_MAC_PTP_PPS_MASK                   (0x1U << GRF_MAC_STATUS0_MAC_PTP_PPS_SHIFT)                  /* 0x00000004 */
#define GRF_MAC_STATUS0_GMAC_SBD_TX_CLK_GATING_CTRL_SHIFT  (3U)
#define GRF_MAC_STATUS0_GMAC_SBD_TX_CLK_GATING_CTRL_MASK   (0x1U << GRF_MAC_STATUS0_GMAC_SBD_TX_CLK_GATING_CTRL_SHIFT)  /* 0x00000008 */
/* MAC_STATUS1 */
#define GRF_MAC_STATUS1_OFFSET                             (0x88U)
#define GRF_MAC_STATUS1                                    (0x0U)
#define GRF_MAC_STATUS1_GMAC_PTP_TIMESTAMP_31_0_SHIFT      (0U)
#define GRF_MAC_STATUS1_GMAC_PTP_TIMESTAMP_31_0_MASK       (0xFFFFFFFFU << GRF_MAC_STATUS1_GMAC_PTP_TIMESTAMP_31_0_SHIFT) /* 0xFFFFFFFF */
/* MAC_STATUS2 */
#define GRF_MAC_STATUS2_OFFSET                             (0x8CU)
#define GRF_MAC_STATUS2                                    (0x0U)
#define GRF_MAC_STATUS2_GMAC_PTP_TIMESTAMP_63_32_SHIFT     (0U)
#define GRF_MAC_STATUS2_GMAC_PTP_TIMESTAMP_63_32_MASK      (0xFFFFFFFFU << GRF_MAC_STATUS2_GMAC_PTP_TIMESTAMP_63_32_SHIFT) /* 0xFFFFFFFF */
/* MEM_CON0 */
#define GRF_MEM_CON0_OFFSET                                (0x90U)
#define GRF_MEM_CON0_CORE_MEM_SPCFG_SHIFT                  (0U)
#define GRF_MEM_CON0_CORE_MEM_SPCFG_MASK                   (0xFFU << GRF_MEM_CON0_CORE_MEM_SPCFG_SHIFT)                 /* 0x000000FF */
#define GRF_MEM_CON0_MEM_ROMCFG_SHIFT                      (8U)
#define GRF_MEM_CON0_MEM_ROMCFG_MASK                       (0x3FU << GRF_MEM_CON0_MEM_ROMCFG_SHIFT)                     /* 0x00003F00 */
/* MEM_CON1 */
#define GRF_MEM_CON1_OFFSET                                (0x94U)
#define GRF_MEM_CON1_MEM_SPRFCFG_SHIFT                     (0U)
#define GRF_MEM_CON1_MEM_SPRFCFG_MASK                      (0xFFU << GRF_MEM_CON1_MEM_SPRFCFG_SHIFT)                    /* 0x000000FF */
#define GRF_MEM_CON1_MEM_HSSPRFCFG_SHIFT                   (8U)
#define GRF_MEM_CON1_MEM_HSSPRFCFG_MASK                    (0xFFU << GRF_MEM_CON1_MEM_HSSPRFCFG_SHIFT)                  /* 0x0000FF00 */
/* MEM_CON2 */
#define GRF_MEM_CON2_OFFSET                                (0x98U)
#define GRF_MEM_CON2_MEM_DPRFCFG_SHIFT                     (0U)
#define GRF_MEM_CON2_MEM_DPRFCFG_MASK                      (0x3FFU << GRF_MEM_CON2_MEM_DPRFCFG_SHIFT)                   /* 0x000003FF */
/* MEM_CON3 */
#define GRF_MEM_CON3_OFFSET                                (0x9CU)
#define GRF_MEM_CON3_MEM_SPRACFG_SHIFT                     (0U)
#define GRF_MEM_CON3_MEM_SPRACFG_MASK                      (0x3FFFU << GRF_MEM_CON3_MEM_SPRACFG_SHIFT)                  /* 0x00003FFF */
/* TSADC_CON */
#define GRF_TSADC_CON_OFFSET                               (0x100U)
#define GRF_TSADC_CON_CPU_PVT_TRIM_SHIFT                   (0U)
#define GRF_TSADC_CON_CPU_PVT_TRIM_MASK                    (0xFU << GRF_TSADC_CON_CPU_PVT_TRIM_SHIFT)                   /* 0x0000000F */
#define GRF_TSADC_CON_NPU_PVT_TRIM_SHIFT                   (4U)
#define GRF_TSADC_CON_NPU_PVT_TRIM_MASK                    (0xFU << GRF_TSADC_CON_NPU_PVT_TRIM_SHIFT)                   /* 0x000000F0 */
#define GRF_TSADC_CON_CPU_PVT_TDC_MODE_SHIFT               (8U)
#define GRF_TSADC_CON_CPU_PVT_TDC_MODE_MASK                (0x1U << GRF_TSADC_CON_CPU_PVT_TDC_MODE_SHIFT)               /* 0x00000100 */
#define GRF_TSADC_CON_NPU_PVT_TDC_MODE_SHIFT               (9U)
#define GRF_TSADC_CON_NPU_PVT_TDC_MODE_MASK                (0x1U << GRF_TSADC_CON_NPU_PVT_TDC_MODE_SHIFT)               /* 0x00000200 */
#define GRF_TSADC_CON_CPUPVT_SHUT_2CRU_ENA_SHIFT           (10U)
#define GRF_TSADC_CON_CPUPVT_SHUT_2CRU_ENA_MASK            (0x1U << GRF_TSADC_CON_CPUPVT_SHUT_2CRU_ENA_SHIFT)           /* 0x00000400 */
#define GRF_TSADC_CON_NPUPVT_SHUT_2CRU_ENA_SHIFT           (11U)
#define GRF_TSADC_CON_NPUPVT_SHUT_2CRU_ENA_MASK            (0x1U << GRF_TSADC_CON_NPUPVT_SHUT_2CRU_ENA_SHIFT)           /* 0x00000800 */
#define GRF_TSADC_CON_CPU_PVT_SHUT_2GPIO_ENA_SHIFT         (12U)
#define GRF_TSADC_CON_CPU_PVT_SHUT_2GPIO_ENA_MASK          (0x1U << GRF_TSADC_CON_CPU_PVT_SHUT_2GPIO_ENA_SHIFT)         /* 0x00001000 */
#define GRF_TSADC_CON_NPU_PVT_SHUT_2GPIO_ENA_SHIFT         (13U)
#define GRF_TSADC_CON_NPU_PVT_SHUT_2GPIO_ENA_MASK          (0x1U << GRF_TSADC_CON_NPU_PVT_SHUT_2GPIO_ENA_SHIFT)         /* 0x00002000 */
#define GRF_TSADC_CON_PVT_SHUT_2GPIO_SEL_SHIFT             (14U)
#define GRF_TSADC_CON_PVT_SHUT_2GPIO_SEL_MASK              (0x1U << GRF_TSADC_CON_PVT_SHUT_2GPIO_SEL_SHIFT)             /* 0x00004000 */
/* CHIP_ID */
#define GRF_CHIP_ID_OFFSET                                 (0x110U)
#define GRF_CHIP_ID                                        (0x1109U)
#define GRF_CHIP_ID_CHIPID_SHIFT                           (0U)
#define GRF_CHIP_ID_CHIPID_MASK                            (0xFFFFFFFFU << GRF_CHIP_ID_CHIPID_SHIFT)                    /* 0xFFFFFFFF */
/* GPIO0C_IOMUX_H */
#define GRF_GPIO0C_IOMUX_H_OFFSET                          (0x10000U)
#define GRF_GPIO0C_IOMUX_H_GPIO0C4_SEL_SHIFT               (0U)
#define GRF_GPIO0C_IOMUX_H_GPIO0C4_SEL_MASK                (0x7U << GRF_GPIO0C_IOMUX_H_GPIO0C4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO0C_IOMUX_H_GPIO0C5_SEL_SHIFT               (4U)
#define GRF_GPIO0C_IOMUX_H_GPIO0C5_SEL_MASK                (0x7U << GRF_GPIO0C_IOMUX_H_GPIO0C5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO0C_IOMUX_H_GPIO0C6_SEL_SHIFT               (8U)
#define GRF_GPIO0C_IOMUX_H_GPIO0C6_SEL_MASK                (0x7U << GRF_GPIO0C_IOMUX_H_GPIO0C6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO0C_IOMUX_H_GPIO0C7_SEL_SHIFT               (12U)
#define GRF_GPIO0C_IOMUX_H_GPIO0C7_SEL_MASK                (0x7U << GRF_GPIO0C_IOMUX_H_GPIO0C7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO0D_IOMUX_L */
#define GRF_GPIO0D_IOMUX_L_OFFSET                          (0x10004U)
#define GRF_GPIO0D_IOMUX_L_GPIO0D0_SEL_SHIFT               (0U)
#define GRF_GPIO0D_IOMUX_L_GPIO0D0_SEL_MASK                (0x7U << GRF_GPIO0D_IOMUX_L_GPIO0D0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO0D_IOMUX_L_GPIO0D1_SEL_SHIFT               (4U)
#define GRF_GPIO0D_IOMUX_L_GPIO0D1_SEL_MASK                (0x7U << GRF_GPIO0D_IOMUX_L_GPIO0D1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO0D_IOMUX_L_GPIO0D2_SEL_SHIFT               (8U)
#define GRF_GPIO0D_IOMUX_L_GPIO0D2_SEL_MASK                (0x7U << GRF_GPIO0D_IOMUX_L_GPIO0D2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO0D_IOMUX_L_GPIO0D3_SEL_SHIFT               (12U)
#define GRF_GPIO0D_IOMUX_L_GPIO0D3_SEL_MASK                (0x7U << GRF_GPIO0D_IOMUX_L_GPIO0D3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO0D_IOMUX_H */
#define GRF_GPIO0D_IOMUX_H_OFFSET                          (0x10008U)
#define GRF_GPIO0D_IOMUX_H_GPIO0D4_SEL_SHIFT               (0U)
#define GRF_GPIO0D_IOMUX_H_GPIO0D4_SEL_MASK                (0x7U << GRF_GPIO0D_IOMUX_H_GPIO0D4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO0D_IOMUX_H_GPIO0D5_SEL_SHIFT               (4U)
#define GRF_GPIO0D_IOMUX_H_GPIO0D5_SEL_MASK                (0x7U << GRF_GPIO0D_IOMUX_H_GPIO0D5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO0D_IOMUX_H_GPIO0D6_SEL_SHIFT               (8U)
#define GRF_GPIO0D_IOMUX_H_GPIO0D6_SEL_MASK                (0x7U << GRF_GPIO0D_IOMUX_H_GPIO0D6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO0D_IOMUX_H_GPIO0D7_SEL_SHIFT               (12U)
#define GRF_GPIO0D_IOMUX_H_GPIO0D7_SEL_MASK                (0x7U << GRF_GPIO0D_IOMUX_H_GPIO0D7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO1A_IOMUX_L */
#define GRF_GPIO1A_IOMUX_L_OFFSET                          (0x10010U)
#define GRF_GPIO1A_IOMUX_L_GPIO1A0_SEL_SHIFT               (0U)
#define GRF_GPIO1A_IOMUX_L_GPIO1A0_SEL_MASK                (0x7U << GRF_GPIO1A_IOMUX_L_GPIO1A0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO1A_IOMUX_L_GPIO1A1_SEL_SHIFT               (4U)
#define GRF_GPIO1A_IOMUX_L_GPIO1A1_SEL_MASK                (0x7U << GRF_GPIO1A_IOMUX_L_GPIO1A1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO1A_IOMUX_L_GPIO1A2_SEL_SHIFT               (8U)
#define GRF_GPIO1A_IOMUX_L_GPIO1A2_SEL_MASK                (0x7U << GRF_GPIO1A_IOMUX_L_GPIO1A2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO1A_IOMUX_L_GPIO1A3_SEL_SHIFT               (12U)
#define GRF_GPIO1A_IOMUX_L_GPIO1A3_SEL_MASK                (0x7U << GRF_GPIO1A_IOMUX_L_GPIO1A3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO1A_IOMUX_H */
#define GRF_GPIO1A_IOMUX_H_OFFSET                          (0x10014U)
#define GRF_GPIO1A_IOMUX_H_GPIO1A4_SEL_SHIFT               (0U)
#define GRF_GPIO1A_IOMUX_H_GPIO1A4_SEL_MASK                (0x7U << GRF_GPIO1A_IOMUX_H_GPIO1A4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO1A_IOMUX_H_GPIO1A5_SEL_SHIFT               (4U)
#define GRF_GPIO1A_IOMUX_H_GPIO1A5_SEL_MASK                (0x7U << GRF_GPIO1A_IOMUX_H_GPIO1A5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO1A_IOMUX_H_GPIO1A6_SEL_SHIFT               (8U)
#define GRF_GPIO1A_IOMUX_H_GPIO1A6_SEL_MASK                (0x7U << GRF_GPIO1A_IOMUX_H_GPIO1A6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO1A_IOMUX_H_GPIO1A7_SEL_SHIFT               (12U)
#define GRF_GPIO1A_IOMUX_H_GPIO1A7_SEL_MASK                (0x7U << GRF_GPIO1A_IOMUX_H_GPIO1A7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO1B_IOMUX_L */
#define GRF_GPIO1B_IOMUX_L_OFFSET                          (0x10018U)
#define GRF_GPIO1B_IOMUX_L_GPIO1B0_SEL_SHIFT               (0U)
#define GRF_GPIO1B_IOMUX_L_GPIO1B0_SEL_MASK                (0x7U << GRF_GPIO1B_IOMUX_L_GPIO1B0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO1B_IOMUX_L_GPIO1B1_SEL_SHIFT               (4U)
#define GRF_GPIO1B_IOMUX_L_GPIO1B1_SEL_MASK                (0x7U << GRF_GPIO1B_IOMUX_L_GPIO1B1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO1B_IOMUX_L_GPIO1B2_SEL_SHIFT               (8U)
#define GRF_GPIO1B_IOMUX_L_GPIO1B2_SEL_MASK                (0x7U << GRF_GPIO1B_IOMUX_L_GPIO1B2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO1B_IOMUX_L_GPIO1B3_SEL_SHIFT               (12U)
#define GRF_GPIO1B_IOMUX_L_GPIO1B3_SEL_MASK                (0x7U << GRF_GPIO1B_IOMUX_L_GPIO1B3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO1B_IOMUX_H */
#define GRF_GPIO1B_IOMUX_H_OFFSET                          (0x1001CU)
#define GRF_GPIO1B_IOMUX_H_GPIO1B4_SEL_SHIFT               (0U)
#define GRF_GPIO1B_IOMUX_H_GPIO1B4_SEL_MASK                (0x7U << GRF_GPIO1B_IOMUX_H_GPIO1B4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO1B_IOMUX_H_GPIO1B5_SEL_SHIFT               (4U)
#define GRF_GPIO1B_IOMUX_H_GPIO1B5_SEL_MASK                (0x7U << GRF_GPIO1B_IOMUX_H_GPIO1B5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO1B_IOMUX_H_GPIO1B6_SEL_SHIFT               (8U)
#define GRF_GPIO1B_IOMUX_H_GPIO1B6_SEL_MASK                (0x7U << GRF_GPIO1B_IOMUX_H_GPIO1B6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO1B_IOMUX_H_GPIO1B7_SEL_SHIFT               (12U)
#define GRF_GPIO1B_IOMUX_H_GPIO1B7_SEL_MASK                (0x7U << GRF_GPIO1B_IOMUX_H_GPIO1B7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO1C_IOMUX_L */
#define GRF_GPIO1C_IOMUX_L_OFFSET                          (0x10020U)
#define GRF_GPIO1C_IOMUX_L_GPIO1C0_SEL_SHIFT               (0U)
#define GRF_GPIO1C_IOMUX_L_GPIO1C0_SEL_MASK                (0x7U << GRF_GPIO1C_IOMUX_L_GPIO1C0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO1C_IOMUX_L_GPIO1C1_SEL_SHIFT               (4U)
#define GRF_GPIO1C_IOMUX_L_GPIO1C1_SEL_MASK                (0x7U << GRF_GPIO1C_IOMUX_L_GPIO1C1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO1C_IOMUX_L_GPIO1C2_SEL_SHIFT               (8U)
#define GRF_GPIO1C_IOMUX_L_GPIO1C2_SEL_MASK                (0x7U << GRF_GPIO1C_IOMUX_L_GPIO1C2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO1C_IOMUX_L_GPIO1C3_SEL_SHIFT               (12U)
#define GRF_GPIO1C_IOMUX_L_GPIO1C3_SEL_MASK                (0x7U << GRF_GPIO1C_IOMUX_L_GPIO1C3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO1C_IOMUX_H */
#define GRF_GPIO1C_IOMUX_H_OFFSET                          (0x10024U)
#define GRF_GPIO1C_IOMUX_H_GPIO1C4_SEL_SHIFT               (0U)
#define GRF_GPIO1C_IOMUX_H_GPIO1C4_SEL_MASK                (0x7U << GRF_GPIO1C_IOMUX_H_GPIO1C4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO1C_IOMUX_H_GPIO1C5_SEL_SHIFT               (4U)
#define GRF_GPIO1C_IOMUX_H_GPIO1C5_SEL_MASK                (0x7U << GRF_GPIO1C_IOMUX_H_GPIO1C5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO1C_IOMUX_H_GPIO1C6_SEL_SHIFT               (8U)
#define GRF_GPIO1C_IOMUX_H_GPIO1C6_SEL_MASK                (0x7U << GRF_GPIO1C_IOMUX_H_GPIO1C6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO1C_IOMUX_H_GPIO1C7_SEL_SHIFT               (12U)
#define GRF_GPIO1C_IOMUX_H_GPIO1C7_SEL_MASK                (0x7U << GRF_GPIO1C_IOMUX_H_GPIO1C7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO1D_IOMUX_L */
#define GRF_GPIO1D_IOMUX_L_OFFSET                          (0x10028U)
#define GRF_GPIO1D_IOMUX_L_GPIO1D0_SEL_SHIFT               (0U)
#define GRF_GPIO1D_IOMUX_L_GPIO1D0_SEL_MASK                (0x7U << GRF_GPIO1D_IOMUX_L_GPIO1D0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO1D_IOMUX_L_GPIO1D1_SEL_SHIFT               (4U)
#define GRF_GPIO1D_IOMUX_L_GPIO1D1_SEL_MASK                (0x7U << GRF_GPIO1D_IOMUX_L_GPIO1D1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO1D_IOMUX_L_GPIO1D2_SEL_SHIFT               (8U)
#define GRF_GPIO1D_IOMUX_L_GPIO1D2_SEL_MASK                (0x7U << GRF_GPIO1D_IOMUX_L_GPIO1D2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO1D_IOMUX_L_GPIO1D3_SEL_SHIFT               (12U)
#define GRF_GPIO1D_IOMUX_L_GPIO1D3_SEL_MASK                (0x7U << GRF_GPIO1D_IOMUX_L_GPIO1D3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO1D_IOMUX_H */
#define GRF_GPIO1D_IOMUX_H_OFFSET                          (0x1002CU)
#define GRF_GPIO1D_IOMUX_H_GPIO1D4_SEL_SHIFT               (0U)
#define GRF_GPIO1D_IOMUX_H_GPIO1D4_SEL_MASK                (0x7U << GRF_GPIO1D_IOMUX_H_GPIO1D4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO1D_IOMUX_H_GPIO1D5_SEL_SHIFT               (4U)
#define GRF_GPIO1D_IOMUX_H_GPIO1D5_SEL_MASK                (0x7U << GRF_GPIO1D_IOMUX_H_GPIO1D5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO1D_IOMUX_H_GPIO1D6_SEL_SHIFT               (8U)
#define GRF_GPIO1D_IOMUX_H_GPIO1D6_SEL_MASK                (0x7U << GRF_GPIO1D_IOMUX_H_GPIO1D6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO1D_IOMUX_H_GPIO1D7_SEL_SHIFT               (12U)
#define GRF_GPIO1D_IOMUX_H_GPIO1D7_SEL_MASK                (0x7U << GRF_GPIO1D_IOMUX_H_GPIO1D7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO2A_IOMUX_L */
#define GRF_GPIO2A_IOMUX_L_OFFSET                          (0x10030U)
#define GRF_GPIO2A_IOMUX_L_GPIO2A0_SEL_SHIFT               (0U)
#define GRF_GPIO2A_IOMUX_L_GPIO2A0_SEL_MASK                (0x7U << GRF_GPIO2A_IOMUX_L_GPIO2A0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO2A_IOMUX_L_GPIO2A1_SEL_SHIFT               (4U)
#define GRF_GPIO2A_IOMUX_L_GPIO2A1_SEL_MASK                (0x7U << GRF_GPIO2A_IOMUX_L_GPIO2A1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO2A_IOMUX_L_GPIO2A2_SEL_SHIFT               (8U)
#define GRF_GPIO2A_IOMUX_L_GPIO2A2_SEL_MASK                (0x7U << GRF_GPIO2A_IOMUX_L_GPIO2A2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO2A_IOMUX_L_GPIO2A3_SEL_SHIFT               (12U)
#define GRF_GPIO2A_IOMUX_L_GPIO2A3_SEL_MASK                (0x7U << GRF_GPIO2A_IOMUX_L_GPIO2A3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO2A_IOMUX_H */
#define GRF_GPIO2A_IOMUX_H_OFFSET                          (0x10034U)
#define GRF_GPIO2A_IOMUX_H_GPIO2A4_SEL_SHIFT               (0U)
#define GRF_GPIO2A_IOMUX_H_GPIO2A4_SEL_MASK                (0x7U << GRF_GPIO2A_IOMUX_H_GPIO2A4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO2A_IOMUX_H_GPIO2A5_SEL_SHIFT               (4U)
#define GRF_GPIO2A_IOMUX_H_GPIO2A5_SEL_MASK                (0x7U << GRF_GPIO2A_IOMUX_H_GPIO2A5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO2A_IOMUX_H_GPIO2A6_SEL_SHIFT               (8U)
#define GRF_GPIO2A_IOMUX_H_GPIO2A6_SEL_MASK                (0x7U << GRF_GPIO2A_IOMUX_H_GPIO2A6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO2A_IOMUX_H_GPIO2A7_SEL_SHIFT               (12U)
#define GRF_GPIO2A_IOMUX_H_GPIO2A7_SEL_MASK                (0x7U << GRF_GPIO2A_IOMUX_H_GPIO2A7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO2B_IOMUX_L */
#define GRF_GPIO2B_IOMUX_L_OFFSET                          (0x10038U)
#define GRF_GPIO2B_IOMUX_L_GPIO2B0_SEL_SHIFT               (0U)
#define GRF_GPIO2B_IOMUX_L_GPIO2B0_SEL_MASK                (0x7U << GRF_GPIO2B_IOMUX_L_GPIO2B0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO2B_IOMUX_L_GPIO2B1_SEL_SHIFT               (4U)
#define GRF_GPIO2B_IOMUX_L_GPIO2B1_SEL_MASK                (0x7U << GRF_GPIO2B_IOMUX_L_GPIO2B1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO2B_IOMUX_L_GPIO2B2_SEL_SHIFT               (8U)
#define GRF_GPIO2B_IOMUX_L_GPIO2B2_SEL_MASK                (0x7U << GRF_GPIO2B_IOMUX_L_GPIO2B2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO2B_IOMUX_L_GPIO2B3_SEL_SHIFT               (12U)
#define GRF_GPIO2B_IOMUX_L_GPIO2B3_SEL_MASK                (0x7U << GRF_GPIO2B_IOMUX_L_GPIO2B3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO2B_IOMUX_H */
#define GRF_GPIO2B_IOMUX_H_OFFSET                          (0x1003CU)
#define GRF_GPIO2B_IOMUX_H_GPIO2B4_SEL_SHIFT               (0U)
#define GRF_GPIO2B_IOMUX_H_GPIO2B4_SEL_MASK                (0x7U << GRF_GPIO2B_IOMUX_H_GPIO2B4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO2B_IOMUX_H_GPIO2B5_SEL_SHIFT               (4U)
#define GRF_GPIO2B_IOMUX_H_GPIO2B5_SEL_MASK                (0x7U << GRF_GPIO2B_IOMUX_H_GPIO2B5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO2B_IOMUX_H_GPIO2B6_SEL_SHIFT               (8U)
#define GRF_GPIO2B_IOMUX_H_GPIO2B6_SEL_MASK                (0x7U << GRF_GPIO2B_IOMUX_H_GPIO2B6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO2B_IOMUX_H_GPIO2B7_SEL_SHIFT               (12U)
#define GRF_GPIO2B_IOMUX_H_GPIO2B7_SEL_MASK                (0x7U << GRF_GPIO2B_IOMUX_H_GPIO2B7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO2C_IOMUX_L */
#define GRF_GPIO2C_IOMUX_L_OFFSET                          (0x10040U)
#define GRF_GPIO2C_IOMUX_L_GPIO2C0_SEL_SHIFT               (0U)
#define GRF_GPIO2C_IOMUX_L_GPIO2C0_SEL_MASK                (0x7U << GRF_GPIO2C_IOMUX_L_GPIO2C0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO2C_IOMUX_L_GPIO2C1_SEL_SHIFT               (4U)
#define GRF_GPIO2C_IOMUX_L_GPIO2C1_SEL_MASK                (0x7U << GRF_GPIO2C_IOMUX_L_GPIO2C1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO2C_IOMUX_L_GPIO2C2_SEL_SHIFT               (8U)
#define GRF_GPIO2C_IOMUX_L_GPIO2C2_SEL_MASK                (0x7U << GRF_GPIO2C_IOMUX_L_GPIO2C2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO2C_IOMUX_L_GPIO2C3_SEL_SHIFT               (12U)
#define GRF_GPIO2C_IOMUX_L_GPIO2C3_SEL_MASK                (0x7U << GRF_GPIO2C_IOMUX_L_GPIO2C3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO2C_IOMUX_H */
#define GRF_GPIO2C_IOMUX_H_OFFSET                          (0x10044U)
#define GRF_GPIO2C_IOMUX_H_GPIO2C4_SEL_SHIFT               (0U)
#define GRF_GPIO2C_IOMUX_H_GPIO2C4_SEL_MASK                (0x7U << GRF_GPIO2C_IOMUX_H_GPIO2C4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO2C_IOMUX_H_GPIO2C5_SEL_SHIFT               (4U)
#define GRF_GPIO2C_IOMUX_H_GPIO2C5_SEL_MASK                (0x7U << GRF_GPIO2C_IOMUX_H_GPIO2C5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO2C_IOMUX_H_GPIO2C6_SEL_SHIFT               (8U)
#define GRF_GPIO2C_IOMUX_H_GPIO2C6_SEL_MASK                (0x7U << GRF_GPIO2C_IOMUX_H_GPIO2C6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO2C_IOMUX_H_GPIO2C7_SEL_SHIFT               (12U)
#define GRF_GPIO2C_IOMUX_H_GPIO2C7_SEL_MASK                (0x7U << GRF_GPIO2C_IOMUX_H_GPIO2C7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO2D_IOMUX_L */
#define GRF_GPIO2D_IOMUX_L_OFFSET                          (0x10048U)
#define GRF_GPIO2D_IOMUX_L_GPIO2D0_SEL_SHIFT               (0U)
#define GRF_GPIO2D_IOMUX_L_GPIO2D0_SEL_MASK                (0x7U << GRF_GPIO2D_IOMUX_L_GPIO2D0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO2D_IOMUX_L_GPIO2D1_SEL_SHIFT               (4U)
#define GRF_GPIO2D_IOMUX_L_GPIO2D1_SEL_MASK                (0x7U << GRF_GPIO2D_IOMUX_L_GPIO2D1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO2D_IOMUX_L_GPIO2D2_SEL_SHIFT               (8U)
#define GRF_GPIO2D_IOMUX_L_GPIO2D2_SEL_MASK                (0x7U << GRF_GPIO2D_IOMUX_L_GPIO2D2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO2D_IOMUX_L_GPIO2D3_SEL_SHIFT               (12U)
#define GRF_GPIO2D_IOMUX_L_GPIO2D3_SEL_MASK                (0x7U << GRF_GPIO2D_IOMUX_L_GPIO2D3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO2D_IOMUX_H */
#define GRF_GPIO2D_IOMUX_H_OFFSET                          (0x1004CU)
#define GRF_GPIO2D_IOMUX_H_GPIO2D4_SEL_SHIFT               (0U)
#define GRF_GPIO2D_IOMUX_H_GPIO2D4_SEL_MASK                (0x7U << GRF_GPIO2D_IOMUX_H_GPIO2D4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO2D_IOMUX_H_GPIO2D5_SEL_SHIFT               (4U)
#define GRF_GPIO2D_IOMUX_H_GPIO2D5_SEL_MASK                (0x7U << GRF_GPIO2D_IOMUX_H_GPIO2D5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO2D_IOMUX_H_GPIO2D6_SEL_SHIFT               (8U)
#define GRF_GPIO2D_IOMUX_H_GPIO2D6_SEL_MASK                (0x7U << GRF_GPIO2D_IOMUX_H_GPIO2D6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO2D_IOMUX_H_GPIO2D7_SEL_SHIFT               (12U)
#define GRF_GPIO2D_IOMUX_H_GPIO2D7_SEL_MASK                (0x7U << GRF_GPIO2D_IOMUX_H_GPIO2D7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO3A_IOMUX_L */
#define GRF_GPIO3A_IOMUX_L_OFFSET                          (0x10050U)
#define GRF_GPIO3A_IOMUX_L_GPIO3A0_SEL_SHIFT               (0U)
#define GRF_GPIO3A_IOMUX_L_GPIO3A0_SEL_MASK                (0x7U << GRF_GPIO3A_IOMUX_L_GPIO3A0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO3A_IOMUX_L_GPIO3A1_SEL_SHIFT               (4U)
#define GRF_GPIO3A_IOMUX_L_GPIO3A1_SEL_MASK                (0x7U << GRF_GPIO3A_IOMUX_L_GPIO3A1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO3A_IOMUX_L_GPIO3A2_SEL_SHIFT               (8U)
#define GRF_GPIO3A_IOMUX_L_GPIO3A2_SEL_MASK                (0x7U << GRF_GPIO3A_IOMUX_L_GPIO3A2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO3A_IOMUX_L_GPIO3A3_SEL_SHIFT               (12U)
#define GRF_GPIO3A_IOMUX_L_GPIO3A3_SEL_MASK                (0x7U << GRF_GPIO3A_IOMUX_L_GPIO3A3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO3A_IOMUX_H */
#define GRF_GPIO3A_IOMUX_H_OFFSET                          (0x10054U)
#define GRF_GPIO3A_IOMUX_H_GPIO3A4_SEL_SHIFT               (0U)
#define GRF_GPIO3A_IOMUX_H_GPIO3A4_SEL_MASK                (0x7U << GRF_GPIO3A_IOMUX_H_GPIO3A4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO3A_IOMUX_H_GPIO3A5_SEL_SHIFT               (4U)
#define GRF_GPIO3A_IOMUX_H_GPIO3A5_SEL_MASK                (0x7U << GRF_GPIO3A_IOMUX_H_GPIO3A5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO3A_IOMUX_H_GPIO3A6_SEL_SHIFT               (8U)
#define GRF_GPIO3A_IOMUX_H_GPIO3A6_SEL_MASK                (0x7U << GRF_GPIO3A_IOMUX_H_GPIO3A6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO3A_IOMUX_H_GPIO3A7_SEL_SHIFT               (12U)
#define GRF_GPIO3A_IOMUX_H_GPIO3A7_SEL_MASK                (0x7U << GRF_GPIO3A_IOMUX_H_GPIO3A7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO3B_IOMUX_L */
#define GRF_GPIO3B_IOMUX_L_OFFSET                          (0x10058U)
#define GRF_GPIO3B_IOMUX_L_GPIO3B0_SEL_SHIFT               (0U)
#define GRF_GPIO3B_IOMUX_L_GPIO3B0_SEL_MASK                (0x7U << GRF_GPIO3B_IOMUX_L_GPIO3B0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO3B_IOMUX_L_GPIO3B1_SEL_SHIFT               (4U)
#define GRF_GPIO3B_IOMUX_L_GPIO3B1_SEL_MASK                (0x7U << GRF_GPIO3B_IOMUX_L_GPIO3B1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO3B_IOMUX_L_GPIO3B2_SEL_SHIFT               (8U)
#define GRF_GPIO3B_IOMUX_L_GPIO3B2_SEL_MASK                (0x7U << GRF_GPIO3B_IOMUX_L_GPIO3B2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO3B_IOMUX_L_GPIO3B3_SEL_SHIFT               (12U)
#define GRF_GPIO3B_IOMUX_L_GPIO3B3_SEL_MASK                (0x7U << GRF_GPIO3B_IOMUX_L_GPIO3B3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO3B_IOMUX_H */
#define GRF_GPIO3B_IOMUX_H_OFFSET                          (0x1005CU)
#define GRF_GPIO3B_IOMUX_H_GPIO3B4_SEL_SHIFT               (0U)
#define GRF_GPIO3B_IOMUX_H_GPIO3B4_SEL_MASK                (0x7U << GRF_GPIO3B_IOMUX_H_GPIO3B4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO3B_IOMUX_H_GPIO3B5_SEL_SHIFT               (4U)
#define GRF_GPIO3B_IOMUX_H_GPIO3B5_SEL_MASK                (0x7U << GRF_GPIO3B_IOMUX_H_GPIO3B5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO3B_IOMUX_H_GPIO3B6_SEL_SHIFT               (8U)
#define GRF_GPIO3B_IOMUX_H_GPIO3B6_SEL_MASK                (0x7U << GRF_GPIO3B_IOMUX_H_GPIO3B6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO3B_IOMUX_H_GPIO3B7_SEL_SHIFT               (12U)
#define GRF_GPIO3B_IOMUX_H_GPIO3B7_SEL_MASK                (0x7U << GRF_GPIO3B_IOMUX_H_GPIO3B7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO3C_IOMUX_L */
#define GRF_GPIO3C_IOMUX_L_OFFSET                          (0x10060U)
#define GRF_GPIO3C_IOMUX_L_GPIO3C0_SEL_SHIFT               (0U)
#define GRF_GPIO3C_IOMUX_L_GPIO3C0_SEL_MASK                (0x7U << GRF_GPIO3C_IOMUX_L_GPIO3C0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO3C_IOMUX_L_GPIO3C1_SEL_SHIFT               (4U)
#define GRF_GPIO3C_IOMUX_L_GPIO3C1_SEL_MASK                (0x7U << GRF_GPIO3C_IOMUX_L_GPIO3C1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO3C_IOMUX_L_GPIO3C2_SEL_SHIFT               (8U)
#define GRF_GPIO3C_IOMUX_L_GPIO3C2_SEL_MASK                (0x7U << GRF_GPIO3C_IOMUX_L_GPIO3C2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO3C_IOMUX_L_GPIO3C3_SEL_SHIFT               (12U)
#define GRF_GPIO3C_IOMUX_L_GPIO3C3_SEL_MASK                (0x7U << GRF_GPIO3C_IOMUX_L_GPIO3C3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO3C_IOMUX_H */
#define GRF_GPIO3C_IOMUX_H_OFFSET                          (0x10064U)
#define GRF_GPIO3C_IOMUX_H_GPIO3C4_SEL_SHIFT               (0U)
#define GRF_GPIO3C_IOMUX_H_GPIO3C4_SEL_MASK                (0x7U << GRF_GPIO3C_IOMUX_H_GPIO3C4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO3C_IOMUX_H_GPIO3C5_SEL_SHIFT               (4U)
#define GRF_GPIO3C_IOMUX_H_GPIO3C5_SEL_MASK                (0x7U << GRF_GPIO3C_IOMUX_H_GPIO3C5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO3C_IOMUX_H_GPIO3C6_SEL_SHIFT               (8U)
#define GRF_GPIO3C_IOMUX_H_GPIO3C6_SEL_MASK                (0x7U << GRF_GPIO3C_IOMUX_H_GPIO3C6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO3C_IOMUX_H_GPIO3C7_SEL_SHIFT               (12U)
#define GRF_GPIO3C_IOMUX_H_GPIO3C7_SEL_MASK                (0x7U << GRF_GPIO3C_IOMUX_H_GPIO3C7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO3D_IOMUX_L */
#define GRF_GPIO3D_IOMUX_L_OFFSET                          (0x10068U)
#define GRF_GPIO3D_IOMUX_L_GPIO3D0_SEL_SHIFT               (0U)
#define GRF_GPIO3D_IOMUX_L_GPIO3D0_SEL_MASK                (0x7U << GRF_GPIO3D_IOMUX_L_GPIO3D0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO3D_IOMUX_L_GPIO3D1_SEL_SHIFT               (4U)
#define GRF_GPIO3D_IOMUX_L_GPIO3D1_SEL_MASK                (0x7U << GRF_GPIO3D_IOMUX_L_GPIO3D1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO3D_IOMUX_L_GPIO3D2_SEL_SHIFT               (8U)
#define GRF_GPIO3D_IOMUX_L_GPIO3D2_SEL_MASK                (0x7U << GRF_GPIO3D_IOMUX_L_GPIO3D2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO3D_IOMUX_L_GPIO3D3_SEL_SHIFT               (12U)
#define GRF_GPIO3D_IOMUX_L_GPIO3D3_SEL_MASK                (0x7U << GRF_GPIO3D_IOMUX_L_GPIO3D3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO3D_IOMUX_H */
#define GRF_GPIO3D_IOMUX_H_OFFSET                          (0x1006CU)
#define GRF_GPIO3D_IOMUX_H_GPIO3D4_SEL_SHIFT               (0U)
#define GRF_GPIO3D_IOMUX_H_GPIO3D4_SEL_MASK                (0x7U << GRF_GPIO3D_IOMUX_H_GPIO3D4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO3D_IOMUX_H_GPIO3D5_SEL_SHIFT               (4U)
#define GRF_GPIO3D_IOMUX_H_GPIO3D5_SEL_MASK                (0x7U << GRF_GPIO3D_IOMUX_H_GPIO3D5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO3D_IOMUX_H_GPIO3D6_SEL_SHIFT               (8U)
#define GRF_GPIO3D_IOMUX_H_GPIO3D6_SEL_MASK                (0x7U << GRF_GPIO3D_IOMUX_H_GPIO3D6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO3D_IOMUX_H_GPIO3D7_SEL_SHIFT               (12U)
#define GRF_GPIO3D_IOMUX_H_GPIO3D7_SEL_MASK                (0x7U << GRF_GPIO3D_IOMUX_H_GPIO3D7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO4A_IOMUX_L */
#define GRF_GPIO4A_IOMUX_L_OFFSET                          (0x10070U)
#define GRF_GPIO4A_IOMUX_L_GPIO4A0_SEL_SHIFT               (0U)
#define GRF_GPIO4A_IOMUX_L_GPIO4A0_SEL_MASK                (0x7U << GRF_GPIO4A_IOMUX_L_GPIO4A0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO4A_IOMUX_L_GPIO4A1_SEL_SHIFT               (4U)
#define GRF_GPIO4A_IOMUX_L_GPIO4A1_SEL_MASK                (0x7U << GRF_GPIO4A_IOMUX_L_GPIO4A1_SEL_SHIFT)               /* 0x00000070 */
/* GPIO0C_DS_H */
#define GRF_GPIO0C_DS_H_OFFSET                             (0x10080U)
#define GRF_GPIO0C_DS_H_GPIO0C4_DS_SHIFT                   (0U)
#define GRF_GPIO0C_DS_H_GPIO0C4_DS_MASK                    (0xFU << GRF_GPIO0C_DS_H_GPIO0C4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO0C_DS_H_GPIO0C5_DS_SHIFT                   (4U)
#define GRF_GPIO0C_DS_H_GPIO0C5_DS_MASK                    (0xFU << GRF_GPIO0C_DS_H_GPIO0C5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO0C_DS_H_GPIO0C6_DS_SHIFT                   (8U)
#define GRF_GPIO0C_DS_H_GPIO0C6_DS_MASK                    (0xFU << GRF_GPIO0C_DS_H_GPIO0C6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO0C_DS_H_GPIO0C7_DS_SHIFT                   (12U)
#define GRF_GPIO0C_DS_H_GPIO0C7_DS_MASK                    (0xFU << GRF_GPIO0C_DS_H_GPIO0C7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO0D_DS_L */
#define GRF_GPIO0D_DS_L_OFFSET                             (0x10084U)
#define GRF_GPIO0D_DS_L_GPIO0D0_DS_SHIFT                   (0U)
#define GRF_GPIO0D_DS_L_GPIO0D0_DS_MASK                    (0xFU << GRF_GPIO0D_DS_L_GPIO0D0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO0D_DS_L_GPIO0D1_DS_SHIFT                   (4U)
#define GRF_GPIO0D_DS_L_GPIO0D1_DS_MASK                    (0xFU << GRF_GPIO0D_DS_L_GPIO0D1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO0D_DS_L_GPIO0D2_DS_SHIFT                   (8U)
#define GRF_GPIO0D_DS_L_GPIO0D2_DS_MASK                    (0xFU << GRF_GPIO0D_DS_L_GPIO0D2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO0D_DS_L_GPIO0D3_DS_SHIFT                   (12U)
#define GRF_GPIO0D_DS_L_GPIO0D3_DS_MASK                    (0xFU << GRF_GPIO0D_DS_L_GPIO0D3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO0D_DS_H */
#define GRF_GPIO0D_DS_H_OFFSET                             (0x10088U)
#define GRF_GPIO0D_DS_H_GPIO0D4_DS_SHIFT                   (0U)
#define GRF_GPIO0D_DS_H_GPIO0D4_DS_MASK                    (0xFU << GRF_GPIO0D_DS_H_GPIO0D4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO0D_DS_H_GPIO0D5_DS_SHIFT                   (4U)
#define GRF_GPIO0D_DS_H_GPIO0D5_DS_MASK                    (0xFU << GRF_GPIO0D_DS_H_GPIO0D5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO0D_DS_H_GPIO0D6_DS_SHIFT                   (8U)
#define GRF_GPIO0D_DS_H_GPIO0D6_DS_MASK                    (0xFU << GRF_GPIO0D_DS_H_GPIO0D6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO0D_DS_H_GPIO0D7_DS_SHIFT                   (12U)
#define GRF_GPIO0D_DS_H_GPIO0D7_DS_MASK                    (0xFU << GRF_GPIO0D_DS_H_GPIO0D7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO1A_DS_L */
#define GRF_GPIO1A_DS_L_OFFSET                             (0x10090U)
#define GRF_GPIO1A_DS_L_GPIO1A0_DS_SHIFT                   (0U)
#define GRF_GPIO1A_DS_L_GPIO1A0_DS_MASK                    (0xFU << GRF_GPIO1A_DS_L_GPIO1A0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO1A_DS_L_GPIO1A1_DS_SHIFT                   (4U)
#define GRF_GPIO1A_DS_L_GPIO1A1_DS_MASK                    (0xFU << GRF_GPIO1A_DS_L_GPIO1A1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO1A_DS_L_GPIO1A2_DS_SHIFT                   (8U)
#define GRF_GPIO1A_DS_L_GPIO1A2_DS_MASK                    (0xFU << GRF_GPIO1A_DS_L_GPIO1A2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO1A_DS_L_GPIO1A3_DS_SHIFT                   (12U)
#define GRF_GPIO1A_DS_L_GPIO1A3_DS_MASK                    (0xFU << GRF_GPIO1A_DS_L_GPIO1A3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO1A_DS_H */
#define GRF_GPIO1A_DS_H_OFFSET                             (0x10094U)
#define GRF_GPIO1A_DS_H_GPIO1A4_DS_SHIFT                   (0U)
#define GRF_GPIO1A_DS_H_GPIO1A4_DS_MASK                    (0xFU << GRF_GPIO1A_DS_H_GPIO1A4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO1A_DS_H_GPIO1A5_DS_SHIFT                   (4U)
#define GRF_GPIO1A_DS_H_GPIO1A5_DS_MASK                    (0xFU << GRF_GPIO1A_DS_H_GPIO1A5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO1A_DS_H_GPIO1A6_DS_SHIFT                   (8U)
#define GRF_GPIO1A_DS_H_GPIO1A6_DS_MASK                    (0xFU << GRF_GPIO1A_DS_H_GPIO1A6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO1A_DS_H_GPIO1A7_DS_SHIFT                   (12U)
#define GRF_GPIO1A_DS_H_GPIO1A7_DS_MASK                    (0xFU << GRF_GPIO1A_DS_H_GPIO1A7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO1B_DS_L */
#define GRF_GPIO1B_DS_L_OFFSET                             (0x10098U)
#define GRF_GPIO1B_DS_L_GPIO1B0_DS_SHIFT                   (0U)
#define GRF_GPIO1B_DS_L_GPIO1B0_DS_MASK                    (0xFU << GRF_GPIO1B_DS_L_GPIO1B0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO1B_DS_L_GPIO1B1_DS_SHIFT                   (4U)
#define GRF_GPIO1B_DS_L_GPIO1B1_DS_MASK                    (0xFU << GRF_GPIO1B_DS_L_GPIO1B1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO1B_DS_L_GPIO1B2_DS_SHIFT                   (8U)
#define GRF_GPIO1B_DS_L_GPIO1B2_DS_MASK                    (0xFU << GRF_GPIO1B_DS_L_GPIO1B2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO1B_DS_L_GPIO1B3_DS_SHIFT                   (12U)
#define GRF_GPIO1B_DS_L_GPIO1B3_DS_MASK                    (0xFU << GRF_GPIO1B_DS_L_GPIO1B3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO1B_DS_H */
#define GRF_GPIO1B_DS_H_OFFSET                             (0x1009CU)
#define GRF_GPIO1B_DS_H_GPIO1B4_DS_SHIFT                   (0U)
#define GRF_GPIO1B_DS_H_GPIO1B4_DS_MASK                    (0xFU << GRF_GPIO1B_DS_H_GPIO1B4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO1B_DS_H_GPIO1B5_DS_SHIFT                   (4U)
#define GRF_GPIO1B_DS_H_GPIO1B5_DS_MASK                    (0xFU << GRF_GPIO1B_DS_H_GPIO1B5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO1B_DS_H_GPIO1B6_DS_SHIFT                   (8U)
#define GRF_GPIO1B_DS_H_GPIO1B6_DS_MASK                    (0xFU << GRF_GPIO1B_DS_H_GPIO1B6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO1B_DS_H_GPIO1B7_DS_SHIFT                   (12U)
#define GRF_GPIO1B_DS_H_GPIO1B7_DS_MASK                    (0xFU << GRF_GPIO1B_DS_H_GPIO1B7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO1C_DS_L */
#define GRF_GPIO1C_DS_L_OFFSET                             (0x100A0U)
#define GRF_GPIO1C_DS_L_GPIO1C0_DS_SHIFT                   (0U)
#define GRF_GPIO1C_DS_L_GPIO1C0_DS_MASK                    (0xFU << GRF_GPIO1C_DS_L_GPIO1C0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO1C_DS_L_GPIO1C1_DS_SHIFT                   (4U)
#define GRF_GPIO1C_DS_L_GPIO1C1_DS_MASK                    (0xFU << GRF_GPIO1C_DS_L_GPIO1C1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO1C_DS_L_GPIO1C2_DS_SHIFT                   (8U)
#define GRF_GPIO1C_DS_L_GPIO1C2_DS_MASK                    (0xFU << GRF_GPIO1C_DS_L_GPIO1C2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO1C_DS_L_GPIO1C3_DS_SHIFT                   (12U)
#define GRF_GPIO1C_DS_L_GPIO1C3_DS_MASK                    (0xFU << GRF_GPIO1C_DS_L_GPIO1C3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO1C_DS_H */
#define GRF_GPIO1C_DS_H_OFFSET                             (0x100A4U)
#define GRF_GPIO1C_DS_H_GPIO1C4_DS_SHIFT                   (0U)
#define GRF_GPIO1C_DS_H_GPIO1C4_DS_MASK                    (0xFU << GRF_GPIO1C_DS_H_GPIO1C4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO1C_DS_H_GPIO1C5_DS_SHIFT                   (4U)
#define GRF_GPIO1C_DS_H_GPIO1C5_DS_MASK                    (0xFU << GRF_GPIO1C_DS_H_GPIO1C5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO1C_DS_H_GPIO1C6_DS_SHIFT                   (8U)
#define GRF_GPIO1C_DS_H_GPIO1C6_DS_MASK                    (0xFU << GRF_GPIO1C_DS_H_GPIO1C6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO1C_DS_H_GPIO1C7_DS_SHIFT                   (12U)
#define GRF_GPIO1C_DS_H_GPIO1C7_DS_MASK                    (0xFU << GRF_GPIO1C_DS_H_GPIO1C7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO1D_DS_L */
#define GRF_GPIO1D_DS_L_OFFSET                             (0x100A8U)
#define GRF_GPIO1D_DS_L_GPIO1D0_DS_SHIFT                   (0U)
#define GRF_GPIO1D_DS_L_GPIO1D0_DS_MASK                    (0xFU << GRF_GPIO1D_DS_L_GPIO1D0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO1D_DS_L_GPIO1D1_DS_SHIFT                   (4U)
#define GRF_GPIO1D_DS_L_GPIO1D1_DS_MASK                    (0xFU << GRF_GPIO1D_DS_L_GPIO1D1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO1D_DS_L_GPIO1D2_DS_SHIFT                   (8U)
#define GRF_GPIO1D_DS_L_GPIO1D2_DS_MASK                    (0xFU << GRF_GPIO1D_DS_L_GPIO1D2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO1D_DS_L_GPIO1D3_DS_SHIFT                   (12U)
#define GRF_GPIO1D_DS_L_GPIO1D3_DS_MASK                    (0xFU << GRF_GPIO1D_DS_L_GPIO1D3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO1D_DS_H */
#define GRF_GPIO1D_DS_H_OFFSET                             (0x100ACU)
#define GRF_GPIO1D_DS_H_GPIO1D4_DS_SHIFT                   (0U)
#define GRF_GPIO1D_DS_H_GPIO1D4_DS_MASK                    (0xFU << GRF_GPIO1D_DS_H_GPIO1D4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO1D_DS_H_GPIO1D5_DS_SHIFT                   (4U)
#define GRF_GPIO1D_DS_H_GPIO1D5_DS_MASK                    (0xFU << GRF_GPIO1D_DS_H_GPIO1D5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO1D_DS_H_GPIO1D6_DS_SHIFT                   (8U)
#define GRF_GPIO1D_DS_H_GPIO1D6_DS_MASK                    (0xFU << GRF_GPIO1D_DS_H_GPIO1D6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO1D_DS_H_GPIO1D7_DS_SHIFT                   (12U)
#define GRF_GPIO1D_DS_H_GPIO1D7_DS_MASK                    (0xFU << GRF_GPIO1D_DS_H_GPIO1D7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO2A_DS_L */
#define GRF_GPIO2A_DS_L_OFFSET                             (0x100B0U)
#define GRF_GPIO2A_DS_L_GPIO2A0_DS_SHIFT                   (0U)
#define GRF_GPIO2A_DS_L_GPIO2A0_DS_MASK                    (0xFU << GRF_GPIO2A_DS_L_GPIO2A0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO2A_DS_L_GPIO2A1_DS_SHIFT                   (4U)
#define GRF_GPIO2A_DS_L_GPIO2A1_DS_MASK                    (0xFU << GRF_GPIO2A_DS_L_GPIO2A1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO2A_DS_L_GPIO2A2_DS_SHIFT                   (8U)
#define GRF_GPIO2A_DS_L_GPIO2A2_DS_MASK                    (0xFU << GRF_GPIO2A_DS_L_GPIO2A2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO2A_DS_L_GPIO2A3_DS_SHIFT                   (12U)
#define GRF_GPIO2A_DS_L_GPIO2A3_DS_MASK                    (0xFU << GRF_GPIO2A_DS_L_GPIO2A3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO2A_DS_H */
#define GRF_GPIO2A_DS_H_OFFSET                             (0x100B4U)
#define GRF_GPIO2A_DS_H_GPIO2A4_DS_SHIFT                   (0U)
#define GRF_GPIO2A_DS_H_GPIO2A4_DS_MASK                    (0xFU << GRF_GPIO2A_DS_H_GPIO2A4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO2A_DS_H_GPIO2A5_DS_SHIFT                   (4U)
#define GRF_GPIO2A_DS_H_GPIO2A5_DS_MASK                    (0xFU << GRF_GPIO2A_DS_H_GPIO2A5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO2A_DS_H_GPIO2A6_DS_SHIFT                   (8U)
#define GRF_GPIO2A_DS_H_GPIO2A6_DS_MASK                    (0xFU << GRF_GPIO2A_DS_H_GPIO2A6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO2A_DS_H_GPIO2A7_DS_SHIFT                   (12U)
#define GRF_GPIO2A_DS_H_GPIO2A7_DS_MASK                    (0xFU << GRF_GPIO2A_DS_H_GPIO2A7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO2B_DS_L */
#define GRF_GPIO2B_DS_L_OFFSET                             (0x100B8U)
#define GRF_GPIO2B_DS_L_GPIO2B0_DS_SHIFT                   (0U)
#define GRF_GPIO2B_DS_L_GPIO2B0_DS_MASK                    (0xFU << GRF_GPIO2B_DS_L_GPIO2B0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO2B_DS_L_GPIO2B1_DS_SHIFT                   (4U)
#define GRF_GPIO2B_DS_L_GPIO2B1_DS_MASK                    (0xFU << GRF_GPIO2B_DS_L_GPIO2B1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO2B_DS_L_GPIO2B2_DS_SHIFT                   (8U)
#define GRF_GPIO2B_DS_L_GPIO2B2_DS_MASK                    (0xFU << GRF_GPIO2B_DS_L_GPIO2B2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO2B_DS_L_GPIO2B3_DS_SHIFT                   (12U)
#define GRF_GPIO2B_DS_L_GPIO2B3_DS_MASK                    (0xFU << GRF_GPIO2B_DS_L_GPIO2B3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO2B_DS_H */
#define GRF_GPIO2B_DS_H_OFFSET                             (0x100BCU)
#define GRF_GPIO2B_DS_H_GPIO2B4_DS_SHIFT                   (0U)
#define GRF_GPIO2B_DS_H_GPIO2B4_DS_MASK                    (0xFU << GRF_GPIO2B_DS_H_GPIO2B4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO2B_DS_H_GPIO2B5_DS_SHIFT                   (4U)
#define GRF_GPIO2B_DS_H_GPIO2B5_DS_MASK                    (0xFU << GRF_GPIO2B_DS_H_GPIO2B5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO2B_DS_H_GPIO2B6_DS_SHIFT                   (8U)
#define GRF_GPIO2B_DS_H_GPIO2B6_DS_MASK                    (0xFU << GRF_GPIO2B_DS_H_GPIO2B6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO2B_DS_H_GPIO2B7_DS_SHIFT                   (12U)
#define GRF_GPIO2B_DS_H_GPIO2B7_DS_MASK                    (0xFU << GRF_GPIO2B_DS_H_GPIO2B7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO2C_DS_L */
#define GRF_GPIO2C_DS_L_OFFSET                             (0x100C0U)
#define GRF_GPIO2C_DS_L_GPIO2C0_DS_SHIFT                   (0U)
#define GRF_GPIO2C_DS_L_GPIO2C0_DS_MASK                    (0xFU << GRF_GPIO2C_DS_L_GPIO2C0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO2C_DS_L_GPIO2C1_DS_SHIFT                   (4U)
#define GRF_GPIO2C_DS_L_GPIO2C1_DS_MASK                    (0xFU << GRF_GPIO2C_DS_L_GPIO2C1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO2C_DS_L_GPIO2C2_DS_SHIFT                   (8U)
#define GRF_GPIO2C_DS_L_GPIO2C2_DS_MASK                    (0xFU << GRF_GPIO2C_DS_L_GPIO2C2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO2C_DS_L_GPIO2C3_DS_SHIFT                   (12U)
#define GRF_GPIO2C_DS_L_GPIO2C3_DS_MASK                    (0xFU << GRF_GPIO2C_DS_L_GPIO2C3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO2C_DS_H */
#define GRF_GPIO2C_DS_H_OFFSET                             (0x100C4U)
#define GRF_GPIO2C_DS_H_GPIO2C4_DS_SHIFT                   (0U)
#define GRF_GPIO2C_DS_H_GPIO2C4_DS_MASK                    (0xFU << GRF_GPIO2C_DS_H_GPIO2C4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO2C_DS_H_GPIO2C5_DS_SHIFT                   (4U)
#define GRF_GPIO2C_DS_H_GPIO2C5_DS_MASK                    (0xFU << GRF_GPIO2C_DS_H_GPIO2C5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO2C_DS_H_GPIO2C6_DS_SHIFT                   (8U)
#define GRF_GPIO2C_DS_H_GPIO2C6_DS_MASK                    (0xFU << GRF_GPIO2C_DS_H_GPIO2C6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO2C_DS_H_GPIO2C7_DS_SHIFT                   (12U)
#define GRF_GPIO2C_DS_H_GPIO2C7_DS_MASK                    (0xFU << GRF_GPIO2C_DS_H_GPIO2C7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO2D_DS_L */
#define GRF_GPIO2D_DS_L_OFFSET                             (0x100C8U)
#define GRF_GPIO2D_DS_L_GPIO2D0_DS_SHIFT                   (0U)
#define GRF_GPIO2D_DS_L_GPIO2D0_DS_MASK                    (0xFU << GRF_GPIO2D_DS_L_GPIO2D0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO2D_DS_L_GPIO2D1_DS_SHIFT                   (4U)
#define GRF_GPIO2D_DS_L_GPIO2D1_DS_MASK                    (0xFU << GRF_GPIO2D_DS_L_GPIO2D1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO2D_DS_L_GPIO2D2_DS_SHIFT                   (8U)
#define GRF_GPIO2D_DS_L_GPIO2D2_DS_MASK                    (0xFU << GRF_GPIO2D_DS_L_GPIO2D2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO2D_DS_L_GPIO2D3_DS_SHIFT                   (12U)
#define GRF_GPIO2D_DS_L_GPIO2D3_DS_MASK                    (0xFU << GRF_GPIO2D_DS_L_GPIO2D3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO2D_DS_H */
#define GRF_GPIO2D_DS_H_OFFSET                             (0x100CCU)
#define GRF_GPIO2D_DS_H_GPIO2D4_DS_SHIFT                   (0U)
#define GRF_GPIO2D_DS_H_GPIO2D4_DS_MASK                    (0xFU << GRF_GPIO2D_DS_H_GPIO2D4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO2D_DS_H_GPIO2D5_DS_SHIFT                   (4U)
#define GRF_GPIO2D_DS_H_GPIO2D5_DS_MASK                    (0xFU << GRF_GPIO2D_DS_H_GPIO2D5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO2D_DS_H_GPIO2D6_DS_SHIFT                   (8U)
#define GRF_GPIO2D_DS_H_GPIO2D6_DS_MASK                    (0xFU << GRF_GPIO2D_DS_H_GPIO2D6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO2D_DS_H_GPIO2D7_DS_SHIFT                   (12U)
#define GRF_GPIO2D_DS_H_GPIO2D7_DS_MASK                    (0xFU << GRF_GPIO2D_DS_H_GPIO2D7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO3A_DS_L */
#define GRF_GPIO3A_DS_L_OFFSET                             (0x100D0U)
#define GRF_GPIO3A_DS_L_GPIO3A0_DS_SHIFT                   (0U)
#define GRF_GPIO3A_DS_L_GPIO3A0_DS_MASK                    (0xFU << GRF_GPIO3A_DS_L_GPIO3A0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO3A_DS_L_GPIO3A1_DS_SHIFT                   (4U)
#define GRF_GPIO3A_DS_L_GPIO3A1_DS_MASK                    (0xFU << GRF_GPIO3A_DS_L_GPIO3A1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO3A_DS_L_GPIO3A2_DS_SHIFT                   (8U)
#define GRF_GPIO3A_DS_L_GPIO3A2_DS_MASK                    (0xFU << GRF_GPIO3A_DS_L_GPIO3A2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO3A_DS_L_GPIO3A3_DS_SHIFT                   (12U)
#define GRF_GPIO3A_DS_L_GPIO3A3_DS_MASK                    (0xFU << GRF_GPIO3A_DS_L_GPIO3A3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO3A_DS_H */
#define GRF_GPIO3A_DS_H_OFFSET                             (0x100D4U)
#define GRF_GPIO3A_DS_H_GPIO3A4_DS_SHIFT                   (0U)
#define GRF_GPIO3A_DS_H_GPIO3A4_DS_MASK                    (0xFU << GRF_GPIO3A_DS_H_GPIO3A4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO3A_DS_H_GPIO3A5_DS_SHIFT                   (4U)
#define GRF_GPIO3A_DS_H_GPIO3A5_DS_MASK                    (0xFU << GRF_GPIO3A_DS_H_GPIO3A5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO3A_DS_H_GPIO3A6_DS_SHIFT                   (8U)
#define GRF_GPIO3A_DS_H_GPIO3A6_DS_MASK                    (0xFU << GRF_GPIO3A_DS_H_GPIO3A6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO3A_DS_H_GPIO3A7_DS_SHIFT                   (12U)
#define GRF_GPIO3A_DS_H_GPIO3A7_DS_MASK                    (0xFU << GRF_GPIO3A_DS_H_GPIO3A7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO3B_DS_L */
#define GRF_GPIO3B_DS_L_OFFSET                             (0x100D8U)
#define GRF_GPIO3B_DS_L_GPIO3B0_DS_SHIFT                   (0U)
#define GRF_GPIO3B_DS_L_GPIO3B0_DS_MASK                    (0xFU << GRF_GPIO3B_DS_L_GPIO3B0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO3B_DS_L_GPIO3B1_DS_SHIFT                   (4U)
#define GRF_GPIO3B_DS_L_GPIO3B1_DS_MASK                    (0xFU << GRF_GPIO3B_DS_L_GPIO3B1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO3B_DS_L_GPIO3B2_DS_SHIFT                   (8U)
#define GRF_GPIO3B_DS_L_GPIO3B2_DS_MASK                    (0xFU << GRF_GPIO3B_DS_L_GPIO3B2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO3B_DS_L_GPIO3B3_DS_SHIFT                   (12U)
#define GRF_GPIO3B_DS_L_GPIO3B3_DS_MASK                    (0xFU << GRF_GPIO3B_DS_L_GPIO3B3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO3B_DS_H */
#define GRF_GPIO3B_DS_H_OFFSET                             (0x100DCU)
#define GRF_GPIO3B_DS_H_GPIO3B4_DS_SHIFT                   (0U)
#define GRF_GPIO3B_DS_H_GPIO3B4_DS_MASK                    (0xFU << GRF_GPIO3B_DS_H_GPIO3B4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO3B_DS_H_GPIO3B5_DS_SHIFT                   (4U)
#define GRF_GPIO3B_DS_H_GPIO3B5_DS_MASK                    (0xFU << GRF_GPIO3B_DS_H_GPIO3B5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO3B_DS_H_GPIO3B6_DS_SHIFT                   (8U)
#define GRF_GPIO3B_DS_H_GPIO3B6_DS_MASK                    (0xFU << GRF_GPIO3B_DS_H_GPIO3B6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO3B_DS_H_GPIO3B7_DS_SHIFT                   (12U)
#define GRF_GPIO3B_DS_H_GPIO3B7_DS_MASK                    (0xFU << GRF_GPIO3B_DS_H_GPIO3B7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO3C_DS_L */
#define GRF_GPIO3C_DS_L_OFFSET                             (0x100E0U)
#define GRF_GPIO3C_DS_L_GPIO3C0_DS_SHIFT                   (0U)
#define GRF_GPIO3C_DS_L_GPIO3C0_DS_MASK                    (0xFU << GRF_GPIO3C_DS_L_GPIO3C0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO3C_DS_L_GPIO3C1_DS_SHIFT                   (4U)
#define GRF_GPIO3C_DS_L_GPIO3C1_DS_MASK                    (0xFU << GRF_GPIO3C_DS_L_GPIO3C1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO3C_DS_L_GPIO3C2_DS_SHIFT                   (8U)
#define GRF_GPIO3C_DS_L_GPIO3C2_DS_MASK                    (0xFU << GRF_GPIO3C_DS_L_GPIO3C2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO3C_DS_L_GPIO3C3_DS_SHIFT                   (12U)
#define GRF_GPIO3C_DS_L_GPIO3C3_DS_MASK                    (0xFU << GRF_GPIO3C_DS_L_GPIO3C3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO3C_DS_H */
#define GRF_GPIO3C_DS_H_OFFSET                             (0x100E4U)
#define GRF_GPIO3C_DS_H_GPIO3C4_DS_SHIFT                   (0U)
#define GRF_GPIO3C_DS_H_GPIO3C4_DS_MASK                    (0xFU << GRF_GPIO3C_DS_H_GPIO3C4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO3C_DS_H_GPIO3C5_DS_SHIFT                   (4U)
#define GRF_GPIO3C_DS_H_GPIO3C5_DS_MASK                    (0xFU << GRF_GPIO3C_DS_H_GPIO3C5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO3C_DS_H_GPIO3C6_DS_SHIFT                   (8U)
#define GRF_GPIO3C_DS_H_GPIO3C6_DS_MASK                    (0xFU << GRF_GPIO3C_DS_H_GPIO3C6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO3C_DS_H_GPIO3C7_DS_SHIFT                   (12U)
#define GRF_GPIO3C_DS_H_GPIO3C7_DS_MASK                    (0xFU << GRF_GPIO3C_DS_H_GPIO3C7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO3D_DS_L */
#define GRF_GPIO3D_DS_L_OFFSET                             (0x100E8U)
#define GRF_GPIO3D_DS_L_GPIO3D0_DS_SHIFT                   (0U)
#define GRF_GPIO3D_DS_L_GPIO3D0_DS_MASK                    (0xFU << GRF_GPIO3D_DS_L_GPIO3D0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO3D_DS_L_GPIO3D1_DS_SHIFT                   (4U)
#define GRF_GPIO3D_DS_L_GPIO3D1_DS_MASK                    (0xFU << GRF_GPIO3D_DS_L_GPIO3D1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO3D_DS_L_GPIO3D2_DS_SHIFT                   (8U)
#define GRF_GPIO3D_DS_L_GPIO3D2_DS_MASK                    (0xFU << GRF_GPIO3D_DS_L_GPIO3D2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO3D_DS_L_GPIO3D3_DS_SHIFT                   (12U)
#define GRF_GPIO3D_DS_L_GPIO3D3_DS_MASK                    (0xFU << GRF_GPIO3D_DS_L_GPIO3D3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO3D_DS_H */
#define GRF_GPIO3D_DS_H_OFFSET                             (0x100ECU)
#define GRF_GPIO3D_DS_H_GPIO3D4_DS_SHIFT                   (0U)
#define GRF_GPIO3D_DS_H_GPIO3D4_DS_MASK                    (0xFU << GRF_GPIO3D_DS_H_GPIO3D4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO3D_DS_H_GPIO3D5_DS_SHIFT                   (4U)
#define GRF_GPIO3D_DS_H_GPIO3D5_DS_MASK                    (0xFU << GRF_GPIO3D_DS_H_GPIO3D5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO3D_DS_H_GPIO3D6_DS_SHIFT                   (8U)
#define GRF_GPIO3D_DS_H_GPIO3D6_DS_MASK                    (0xFU << GRF_GPIO3D_DS_H_GPIO3D6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO3D_DS_H_GPIO3D7_DS_SHIFT                   (12U)
#define GRF_GPIO3D_DS_H_GPIO3D7_DS_MASK                    (0xFU << GRF_GPIO3D_DS_H_GPIO3D7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO4A_DS_L */
#define GRF_GPIO4A_DS_L_OFFSET                             (0x100F0U)
#define GRF_GPIO4A_DS_L_GPIO4A0_DS_SHIFT                   (0U)
#define GRF_GPIO4A_DS_L_GPIO4A0_DS_MASK                    (0xFU << GRF_GPIO4A_DS_L_GPIO4A0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO4A_DS_L_GPIO4A1_DS_SHIFT                   (4U)
#define GRF_GPIO4A_DS_L_GPIO4A1_DS_MASK                    (0xFU << GRF_GPIO4A_DS_L_GPIO4A1_DS_SHIFT)                   /* 0x000000F0 */
/* GPIO0C_P_H */
#define GRF_GPIO0C_P_H_OFFSET                              (0x10100U)
#define GRF_GPIO0C_P_H_GPIO0C4_P_SHIFT                     (8U)
#define GRF_GPIO0C_P_H_GPIO0C4_P_MASK                      (0x3U << GRF_GPIO0C_P_H_GPIO0C4_P_SHIFT)                     /* 0x00000300 */
#define GRF_GPIO0C_P_H_GPIO0C5_P_SHIFT                     (10U)
#define GRF_GPIO0C_P_H_GPIO0C5_P_MASK                      (0x3U << GRF_GPIO0C_P_H_GPIO0C5_P_SHIFT)                     /* 0x00000C00 */
#define GRF_GPIO0C_P_H_GPIO0C6_P_SHIFT                     (12U)
#define GRF_GPIO0C_P_H_GPIO0C6_P_MASK                      (0x3U << GRF_GPIO0C_P_H_GPIO0C6_P_SHIFT)                     /* 0x00003000 */
#define GRF_GPIO0C_P_H_GPIO0C7_P_SHIFT                     (14U)
#define GRF_GPIO0C_P_H_GPIO0C7_P_MASK                      (0x3U << GRF_GPIO0C_P_H_GPIO0C7_P_SHIFT)                     /* 0x0000C000 */
/* GPIO0D_P */
#define GRF_GPIO0D_P_OFFSET                                (0x10104U)
#define GRF_GPIO0D_P_GPIO0D0_P_SHIFT                       (0U)
#define GRF_GPIO0D_P_GPIO0D0_P_MASK                        (0x3U << GRF_GPIO0D_P_GPIO0D0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO0D_P_GPIO0D1_P_SHIFT                       (2U)
#define GRF_GPIO0D_P_GPIO0D1_P_MASK                        (0x3U << GRF_GPIO0D_P_GPIO0D1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO0D_P_GPIO0D2_P_SHIFT                       (4U)
#define GRF_GPIO0D_P_GPIO0D2_P_MASK                        (0x3U << GRF_GPIO0D_P_GPIO0D2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO0D_P_GPIO0D3_P_SHIFT                       (6U)
#define GRF_GPIO0D_P_GPIO0D3_P_MASK                        (0x3U << GRF_GPIO0D_P_GPIO0D3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO0D_P_GPIO0D4_P_SHIFT                       (8U)
#define GRF_GPIO0D_P_GPIO0D4_P_MASK                        (0x3U << GRF_GPIO0D_P_GPIO0D4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO0D_P_GPIO0D5_P_SHIFT                       (10U)
#define GRF_GPIO0D_P_GPIO0D5_P_MASK                        (0x3U << GRF_GPIO0D_P_GPIO0D5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO0D_P_GPIO0D6_P_SHIFT                       (12U)
#define GRF_GPIO0D_P_GPIO0D6_P_MASK                        (0x3U << GRF_GPIO0D_P_GPIO0D6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO0D_P_GPIO0D7_P_SHIFT                       (14U)
#define GRF_GPIO0D_P_GPIO0D7_P_MASK                        (0x3U << GRF_GPIO0D_P_GPIO0D7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO1A_P */
#define GRF_GPIO1A_P_OFFSET                                (0x10108U)
#define GRF_GPIO1A_P_GPIO1A0_P_SHIFT                       (0U)
#define GRF_GPIO1A_P_GPIO1A0_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO1A_P_GPIO1A1_P_SHIFT                       (2U)
#define GRF_GPIO1A_P_GPIO1A1_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO1A_P_GPIO1A2_P_SHIFT                       (4U)
#define GRF_GPIO1A_P_GPIO1A2_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO1A_P_GPIO1A3_P_SHIFT                       (6U)
#define GRF_GPIO1A_P_GPIO1A3_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO1A_P_GPIO1A4_P_SHIFT                       (8U)
#define GRF_GPIO1A_P_GPIO1A4_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO1A_P_GPIO1A5_P_SHIFT                       (10U)
#define GRF_GPIO1A_P_GPIO1A5_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO1A_P_GPIO1A6_P_SHIFT                       (12U)
#define GRF_GPIO1A_P_GPIO1A6_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO1A_P_GPIO1A7_P_SHIFT                       (14U)
#define GRF_GPIO1A_P_GPIO1A7_P_MASK                        (0x3U << GRF_GPIO1A_P_GPIO1A7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO1B_P */
#define GRF_GPIO1B_P_OFFSET                                (0x1010CU)
#define GRF_GPIO1B_P_GPIO1B0_P_SHIFT                       (0U)
#define GRF_GPIO1B_P_GPIO1B0_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO1B_P_GPIO1B1_P_SHIFT                       (2U)
#define GRF_GPIO1B_P_GPIO1B1_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO1B_P_GPIO1B2_P_SHIFT                       (4U)
#define GRF_GPIO1B_P_GPIO1B2_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO1B_P_GPIO1B3_P_SHIFT                       (6U)
#define GRF_GPIO1B_P_GPIO1B3_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO1B_P_GPIO1B4_P_SHIFT                       (8U)
#define GRF_GPIO1B_P_GPIO1B4_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO1B_P_GPIO1B5_P_SHIFT                       (10U)
#define GRF_GPIO1B_P_GPIO1B5_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO1B_P_GPIO1B6_P_SHIFT                       (12U)
#define GRF_GPIO1B_P_GPIO1B6_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO1B_P_GPIO1B7_P_SHIFT                       (14U)
#define GRF_GPIO1B_P_GPIO1B7_P_MASK                        (0x3U << GRF_GPIO1B_P_GPIO1B7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO1C_P */
#define GRF_GPIO1C_P_OFFSET                                (0x10110U)
#define GRF_GPIO1C_P_GPIO1C0_P_SHIFT                       (0U)
#define GRF_GPIO1C_P_GPIO1C0_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO1C_P_GPIO1C1_P_SHIFT                       (2U)
#define GRF_GPIO1C_P_GPIO1C1_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO1C_P_GPIO1C2_P_SHIFT                       (4U)
#define GRF_GPIO1C_P_GPIO1C2_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO1C_P_GPIO1C3_P_SHIFT                       (6U)
#define GRF_GPIO1C_P_GPIO1C3_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO1C_P_GPIO1C4_P_SHIFT                       (8U)
#define GRF_GPIO1C_P_GPIO1C4_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO1C_P_GPIO1C5_P_SHIFT                       (10U)
#define GRF_GPIO1C_P_GPIO1C5_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO1C_P_GPIO1C6_P_SHIFT                       (12U)
#define GRF_GPIO1C_P_GPIO1C6_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO1C_P_GPIO1C7_P_SHIFT                       (14U)
#define GRF_GPIO1C_P_GPIO1C7_P_MASK                        (0x3U << GRF_GPIO1C_P_GPIO1C7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO1D_P */
#define GRF_GPIO1D_P_OFFSET                                (0x10114U)
#define GRF_GPIO1D_P_GPIO1D0_P_SHIFT                       (0U)
#define GRF_GPIO1D_P_GPIO1D0_P_MASK                        (0x3U << GRF_GPIO1D_P_GPIO1D0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO1D_P_GPIO1D1_P_SHIFT                       (2U)
#define GRF_GPIO1D_P_GPIO1D1_P_MASK                        (0x3U << GRF_GPIO1D_P_GPIO1D1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO1D_P_GPIO1D2_P_SHIFT                       (4U)
#define GRF_GPIO1D_P_GPIO1D2_P_MASK                        (0x3U << GRF_GPIO1D_P_GPIO1D2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO1D_P_GPIO1D3_P_SHIFT                       (6U)
#define GRF_GPIO1D_P_GPIO1D3_P_MASK                        (0x3U << GRF_GPIO1D_P_GPIO1D3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO1D_P_GPIO1D4_P_SHIFT                       (8U)
#define GRF_GPIO1D_P_GPIO1D4_P_MASK                        (0x3U << GRF_GPIO1D_P_GPIO1D4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO1D_P_GPIO1D5_P_SHIFT                       (10U)
#define GRF_GPIO1D_P_GPIO1D5_P_MASK                        (0x3U << GRF_GPIO1D_P_GPIO1D5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO1D_P_GPIO1D6_P_SHIFT                       (12U)
#define GRF_GPIO1D_P_GPIO1D6_P_MASK                        (0x3U << GRF_GPIO1D_P_GPIO1D6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO1D_P_GPIO1D7_P_SHIFT                       (14U)
#define GRF_GPIO1D_P_GPIO1D7_P_MASK                        (0x3U << GRF_GPIO1D_P_GPIO1D7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO2A_P */
#define GRF_GPIO2A_P_OFFSET                                (0x10118U)
#define GRF_GPIO2A_P_GPIO2A0_P_SHIFT                       (0U)
#define GRF_GPIO2A_P_GPIO2A0_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO2A_P_GPIO2A1_P_SHIFT                       (2U)
#define GRF_GPIO2A_P_GPIO2A1_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO2A_P_GPIO2A2_P_SHIFT                       (4U)
#define GRF_GPIO2A_P_GPIO2A2_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO2A_P_GPIO2A3_P_SHIFT                       (6U)
#define GRF_GPIO2A_P_GPIO2A3_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO2A_P_GPIO2A4_P_SHIFT                       (8U)
#define GRF_GPIO2A_P_GPIO2A4_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO2A_P_GPIO2A5_P_SHIFT                       (10U)
#define GRF_GPIO2A_P_GPIO2A5_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO2A_P_GPIO2A6_P_SHIFT                       (12U)
#define GRF_GPIO2A_P_GPIO2A6_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO2A_P_GPIO2A7_P_SHIFT                       (14U)
#define GRF_GPIO2A_P_GPIO2A7_P_MASK                        (0x3U << GRF_GPIO2A_P_GPIO2A7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO2B_P */
#define GRF_GPIO2B_P_OFFSET                                (0x1011CU)
#define GRF_GPIO2B_P_GPIO2B0_P_SHIFT                       (0U)
#define GRF_GPIO2B_P_GPIO2B0_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO2B_P_GPIO2B1_P_SHIFT                       (2U)
#define GRF_GPIO2B_P_GPIO2B1_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO2B_P_GPIO2B2_P_SHIFT                       (4U)
#define GRF_GPIO2B_P_GPIO2B2_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO2B_P_GPIO2B3_P_SHIFT                       (6U)
#define GRF_GPIO2B_P_GPIO2B3_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO2B_P_GPIO2B4_P_SHIFT                       (8U)
#define GRF_GPIO2B_P_GPIO2B4_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO2B_P_GPIO2B5_P_SHIFT                       (10U)
#define GRF_GPIO2B_P_GPIO2B5_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO2B_P_GPIO2B6_P_SHIFT                       (12U)
#define GRF_GPIO2B_P_GPIO2B6_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO2B_P_GPIO2B7_P_SHIFT                       (14U)
#define GRF_GPIO2B_P_GPIO2B7_P_MASK                        (0x3U << GRF_GPIO2B_P_GPIO2B7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO2C_P */
#define GRF_GPIO2C_P_OFFSET                                (0x10120U)
#define GRF_GPIO2C_P_GPIO2C0_P_SHIFT                       (0U)
#define GRF_GPIO2C_P_GPIO2C0_P_MASK                        (0x3U << GRF_GPIO2C_P_GPIO2C0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO2C_P_GPIO2C1_P_SHIFT                       (2U)
#define GRF_GPIO2C_P_GPIO2C1_P_MASK                        (0x3U << GRF_GPIO2C_P_GPIO2C1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO2C_P_GPIO2C2_P_SHIFT                       (4U)
#define GRF_GPIO2C_P_GPIO2C2_P_MASK                        (0x3U << GRF_GPIO2C_P_GPIO2C2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO2C_P_GPIO2C3_P_SHIFT                       (6U)
#define GRF_GPIO2C_P_GPIO2C3_P_MASK                        (0x3U << GRF_GPIO2C_P_GPIO2C3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO2C_P_GPIO2C4_P_SHIFT                       (8U)
#define GRF_GPIO2C_P_GPIO2C4_P_MASK                        (0x3U << GRF_GPIO2C_P_GPIO2C4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO2C_P_GPIO2C5_P_SHIFT                       (10U)
#define GRF_GPIO2C_P_GPIO2C5_P_MASK                        (0x3U << GRF_GPIO2C_P_GPIO2C5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO2C_P_GPIO2C6_P_SHIFT                       (12U)
#define GRF_GPIO2C_P_GPIO2C6_P_MASK                        (0x3U << GRF_GPIO2C_P_GPIO2C6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO2C_P_GPIO2C7_P_SHIFT                       (14U)
#define GRF_GPIO2C_P_GPIO2C7_P_MASK                        (0x3U << GRF_GPIO2C_P_GPIO2C7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO2D_P */
#define GRF_GPIO2D_P_OFFSET                                (0x10124U)
#define GRF_GPIO2D_P_GPIO2D0_P_SHIFT                       (0U)
#define GRF_GPIO2D_P_GPIO2D0_P_MASK                        (0x3U << GRF_GPIO2D_P_GPIO2D0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO2D_P_GPIO2D1_P_SHIFT                       (2U)
#define GRF_GPIO2D_P_GPIO2D1_P_MASK                        (0x3U << GRF_GPIO2D_P_GPIO2D1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO2D_P_GPIO2D2_P_SHIFT                       (4U)
#define GRF_GPIO2D_P_GPIO2D2_P_MASK                        (0x3U << GRF_GPIO2D_P_GPIO2D2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO2D_P_GPIO2D3_P_SHIFT                       (6U)
#define GRF_GPIO2D_P_GPIO2D3_P_MASK                        (0x3U << GRF_GPIO2D_P_GPIO2D3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO2D_P_GPIO2D4_P_SHIFT                       (8U)
#define GRF_GPIO2D_P_GPIO2D4_P_MASK                        (0x3U << GRF_GPIO2D_P_GPIO2D4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO2D_P_GPIO2D5_P_SHIFT                       (10U)
#define GRF_GPIO2D_P_GPIO2D5_P_MASK                        (0x3U << GRF_GPIO2D_P_GPIO2D5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO2D_P_GPIO2D6_P_SHIFT                       (12U)
#define GRF_GPIO2D_P_GPIO2D6_P_MASK                        (0x3U << GRF_GPIO2D_P_GPIO2D6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO2D_P_GPIO2D7_P_SHIFT                       (14U)
#define GRF_GPIO2D_P_GPIO2D7_P_MASK                        (0x3U << GRF_GPIO2D_P_GPIO2D7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO3A_P */
#define GRF_GPIO3A_P_OFFSET                                (0x10128U)
#define GRF_GPIO3A_P_GPIO3A0_P_SHIFT                       (0U)
#define GRF_GPIO3A_P_GPIO3A0_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO3A_P_GPIO3A1_P_SHIFT                       (2U)
#define GRF_GPIO3A_P_GPIO3A1_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO3A_P_GPIO3A2_P_SHIFT                       (4U)
#define GRF_GPIO3A_P_GPIO3A2_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO3A_P_GPIO3A3_P_SHIFT                       (6U)
#define GRF_GPIO3A_P_GPIO3A3_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO3A_P_GPIO3A4_P_SHIFT                       (8U)
#define GRF_GPIO3A_P_GPIO3A4_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO3A_P_GPIO3A5_P_SHIFT                       (10U)
#define GRF_GPIO3A_P_GPIO3A5_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO3A_P_GPIO3A6_P_SHIFT                       (12U)
#define GRF_GPIO3A_P_GPIO3A6_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO3A_P_GPIO3A7_P_SHIFT                       (14U)
#define GRF_GPIO3A_P_GPIO3A7_P_MASK                        (0x3U << GRF_GPIO3A_P_GPIO3A7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO3B_P */
#define GRF_GPIO3B_P_OFFSET                                (0x1012CU)
#define GRF_GPIO3B_P_GPIO3B0_P_SHIFT                       (0U)
#define GRF_GPIO3B_P_GPIO3B0_P_MASK                        (0x3U << GRF_GPIO3B_P_GPIO3B0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO3B_P_GPIO3B1_P_SHIFT                       (2U)
#define GRF_GPIO3B_P_GPIO3B1_P_MASK                        (0x3U << GRF_GPIO3B_P_GPIO3B1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO3B_P_GPIO3B2_P_SHIFT                       (4U)
#define GRF_GPIO3B_P_GPIO3B2_P_MASK                        (0x3U << GRF_GPIO3B_P_GPIO3B2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO3B_P_GPIO3B3_P_SHIFT                       (6U)
#define GRF_GPIO3B_P_GPIO3B3_P_MASK                        (0x3U << GRF_GPIO3B_P_GPIO3B3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO3B_P_GPIO3B4_P_SHIFT                       (8U)
#define GRF_GPIO3B_P_GPIO3B4_P_MASK                        (0x3U << GRF_GPIO3B_P_GPIO3B4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO3B_P_GPIO3B5_P_SHIFT                       (10U)
#define GRF_GPIO3B_P_GPIO3B5_P_MASK                        (0x3U << GRF_GPIO3B_P_GPIO3B5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO3B_P_GPIO3B6_P_SHIFT                       (12U)
#define GRF_GPIO3B_P_GPIO3B6_P_MASK                        (0x3U << GRF_GPIO3B_P_GPIO3B6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO3B_P_GPIO3B7_P_SHIFT                       (14U)
#define GRF_GPIO3B_P_GPIO3B7_P_MASK                        (0x3U << GRF_GPIO3B_P_GPIO3B7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO3C_P */
#define GRF_GPIO3C_P_OFFSET                                (0x10130U)
#define GRF_GPIO3C_P_GPIO3C0_P_SHIFT                       (0U)
#define GRF_GPIO3C_P_GPIO3C0_P_MASK                        (0x3U << GRF_GPIO3C_P_GPIO3C0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO3C_P_GPIO3C1_P_SHIFT                       (2U)
#define GRF_GPIO3C_P_GPIO3C1_P_MASK                        (0x3U << GRF_GPIO3C_P_GPIO3C1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO3C_P_GPIO3C2_P_SHIFT                       (4U)
#define GRF_GPIO3C_P_GPIO3C2_P_MASK                        (0x3U << GRF_GPIO3C_P_GPIO3C2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO3C_P_GPIO3C3_P_SHIFT                       (6U)
#define GRF_GPIO3C_P_GPIO3C3_P_MASK                        (0x3U << GRF_GPIO3C_P_GPIO3C3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO3C_P_GPIO3C4_P_SHIFT                       (8U)
#define GRF_GPIO3C_P_GPIO3C4_P_MASK                        (0x3U << GRF_GPIO3C_P_GPIO3C4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO3C_P_GPIO3C5_P_SHIFT                       (10U)
#define GRF_GPIO3C_P_GPIO3C5_P_MASK                        (0x3U << GRF_GPIO3C_P_GPIO3C5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO3C_P_GPIO3C6_P_SHIFT                       (12U)
#define GRF_GPIO3C_P_GPIO3C6_P_MASK                        (0x3U << GRF_GPIO3C_P_GPIO3C6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO3C_P_GPIO3C7_P_SHIFT                       (14U)
#define GRF_GPIO3C_P_GPIO3C7_P_MASK                        (0x3U << GRF_GPIO3C_P_GPIO3C7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO3D_P */
#define GRF_GPIO3D_P_OFFSET                                (0x10134U)
#define GRF_GPIO3D_P_GPIO3D0_P_SHIFT                       (0U)
#define GRF_GPIO3D_P_GPIO3D0_P_MASK                        (0x3U << GRF_GPIO3D_P_GPIO3D0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO3D_P_GPIO3D1_P_SHIFT                       (2U)
#define GRF_GPIO3D_P_GPIO3D1_P_MASK                        (0x3U << GRF_GPIO3D_P_GPIO3D1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO3D_P_GPIO3D2_P_SHIFT                       (4U)
#define GRF_GPIO3D_P_GPIO3D2_P_MASK                        (0x3U << GRF_GPIO3D_P_GPIO3D2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO3D_P_GPIO3D3_P_SHIFT                       (6U)
#define GRF_GPIO3D_P_GPIO3D3_P_MASK                        (0x3U << GRF_GPIO3D_P_GPIO3D3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO3D_P_GPIO3D4_P_SHIFT                       (8U)
#define GRF_GPIO3D_P_GPIO3D4_P_MASK                        (0x3U << GRF_GPIO3D_P_GPIO3D4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO3D_P_GPIO3D5_P_SHIFT                       (10U)
#define GRF_GPIO3D_P_GPIO3D5_P_MASK                        (0x3U << GRF_GPIO3D_P_GPIO3D5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO3D_P_GPIO3D6_P_SHIFT                       (12U)
#define GRF_GPIO3D_P_GPIO3D6_P_MASK                        (0x3U << GRF_GPIO3D_P_GPIO3D6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO3D_P_GPIO3D7_P_SHIFT                       (14U)
#define GRF_GPIO3D_P_GPIO3D7_P_MASK                        (0x3U << GRF_GPIO3D_P_GPIO3D7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO4A_P */
#define GRF_GPIO4A_P_OFFSET                                (0x10138U)
#define GRF_GPIO4A_P_GPIO4A0_P_SHIFT                       (0U)
#define GRF_GPIO4A_P_GPIO4A0_P_MASK                        (0x3U << GRF_GPIO4A_P_GPIO4A0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO4A_P_GPIO4A1_P_SHIFT                       (2U)
#define GRF_GPIO4A_P_GPIO4A1_P_MASK                        (0x3U << GRF_GPIO4A_P_GPIO4A1_P_SHIFT)                       /* 0x0000000C */
/* GPIO0C_IE_H */
#define GRF_GPIO0C_IE_H_OFFSET                             (0x10140U)
#define GRF_GPIO0C_IE_H_GPIO0C4_IE_SHIFT                   (4U)
#define GRF_GPIO0C_IE_H_GPIO0C4_IE_MASK                    (0x1U << GRF_GPIO0C_IE_H_GPIO0C4_IE_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO0C_IE_H_GPIO0C5_IE_SHIFT                   (5U)
#define GRF_GPIO0C_IE_H_GPIO0C5_IE_MASK                    (0x1U << GRF_GPIO0C_IE_H_GPIO0C5_IE_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO0C_IE_H_GPIO0C6_IE_SHIFT                   (6U)
#define GRF_GPIO0C_IE_H_GPIO0C6_IE_MASK                    (0x1U << GRF_GPIO0C_IE_H_GPIO0C6_IE_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO0C_IE_H_GPIO0C7_IE_SHIFT                   (7U)
#define GRF_GPIO0C_IE_H_GPIO0C7_IE_MASK                    (0x1U << GRF_GPIO0C_IE_H_GPIO0C7_IE_SHIFT)                   /* 0x00000080 */
/* GPIO0D_IE */
#define GRF_GPIO0D_IE_OFFSET                               (0x10144U)
#define GRF_GPIO0D_IE_GPIO0D0_IE_SHIFT                     (0U)
#define GRF_GPIO0D_IE_GPIO0D0_IE_MASK                      (0x1U << GRF_GPIO0D_IE_GPIO0D0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO0D_IE_GPIO0D1_IE_SHIFT                     (1U)
#define GRF_GPIO0D_IE_GPIO0D1_IE_MASK                      (0x1U << GRF_GPIO0D_IE_GPIO0D1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO0D_IE_GPIO0D2_IE_SHIFT                     (2U)
#define GRF_GPIO0D_IE_GPIO0D2_IE_MASK                      (0x1U << GRF_GPIO0D_IE_GPIO0D2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO0D_IE_GPIO0D3_IE_SHIFT                     (3U)
#define GRF_GPIO0D_IE_GPIO0D3_IE_MASK                      (0x1U << GRF_GPIO0D_IE_GPIO0D3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO0D_IE_GPIO0D4_IE_SHIFT                     (4U)
#define GRF_GPIO0D_IE_GPIO0D4_IE_MASK                      (0x1U << GRF_GPIO0D_IE_GPIO0D4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO0D_IE_GPIO0D5_IE_SHIFT                     (5U)
#define GRF_GPIO0D_IE_GPIO0D5_IE_MASK                      (0x1U << GRF_GPIO0D_IE_GPIO0D5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO0D_IE_GPIO0D6_IE_SHIFT                     (6U)
#define GRF_GPIO0D_IE_GPIO0D6_IE_MASK                      (0x1U << GRF_GPIO0D_IE_GPIO0D6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO0D_IE_GPIO0D7_IE_SHIFT                     (7U)
#define GRF_GPIO0D_IE_GPIO0D7_IE_MASK                      (0x1U << GRF_GPIO0D_IE_GPIO0D7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO1A_IE */
#define GRF_GPIO1A_IE_OFFSET                               (0x10148U)
#define GRF_GPIO1A_IE_GPIO1A0_IE_SHIFT                     (0U)
#define GRF_GPIO1A_IE_GPIO1A0_IE_MASK                      (0x1U << GRF_GPIO1A_IE_GPIO1A0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO1A_IE_GPIO1A1_IE_SHIFT                     (1U)
#define GRF_GPIO1A_IE_GPIO1A1_IE_MASK                      (0x1U << GRF_GPIO1A_IE_GPIO1A1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO1A_IE_GPIO1A2_IE_SHIFT                     (2U)
#define GRF_GPIO1A_IE_GPIO1A2_IE_MASK                      (0x1U << GRF_GPIO1A_IE_GPIO1A2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO1A_IE_GPIO1A3_IE_SHIFT                     (3U)
#define GRF_GPIO1A_IE_GPIO1A3_IE_MASK                      (0x1U << GRF_GPIO1A_IE_GPIO1A3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO1A_IE_GPIO1A4_IE_SHIFT                     (4U)
#define GRF_GPIO1A_IE_GPIO1A4_IE_MASK                      (0x1U << GRF_GPIO1A_IE_GPIO1A4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO1A_IE_GPIO1A5_IE_SHIFT                     (5U)
#define GRF_GPIO1A_IE_GPIO1A5_IE_MASK                      (0x1U << GRF_GPIO1A_IE_GPIO1A5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO1A_IE_GPIO1A6_IE_SHIFT                     (6U)
#define GRF_GPIO1A_IE_GPIO1A6_IE_MASK                      (0x1U << GRF_GPIO1A_IE_GPIO1A6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO1A_IE_GPIO1A7_IE_SHIFT                     (7U)
#define GRF_GPIO1A_IE_GPIO1A7_IE_MASK                      (0x1U << GRF_GPIO1A_IE_GPIO1A7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO1B_IE */
#define GRF_GPIO1B_IE_OFFSET                               (0x1014CU)
#define GRF_GPIO1B_IE_GPIO1B0_IE_SHIFT                     (0U)
#define GRF_GPIO1B_IE_GPIO1B0_IE_MASK                      (0x1U << GRF_GPIO1B_IE_GPIO1B0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO1B_IE_GPIO1B1_IE_SHIFT                     (1U)
#define GRF_GPIO1B_IE_GPIO1B1_IE_MASK                      (0x1U << GRF_GPIO1B_IE_GPIO1B1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO1B_IE_GPIO1B2_IE_SHIFT                     (2U)
#define GRF_GPIO1B_IE_GPIO1B2_IE_MASK                      (0x1U << GRF_GPIO1B_IE_GPIO1B2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO1B_IE_GPIO1B3_IE_SHIFT                     (3U)
#define GRF_GPIO1B_IE_GPIO1B3_IE_MASK                      (0x1U << GRF_GPIO1B_IE_GPIO1B3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO1B_IE_GPIO1B4_IE_SHIFT                     (4U)
#define GRF_GPIO1B_IE_GPIO1B4_IE_MASK                      (0x1U << GRF_GPIO1B_IE_GPIO1B4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO1B_IE_GPIO1B5_IE_SHIFT                     (5U)
#define GRF_GPIO1B_IE_GPIO1B5_IE_MASK                      (0x1U << GRF_GPIO1B_IE_GPIO1B5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO1B_IE_GPIO1B6_IE_SHIFT                     (6U)
#define GRF_GPIO1B_IE_GPIO1B6_IE_MASK                      (0x1U << GRF_GPIO1B_IE_GPIO1B6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO1B_IE_GPIO1B7_IE_SHIFT                     (7U)
#define GRF_GPIO1B_IE_GPIO1B7_IE_MASK                      (0x1U << GRF_GPIO1B_IE_GPIO1B7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO1C_IE */
#define GRF_GPIO1C_IE_OFFSET                               (0x10150U)
#define GRF_GPIO1C_IE_GPIO1C0_IE_SHIFT                     (0U)
#define GRF_GPIO1C_IE_GPIO1C0_IE_MASK                      (0x1U << GRF_GPIO1C_IE_GPIO1C0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO1C_IE_GPIO1C1_IE_SHIFT                     (1U)
#define GRF_GPIO1C_IE_GPIO1C1_IE_MASK                      (0x1U << GRF_GPIO1C_IE_GPIO1C1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO1C_IE_GPIO1C2_IE_SHIFT                     (2U)
#define GRF_GPIO1C_IE_GPIO1C2_IE_MASK                      (0x1U << GRF_GPIO1C_IE_GPIO1C2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO1C_IE_GPIO1C3_IE_SHIFT                     (3U)
#define GRF_GPIO1C_IE_GPIO1C3_IE_MASK                      (0x1U << GRF_GPIO1C_IE_GPIO1C3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO1C_IE_GPIO1C4_IE_SHIFT                     (4U)
#define GRF_GPIO1C_IE_GPIO1C4_IE_MASK                      (0x1U << GRF_GPIO1C_IE_GPIO1C4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO1C_IE_GPIO1C5_IE_SHIFT                     (5U)
#define GRF_GPIO1C_IE_GPIO1C5_IE_MASK                      (0x1U << GRF_GPIO1C_IE_GPIO1C5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO1C_IE_GPIO1C6_IE_SHIFT                     (6U)
#define GRF_GPIO1C_IE_GPIO1C6_IE_MASK                      (0x1U << GRF_GPIO1C_IE_GPIO1C6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO1C_IE_GPIO1C7_IE_SHIFT                     (7U)
#define GRF_GPIO1C_IE_GPIO1C7_IE_MASK                      (0x1U << GRF_GPIO1C_IE_GPIO1C7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO1D_IE */
#define GRF_GPIO1D_IE_OFFSET                               (0x10154U)
#define GRF_GPIO1D_IE_GPIO1D0_IE_SHIFT                     (0U)
#define GRF_GPIO1D_IE_GPIO1D0_IE_MASK                      (0x1U << GRF_GPIO1D_IE_GPIO1D0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO1D_IE_GPIO1D1_IE_SHIFT                     (1U)
#define GRF_GPIO1D_IE_GPIO1D1_IE_MASK                      (0x1U << GRF_GPIO1D_IE_GPIO1D1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO1D_IE_GPIO1D2_IE_SHIFT                     (2U)
#define GRF_GPIO1D_IE_GPIO1D2_IE_MASK                      (0x1U << GRF_GPIO1D_IE_GPIO1D2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO1D_IE_GPIO1D3_IE_SHIFT                     (3U)
#define GRF_GPIO1D_IE_GPIO1D3_IE_MASK                      (0x1U << GRF_GPIO1D_IE_GPIO1D3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO1D_IE_GPIO1D4_IE_SHIFT                     (4U)
#define GRF_GPIO1D_IE_GPIO1D4_IE_MASK                      (0x1U << GRF_GPIO1D_IE_GPIO1D4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO1D_IE_GPIO1D5_IE_SHIFT                     (5U)
#define GRF_GPIO1D_IE_GPIO1D5_IE_MASK                      (0x1U << GRF_GPIO1D_IE_GPIO1D5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO1D_IE_GPIO1D6_IE_SHIFT                     (6U)
#define GRF_GPIO1D_IE_GPIO1D6_IE_MASK                      (0x1U << GRF_GPIO1D_IE_GPIO1D6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO1D_IE_GPIO1D7_IE_SHIFT                     (7U)
#define GRF_GPIO1D_IE_GPIO1D7_IE_MASK                      (0x1U << GRF_GPIO1D_IE_GPIO1D7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO2A_IE */
#define GRF_GPIO2A_IE_OFFSET                               (0x10158U)
#define GRF_GPIO2A_IE_GPIO2A0_IE_SHIFT                     (0U)
#define GRF_GPIO2A_IE_GPIO2A0_IE_MASK                      (0x1U << GRF_GPIO2A_IE_GPIO2A0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO2A_IE_GPIO2A1_IE_SHIFT                     (1U)
#define GRF_GPIO2A_IE_GPIO2A1_IE_MASK                      (0x1U << GRF_GPIO2A_IE_GPIO2A1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO2A_IE_GPIO2A2_IE_SHIFT                     (2U)
#define GRF_GPIO2A_IE_GPIO2A2_IE_MASK                      (0x1U << GRF_GPIO2A_IE_GPIO2A2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO2A_IE_GPIO2A3_IE_SHIFT                     (3U)
#define GRF_GPIO2A_IE_GPIO2A3_IE_MASK                      (0x1U << GRF_GPIO2A_IE_GPIO2A3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO2A_IE_GPIO2A4_IE_SHIFT                     (4U)
#define GRF_GPIO2A_IE_GPIO2A4_IE_MASK                      (0x1U << GRF_GPIO2A_IE_GPIO2A4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO2A_IE_GPIO2A5_IE_SHIFT                     (5U)
#define GRF_GPIO2A_IE_GPIO2A5_IE_MASK                      (0x1U << GRF_GPIO2A_IE_GPIO2A5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO2A_IE_GPIO2A6_IE_SHIFT                     (6U)
#define GRF_GPIO2A_IE_GPIO2A6_IE_MASK                      (0x1U << GRF_GPIO2A_IE_GPIO2A6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO2A_IE_GPIO2A7_IE_SHIFT                     (7U)
#define GRF_GPIO2A_IE_GPIO2A7_IE_MASK                      (0x1U << GRF_GPIO2A_IE_GPIO2A7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO2B_IE */
#define GRF_GPIO2B_IE_OFFSET                               (0x1015CU)
#define GRF_GPIO2B_IE_GPIO2B0_IE_SHIFT                     (0U)
#define GRF_GPIO2B_IE_GPIO2B0_IE_MASK                      (0x1U << GRF_GPIO2B_IE_GPIO2B0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO2B_IE_GPIO2B1_IE_SHIFT                     (1U)
#define GRF_GPIO2B_IE_GPIO2B1_IE_MASK                      (0x1U << GRF_GPIO2B_IE_GPIO2B1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO2B_IE_GPIO2B2_IE_SHIFT                     (2U)
#define GRF_GPIO2B_IE_GPIO2B2_IE_MASK                      (0x1U << GRF_GPIO2B_IE_GPIO2B2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO2B_IE_GPIO2B3_IE_SHIFT                     (3U)
#define GRF_GPIO2B_IE_GPIO2B3_IE_MASK                      (0x1U << GRF_GPIO2B_IE_GPIO2B3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO2B_IE_GPIO2B4_IE_SHIFT                     (4U)
#define GRF_GPIO2B_IE_GPIO2B4_IE_MASK                      (0x1U << GRF_GPIO2B_IE_GPIO2B4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO2B_IE_GPIO2B5_IE_SHIFT                     (5U)
#define GRF_GPIO2B_IE_GPIO2B5_IE_MASK                      (0x1U << GRF_GPIO2B_IE_GPIO2B5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO2B_IE_GPIO2B6_IE_SHIFT                     (6U)
#define GRF_GPIO2B_IE_GPIO2B6_IE_MASK                      (0x1U << GRF_GPIO2B_IE_GPIO2B6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO2B_IE_GPIO2B7_IE_SHIFT                     (7U)
#define GRF_GPIO2B_IE_GPIO2B7_IE_MASK                      (0x1U << GRF_GPIO2B_IE_GPIO2B7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO2C_IE */
#define GRF_GPIO2C_IE_OFFSET                               (0x10160U)
#define GRF_GPIO2C_IE_GPIO2C0_IE_SHIFT                     (0U)
#define GRF_GPIO2C_IE_GPIO2C0_IE_MASK                      (0x1U << GRF_GPIO2C_IE_GPIO2C0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO2C_IE_GPIO2C1_IE_SHIFT                     (1U)
#define GRF_GPIO2C_IE_GPIO2C1_IE_MASK                      (0x1U << GRF_GPIO2C_IE_GPIO2C1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO2C_IE_GPIO2C2_IE_SHIFT                     (2U)
#define GRF_GPIO2C_IE_GPIO2C2_IE_MASK                      (0x1U << GRF_GPIO2C_IE_GPIO2C2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO2C_IE_GPIO2C3_IE_SHIFT                     (3U)
#define GRF_GPIO2C_IE_GPIO2C3_IE_MASK                      (0x1U << GRF_GPIO2C_IE_GPIO2C3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO2C_IE_GPIO2C4_IE_SHIFT                     (4U)
#define GRF_GPIO2C_IE_GPIO2C4_IE_MASK                      (0x1U << GRF_GPIO2C_IE_GPIO2C4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO2C_IE_GPIO2C5_IE_SHIFT                     (5U)
#define GRF_GPIO2C_IE_GPIO2C5_IE_MASK                      (0x1U << GRF_GPIO2C_IE_GPIO2C5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO2C_IE_GPIO2C6_IE_SHIFT                     (6U)
#define GRF_GPIO2C_IE_GPIO2C6_IE_MASK                      (0x1U << GRF_GPIO2C_IE_GPIO2C6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO2C_IE_GPIO2C7_IE_SHIFT                     (7U)
#define GRF_GPIO2C_IE_GPIO2C7_IE_MASK                      (0x1U << GRF_GPIO2C_IE_GPIO2C7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO2D_IE */
#define GRF_GPIO2D_IE_OFFSET                               (0x10164U)
#define GRF_GPIO2D_IE_GPIO2D0_IE_SHIFT                     (0U)
#define GRF_GPIO2D_IE_GPIO2D0_IE_MASK                      (0x1U << GRF_GPIO2D_IE_GPIO2D0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO2D_IE_GPIO2D1_IE_SHIFT                     (1U)
#define GRF_GPIO2D_IE_GPIO2D1_IE_MASK                      (0x1U << GRF_GPIO2D_IE_GPIO2D1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO2D_IE_GPIO2D2_IE_SHIFT                     (2U)
#define GRF_GPIO2D_IE_GPIO2D2_IE_MASK                      (0x1U << GRF_GPIO2D_IE_GPIO2D2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO2D_IE_GPIO2D3_IE_SHIFT                     (3U)
#define GRF_GPIO2D_IE_GPIO2D3_IE_MASK                      (0x1U << GRF_GPIO2D_IE_GPIO2D3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO2D_IE_GPIO2D4_IE_SHIFT                     (4U)
#define GRF_GPIO2D_IE_GPIO2D4_IE_MASK                      (0x1U << GRF_GPIO2D_IE_GPIO2D4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO2D_IE_GPIO2D5_IE_SHIFT                     (5U)
#define GRF_GPIO2D_IE_GPIO2D5_IE_MASK                      (0x1U << GRF_GPIO2D_IE_GPIO2D5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO2D_IE_GPIO2D6_IE_SHIFT                     (6U)
#define GRF_GPIO2D_IE_GPIO2D6_IE_MASK                      (0x1U << GRF_GPIO2D_IE_GPIO2D6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO2D_IE_GPIO2D7_IE_SHIFT                     (7U)
#define GRF_GPIO2D_IE_GPIO2D7_IE_MASK                      (0x1U << GRF_GPIO2D_IE_GPIO2D7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO3A_IE */
#define GRF_GPIO3A_IE_OFFSET                               (0x10168U)
#define GRF_GPIO3A_IE_GPIO3A0_IE_SHIFT                     (0U)
#define GRF_GPIO3A_IE_GPIO3A0_IE_MASK                      (0x1U << GRF_GPIO3A_IE_GPIO3A0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO3A_IE_GPIO3A1_IE_SHIFT                     (1U)
#define GRF_GPIO3A_IE_GPIO3A1_IE_MASK                      (0x1U << GRF_GPIO3A_IE_GPIO3A1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO3A_IE_GPIO3A2_IE_SHIFT                     (2U)
#define GRF_GPIO3A_IE_GPIO3A2_IE_MASK                      (0x1U << GRF_GPIO3A_IE_GPIO3A2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO3A_IE_GPIO3A3_IE_SHIFT                     (3U)
#define GRF_GPIO3A_IE_GPIO3A3_IE_MASK                      (0x1U << GRF_GPIO3A_IE_GPIO3A3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO3A_IE_GPIO3A4_IE_SHIFT                     (4U)
#define GRF_GPIO3A_IE_GPIO3A4_IE_MASK                      (0x1U << GRF_GPIO3A_IE_GPIO3A4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO3A_IE_GPIO3A5_IE_SHIFT                     (5U)
#define GRF_GPIO3A_IE_GPIO3A5_IE_MASK                      (0x1U << GRF_GPIO3A_IE_GPIO3A5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO3A_IE_GPIO3A6_IE_SHIFT                     (6U)
#define GRF_GPIO3A_IE_GPIO3A6_IE_MASK                      (0x1U << GRF_GPIO3A_IE_GPIO3A6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO3A_IE_GPIO3A7_IE_SHIFT                     (7U)
#define GRF_GPIO3A_IE_GPIO3A7_IE_MASK                      (0x1U << GRF_GPIO3A_IE_GPIO3A7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO3B_IE */
#define GRF_GPIO3B_IE_OFFSET                               (0x1016CU)
#define GRF_GPIO3B_IE_GPIO3B0_IE_SHIFT                     (0U)
#define GRF_GPIO3B_IE_GPIO3B0_IE_MASK                      (0x1U << GRF_GPIO3B_IE_GPIO3B0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO3B_IE_GPIO3B1_IE_SHIFT                     (1U)
#define GRF_GPIO3B_IE_GPIO3B1_IE_MASK                      (0x1U << GRF_GPIO3B_IE_GPIO3B1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO3B_IE_GPIO3B2_IE_SHIFT                     (2U)
#define GRF_GPIO3B_IE_GPIO3B2_IE_MASK                      (0x1U << GRF_GPIO3B_IE_GPIO3B2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO3B_IE_GPIO3B3_IE_SHIFT                     (3U)
#define GRF_GPIO3B_IE_GPIO3B3_IE_MASK                      (0x1U << GRF_GPIO3B_IE_GPIO3B3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO3B_IE_GPIO3B4_IE_SHIFT                     (4U)
#define GRF_GPIO3B_IE_GPIO3B4_IE_MASK                      (0x1U << GRF_GPIO3B_IE_GPIO3B4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO3B_IE_GPIO3B5_IE_SHIFT                     (5U)
#define GRF_GPIO3B_IE_GPIO3B5_IE_MASK                      (0x1U << GRF_GPIO3B_IE_GPIO3B5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO3B_IE_GPIO3B6_IE_SHIFT                     (6U)
#define GRF_GPIO3B_IE_GPIO3B6_IE_MASK                      (0x1U << GRF_GPIO3B_IE_GPIO3B6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO3B_IE_GPIO3B7_IE_SHIFT                     (7U)
#define GRF_GPIO3B_IE_GPIO3B7_IE_MASK                      (0x1U << GRF_GPIO3B_IE_GPIO3B7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO3C_IE */
#define GRF_GPIO3C_IE_OFFSET                               (0x10170U)
#define GRF_GPIO3C_IE_GPIO3C0_IE_SHIFT                     (0U)
#define GRF_GPIO3C_IE_GPIO3C0_IE_MASK                      (0x1U << GRF_GPIO3C_IE_GPIO3C0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO3C_IE_GPIO3C1_IE_SHIFT                     (1U)
#define GRF_GPIO3C_IE_GPIO3C1_IE_MASK                      (0x1U << GRF_GPIO3C_IE_GPIO3C1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO3C_IE_GPIO3C2_IE_SHIFT                     (2U)
#define GRF_GPIO3C_IE_GPIO3C2_IE_MASK                      (0x1U << GRF_GPIO3C_IE_GPIO3C2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO3C_IE_GPIO3C3_IE_SHIFT                     (3U)
#define GRF_GPIO3C_IE_GPIO3C3_IE_MASK                      (0x1U << GRF_GPIO3C_IE_GPIO3C3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO3C_IE_GPIO3C4_IE_SHIFT                     (4U)
#define GRF_GPIO3C_IE_GPIO3C4_IE_MASK                      (0x1U << GRF_GPIO3C_IE_GPIO3C4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO3C_IE_GPIO3C5_IE_SHIFT                     (5U)
#define GRF_GPIO3C_IE_GPIO3C5_IE_MASK                      (0x1U << GRF_GPIO3C_IE_GPIO3C5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO3C_IE_GPIO3C6_IE_SHIFT                     (6U)
#define GRF_GPIO3C_IE_GPIO3C6_IE_MASK                      (0x1U << GRF_GPIO3C_IE_GPIO3C6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO3C_IE_GPIO3C7_IE_SHIFT                     (7U)
#define GRF_GPIO3C_IE_GPIO3C7_IE_MASK                      (0x1U << GRF_GPIO3C_IE_GPIO3C7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO3D_IE */
#define GRF_GPIO3D_IE_OFFSET                               (0x10174U)
#define GRF_GPIO3D_IE_GPIO3D0_IE_SHIFT                     (0U)
#define GRF_GPIO3D_IE_GPIO3D0_IE_MASK                      (0x1U << GRF_GPIO3D_IE_GPIO3D0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO3D_IE_GPIO3D1_IE_SHIFT                     (1U)
#define GRF_GPIO3D_IE_GPIO3D1_IE_MASK                      (0x1U << GRF_GPIO3D_IE_GPIO3D1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO3D_IE_GPIO3D2_IE_SHIFT                     (2U)
#define GRF_GPIO3D_IE_GPIO3D2_IE_MASK                      (0x1U << GRF_GPIO3D_IE_GPIO3D2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO3D_IE_GPIO3D3_IE_SHIFT                     (3U)
#define GRF_GPIO3D_IE_GPIO3D3_IE_MASK                      (0x1U << GRF_GPIO3D_IE_GPIO3D3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO3D_IE_GPIO3D4_IE_SHIFT                     (4U)
#define GRF_GPIO3D_IE_GPIO3D4_IE_MASK                      (0x1U << GRF_GPIO3D_IE_GPIO3D4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO3D_IE_GPIO3D5_IE_SHIFT                     (5U)
#define GRF_GPIO3D_IE_GPIO3D5_IE_MASK                      (0x1U << GRF_GPIO3D_IE_GPIO3D5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO3D_IE_GPIO3D6_IE_SHIFT                     (6U)
#define GRF_GPIO3D_IE_GPIO3D6_IE_MASK                      (0x1U << GRF_GPIO3D_IE_GPIO3D6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO3D_IE_GPIO3D7_IE_SHIFT                     (7U)
#define GRF_GPIO3D_IE_GPIO3D7_IE_MASK                      (0x1U << GRF_GPIO3D_IE_GPIO3D7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO4A_IE */
#define GRF_GPIO4A_IE_OFFSET                               (0x10178U)
#define GRF_GPIO4A_IE_GPIO4A0_IE_SHIFT                     (0U)
#define GRF_GPIO4A_IE_GPIO4A0_IE_MASK                      (0x1U << GRF_GPIO4A_IE_GPIO4A0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO4A_IE_GPIO4A1_IE_SHIFT                     (1U)
#define GRF_GPIO4A_IE_GPIO4A1_IE_MASK                      (0x1U << GRF_GPIO4A_IE_GPIO4A1_IE_SHIFT)                     /* 0x00000002 */
/* GPIO0C_SMT_H */
#define GRF_GPIO0C_SMT_H_OFFSET                            (0x10180U)
#define GRF_GPIO0C_SMT_H_GPIO0C4_SMT_SHIFT                 (4U)
#define GRF_GPIO0C_SMT_H_GPIO0C4_SMT_MASK                  (0x1U << GRF_GPIO0C_SMT_H_GPIO0C4_SMT_SHIFT)                 /* 0x00000010 */
#define GRF_GPIO0C_SMT_H_GPIO0C5_SMT_SHIFT                 (5U)
#define GRF_GPIO0C_SMT_H_GPIO0C5_SMT_MASK                  (0x1U << GRF_GPIO0C_SMT_H_GPIO0C5_SMT_SHIFT)                 /* 0x00000020 */
#define GRF_GPIO0C_SMT_H_GPIO0C6_SMT_SHIFT                 (6U)
#define GRF_GPIO0C_SMT_H_GPIO0C6_SMT_MASK                  (0x1U << GRF_GPIO0C_SMT_H_GPIO0C6_SMT_SHIFT)                 /* 0x00000040 */
#define GRF_GPIO0C_SMT_H_GPIO0C7_SMT_SHIFT                 (7U)
#define GRF_GPIO0C_SMT_H_GPIO0C7_SMT_MASK                  (0x1U << GRF_GPIO0C_SMT_H_GPIO0C7_SMT_SHIFT)                 /* 0x00000080 */
/* GPIO0D_SMT */
#define GRF_GPIO0D_SMT_OFFSET                              (0x10184U)
#define GRF_GPIO0D_SMT_GPIO0D0_SMT_SHIFT                   (0U)
#define GRF_GPIO0D_SMT_GPIO0D0_SMT_MASK                    (0x1U << GRF_GPIO0D_SMT_GPIO0D0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO0D_SMT_GPIO0D1_SMT_SHIFT                   (1U)
#define GRF_GPIO0D_SMT_GPIO0D1_SMT_MASK                    (0x1U << GRF_GPIO0D_SMT_GPIO0D1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO0D_SMT_GPIO0D2_SMT_SHIFT                   (2U)
#define GRF_GPIO0D_SMT_GPIO0D2_SMT_MASK                    (0x1U << GRF_GPIO0D_SMT_GPIO0D2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO0D_SMT_GPIO0D3_SMT_SHIFT                   (3U)
#define GRF_GPIO0D_SMT_GPIO0D3_SMT_MASK                    (0x1U << GRF_GPIO0D_SMT_GPIO0D3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO0D_SMT_GPIO0D4_SMT_SHIFT                   (4U)
#define GRF_GPIO0D_SMT_GPIO0D4_SMT_MASK                    (0x1U << GRF_GPIO0D_SMT_GPIO0D4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO0D_SMT_GPIO0D5_SMT_SHIFT                   (5U)
#define GRF_GPIO0D_SMT_GPIO0D5_SMT_MASK                    (0x1U << GRF_GPIO0D_SMT_GPIO0D5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO0D_SMT_GPIO0D6_SMT_SHIFT                   (6U)
#define GRF_GPIO0D_SMT_GPIO0D6_SMT_MASK                    (0x1U << GRF_GPIO0D_SMT_GPIO0D6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO0D_SMT_GPIO0D7_SMT_SHIFT                   (7U)
#define GRF_GPIO0D_SMT_GPIO0D7_SMT_MASK                    (0x1U << GRF_GPIO0D_SMT_GPIO0D7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO1A_SMT */
#define GRF_GPIO1A_SMT_OFFSET                              (0x10188U)
#define GRF_GPIO1A_SMT_GPIO1A0_SMT_SHIFT                   (0U)
#define GRF_GPIO1A_SMT_GPIO1A0_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO1A_SMT_GPIO1A1_SMT_SHIFT                   (1U)
#define GRF_GPIO1A_SMT_GPIO1A1_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO1A_SMT_GPIO1A2_SMT_SHIFT                   (2U)
#define GRF_GPIO1A_SMT_GPIO1A2_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO1A_SMT_GPIO1A3_SMT_SHIFT                   (3U)
#define GRF_GPIO1A_SMT_GPIO1A3_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO1A_SMT_GPIO1A4_SMT_SHIFT                   (4U)
#define GRF_GPIO1A_SMT_GPIO1A4_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO1A_SMT_GPIO1A5_SMT_SHIFT                   (5U)
#define GRF_GPIO1A_SMT_GPIO1A5_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO1A_SMT_GPIO1A6_SMT_SHIFT                   (6U)
#define GRF_GPIO1A_SMT_GPIO1A6_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO1A_SMT_GPIO1A7_SMT_SHIFT                   (7U)
#define GRF_GPIO1A_SMT_GPIO1A7_SMT_MASK                    (0x1U << GRF_GPIO1A_SMT_GPIO1A7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO1B_SMT */
#define GRF_GPIO1B_SMT_OFFSET                              (0x1018CU)
#define GRF_GPIO1B_SMT_GPIO1B0_SMT_SHIFT                   (0U)
#define GRF_GPIO1B_SMT_GPIO1B0_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO1B_SMT_GPIO1B1_SMT_SHIFT                   (1U)
#define GRF_GPIO1B_SMT_GPIO1B1_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO1B_SMT_GPIO1B2_SMT_SHIFT                   (2U)
#define GRF_GPIO1B_SMT_GPIO1B2_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO1B_SMT_GPIO1B3_SMT_SHIFT                   (3U)
#define GRF_GPIO1B_SMT_GPIO1B3_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO1B_SMT_GPIO1B4_SMT_SHIFT                   (4U)
#define GRF_GPIO1B_SMT_GPIO1B4_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO1B_SMT_GPIO1B5_SMT_SHIFT                   (5U)
#define GRF_GPIO1B_SMT_GPIO1B5_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO1B_SMT_GPIO1B6_SMT_SHIFT                   (6U)
#define GRF_GPIO1B_SMT_GPIO1B6_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO1B_SMT_GPIO1B7_SMT_SHIFT                   (7U)
#define GRF_GPIO1B_SMT_GPIO1B7_SMT_MASK                    (0x1U << GRF_GPIO1B_SMT_GPIO1B7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO1C_SMT */
#define GRF_GPIO1C_SMT_OFFSET                              (0x10190U)
#define GRF_GPIO1C_SMT_GPIO1C0_SMT_SHIFT                   (0U)
#define GRF_GPIO1C_SMT_GPIO1C0_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO1C_SMT_GPIO1C1_SMT_SHIFT                   (1U)
#define GRF_GPIO1C_SMT_GPIO1C1_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO1C_SMT_GPIO1C2_SMT_SHIFT                   (2U)
#define GRF_GPIO1C_SMT_GPIO1C2_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO1C_SMT_GPIO1C3_SMT_SHIFT                   (3U)
#define GRF_GPIO1C_SMT_GPIO1C3_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO1C_SMT_GPIO1C4_SMT_SHIFT                   (4U)
#define GRF_GPIO1C_SMT_GPIO1C4_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO1C_SMT_GPIO1C5_SMT_SHIFT                   (5U)
#define GRF_GPIO1C_SMT_GPIO1C5_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO1C_SMT_GPIO1C6_SMT_SHIFT                   (6U)
#define GRF_GPIO1C_SMT_GPIO1C6_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO1C_SMT_GPIO1C7_SMT_SHIFT                   (7U)
#define GRF_GPIO1C_SMT_GPIO1C7_SMT_MASK                    (0x1U << GRF_GPIO1C_SMT_GPIO1C7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO1D_SMT */
#define GRF_GPIO1D_SMT_OFFSET                              (0x10194U)
#define GRF_GPIO1D_SMT_GPIO1D0_SMT_SHIFT                   (0U)
#define GRF_GPIO1D_SMT_GPIO1D0_SMT_MASK                    (0x1U << GRF_GPIO1D_SMT_GPIO1D0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO1D_SMT_GPIO1D1_SMT_SHIFT                   (1U)
#define GRF_GPIO1D_SMT_GPIO1D1_SMT_MASK                    (0x1U << GRF_GPIO1D_SMT_GPIO1D1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO1D_SMT_GPIO1D2_SMT_SHIFT                   (2U)
#define GRF_GPIO1D_SMT_GPIO1D2_SMT_MASK                    (0x1U << GRF_GPIO1D_SMT_GPIO1D2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO1D_SMT_GPIO1D3_SMT_SHIFT                   (3U)
#define GRF_GPIO1D_SMT_GPIO1D3_SMT_MASK                    (0x1U << GRF_GPIO1D_SMT_GPIO1D3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO1D_SMT_GPIO1D4_SMT_SHIFT                   (4U)
#define GRF_GPIO1D_SMT_GPIO1D4_SMT_MASK                    (0x1U << GRF_GPIO1D_SMT_GPIO1D4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO1D_SMT_GPIO1D5_SMT_SHIFT                   (5U)
#define GRF_GPIO1D_SMT_GPIO1D5_SMT_MASK                    (0x1U << GRF_GPIO1D_SMT_GPIO1D5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO1D_SMT_GPIO1D6_SMT_SHIFT                   (6U)
#define GRF_GPIO1D_SMT_GPIO1D6_SMT_MASK                    (0x1U << GRF_GPIO1D_SMT_GPIO1D6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO1D_SMT_GPIO1D7_SMT_SHIFT                   (7U)
#define GRF_GPIO1D_SMT_GPIO1D7_SMT_MASK                    (0x1U << GRF_GPIO1D_SMT_GPIO1D7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO2A_SMT */
#define GRF_GPIO2A_SMT_OFFSET                              (0x10198U)
#define GRF_GPIO2A_SMT_GPIO2A0_SMT_SHIFT                   (0U)
#define GRF_GPIO2A_SMT_GPIO2A0_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO2A_SMT_GPIO2A1_SMT_SHIFT                   (1U)
#define GRF_GPIO2A_SMT_GPIO2A1_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO2A_SMT_GPIO2A2_SMT_SHIFT                   (2U)
#define GRF_GPIO2A_SMT_GPIO2A2_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO2A_SMT_GPIO2A3_SMT_SHIFT                   (3U)
#define GRF_GPIO2A_SMT_GPIO2A3_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO2A_SMT_GPIO2A4_SMT_SHIFT                   (4U)
#define GRF_GPIO2A_SMT_GPIO2A4_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO2A_SMT_GPIO2A5_SMT_SHIFT                   (5U)
#define GRF_GPIO2A_SMT_GPIO2A5_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO2A_SMT_GPIO2A6_SMT_SHIFT                   (6U)
#define GRF_GPIO2A_SMT_GPIO2A6_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO2A_SMT_GPIO2A7_SMT_SHIFT                   (7U)
#define GRF_GPIO2A_SMT_GPIO2A7_SMT_MASK                    (0x1U << GRF_GPIO2A_SMT_GPIO2A7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO2B_SMT */
#define GRF_GPIO2B_SMT_OFFSET                              (0x1019CU)
#define GRF_GPIO2B_SMT_GPIO2B0_SMT_SHIFT                   (0U)
#define GRF_GPIO2B_SMT_GPIO2B0_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO2B_SMT_GPIO2B1_SMT_SHIFT                   (1U)
#define GRF_GPIO2B_SMT_GPIO2B1_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO2B_SMT_GPIO2B2_SMT_SHIFT                   (2U)
#define GRF_GPIO2B_SMT_GPIO2B2_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO2B_SMT_GPIO2B3_SMT_SHIFT                   (3U)
#define GRF_GPIO2B_SMT_GPIO2B3_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO2B_SMT_GPIO2B4_SMT_SHIFT                   (4U)
#define GRF_GPIO2B_SMT_GPIO2B4_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO2B_SMT_GPIO2B5_SMT_SHIFT                   (5U)
#define GRF_GPIO2B_SMT_GPIO2B5_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO2B_SMT_GPIO2B6_SMT_SHIFT                   (6U)
#define GRF_GPIO2B_SMT_GPIO2B6_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO2B_SMT_GPIO2B7_SMT_SHIFT                   (7U)
#define GRF_GPIO2B_SMT_GPIO2B7_SMT_MASK                    (0x1U << GRF_GPIO2B_SMT_GPIO2B7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO2C_SMT */
#define GRF_GPIO2C_SMT_OFFSET                              (0x101A0U)
#define GRF_GPIO2C_SMT_GPIO2C0_SMT_SHIFT                   (0U)
#define GRF_GPIO2C_SMT_GPIO2C0_SMT_MASK                    (0x1U << GRF_GPIO2C_SMT_GPIO2C0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO2C_SMT_GPIO2C1_SMT_SHIFT                   (1U)
#define GRF_GPIO2C_SMT_GPIO2C1_SMT_MASK                    (0x1U << GRF_GPIO2C_SMT_GPIO2C1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO2C_SMT_GPIO2C2_SMT_SHIFT                   (2U)
#define GRF_GPIO2C_SMT_GPIO2C2_SMT_MASK                    (0x1U << GRF_GPIO2C_SMT_GPIO2C2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO2C_SMT_GPIO2C3_SMT_SHIFT                   (3U)
#define GRF_GPIO2C_SMT_GPIO2C3_SMT_MASK                    (0x1U << GRF_GPIO2C_SMT_GPIO2C3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO2C_SMT_GPIO2C4_SMT_SHIFT                   (4U)
#define GRF_GPIO2C_SMT_GPIO2C4_SMT_MASK                    (0x1U << GRF_GPIO2C_SMT_GPIO2C4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO2C_SMT_GPIO2C5_SMT_SHIFT                   (5U)
#define GRF_GPIO2C_SMT_GPIO2C5_SMT_MASK                    (0x1U << GRF_GPIO2C_SMT_GPIO2C5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO2C_SMT_GPIO2C6_SMT_SHIFT                   (6U)
#define GRF_GPIO2C_SMT_GPIO2C6_SMT_MASK                    (0x1U << GRF_GPIO2C_SMT_GPIO2C6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO2C_SMT_GPIO2C7_SMT_SHIFT                   (7U)
#define GRF_GPIO2C_SMT_GPIO2C7_SMT_MASK                    (0x1U << GRF_GPIO2C_SMT_GPIO2C7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO2D_SMT */
#define GRF_GPIO2D_SMT_OFFSET                              (0x101A4U)
#define GRF_GPIO2D_SMT_GPIO2D0_SMT_SHIFT                   (0U)
#define GRF_GPIO2D_SMT_GPIO2D0_SMT_MASK                    (0x1U << GRF_GPIO2D_SMT_GPIO2D0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO2D_SMT_GPIO2D1_SMT_SHIFT                   (1U)
#define GRF_GPIO2D_SMT_GPIO2D1_SMT_MASK                    (0x1U << GRF_GPIO2D_SMT_GPIO2D1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO2D_SMT_GPIO2D2_SMT_SHIFT                   (2U)
#define GRF_GPIO2D_SMT_GPIO2D2_SMT_MASK                    (0x1U << GRF_GPIO2D_SMT_GPIO2D2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO2D_SMT_GPIO2D3_SMT_SHIFT                   (3U)
#define GRF_GPIO2D_SMT_GPIO2D3_SMT_MASK                    (0x1U << GRF_GPIO2D_SMT_GPIO2D3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO2D_SMT_GPIO2D4_SMT_SHIFT                   (4U)
#define GRF_GPIO2D_SMT_GPIO2D4_SMT_MASK                    (0x1U << GRF_GPIO2D_SMT_GPIO2D4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO2D_SMT_GPIO2D5_SMT_SHIFT                   (5U)
#define GRF_GPIO2D_SMT_GPIO2D5_SMT_MASK                    (0x1U << GRF_GPIO2D_SMT_GPIO2D5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO2D_SMT_GPIO2D6_SMT_SHIFT                   (6U)
#define GRF_GPIO2D_SMT_GPIO2D6_SMT_MASK                    (0x1U << GRF_GPIO2D_SMT_GPIO2D6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO2D_SMT_GPIO2D7_SMT_SHIFT                   (7U)
#define GRF_GPIO2D_SMT_GPIO2D7_SMT_MASK                    (0x1U << GRF_GPIO2D_SMT_GPIO2D7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO3A_SMT */
#define GRF_GPIO3A_SMT_OFFSET                              (0x101A8U)
#define GRF_GPIO3A_SMT_GPIO3A0_SMT_SHIFT                   (0U)
#define GRF_GPIO3A_SMT_GPIO3A0_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO3A_SMT_GPIO3A1_SMT_SHIFT                   (1U)
#define GRF_GPIO3A_SMT_GPIO3A1_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO3A_SMT_GPIO3A2_SMT_SHIFT                   (2U)
#define GRF_GPIO3A_SMT_GPIO3A2_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO3A_SMT_GPIO3A3_SMT_SHIFT                   (3U)
#define GRF_GPIO3A_SMT_GPIO3A3_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO3A_SMT_GPIO3A4_SMT_SHIFT                   (4U)
#define GRF_GPIO3A_SMT_GPIO3A4_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO3A_SMT_GPIO3A5_SMT_SHIFT                   (5U)
#define GRF_GPIO3A_SMT_GPIO3A5_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO3A_SMT_GPIO3A6_SMT_SHIFT                   (6U)
#define GRF_GPIO3A_SMT_GPIO3A6_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO3A_SMT_GPIO3A7_SMT_SHIFT                   (7U)
#define GRF_GPIO3A_SMT_GPIO3A7_SMT_MASK                    (0x1U << GRF_GPIO3A_SMT_GPIO3A7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO3B_SMT */
#define GRF_GPIO3B_SMT_OFFSET                              (0x101ACU)
#define GRF_GPIO3B_SMT_GPIO3B0_SMT_SHIFT                   (0U)
#define GRF_GPIO3B_SMT_GPIO3B0_SMT_MASK                    (0x1U << GRF_GPIO3B_SMT_GPIO3B0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO3B_SMT_GPIO3B1_SMT_SHIFT                   (1U)
#define GRF_GPIO3B_SMT_GPIO3B1_SMT_MASK                    (0x1U << GRF_GPIO3B_SMT_GPIO3B1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO3B_SMT_GPIO3B2_SMT_SHIFT                   (2U)
#define GRF_GPIO3B_SMT_GPIO3B2_SMT_MASK                    (0x1U << GRF_GPIO3B_SMT_GPIO3B2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO3B_SMT_GPIO3B3_SMT_SHIFT                   (3U)
#define GRF_GPIO3B_SMT_GPIO3B3_SMT_MASK                    (0x1U << GRF_GPIO3B_SMT_GPIO3B3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO3B_SMT_GPIO3B4_SMT_SHIFT                   (4U)
#define GRF_GPIO3B_SMT_GPIO3B4_SMT_MASK                    (0x1U << GRF_GPIO3B_SMT_GPIO3B4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO3B_SMT_GPIO3B5_SMT_SHIFT                   (5U)
#define GRF_GPIO3B_SMT_GPIO3B5_SMT_MASK                    (0x1U << GRF_GPIO3B_SMT_GPIO3B5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO3B_SMT_GPIO3B6_SMT_SHIFT                   (6U)
#define GRF_GPIO3B_SMT_GPIO3B6_SMT_MASK                    (0x1U << GRF_GPIO3B_SMT_GPIO3B6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO3B_SMT_GPIO3B7_SMT_SHIFT                   (7U)
#define GRF_GPIO3B_SMT_GPIO3B7_SMT_MASK                    (0x1U << GRF_GPIO3B_SMT_GPIO3B7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO3C_SMT */
#define GRF_GPIO3C_SMT_OFFSET                              (0x101B0U)
#define GRF_GPIO3C_SMT_GPIO3C0_SMT_SHIFT                   (0U)
#define GRF_GPIO3C_SMT_GPIO3C0_SMT_MASK                    (0x1U << GRF_GPIO3C_SMT_GPIO3C0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO3C_SMT_GPIO3C1_SMT_SHIFT                   (1U)
#define GRF_GPIO3C_SMT_GPIO3C1_SMT_MASK                    (0x1U << GRF_GPIO3C_SMT_GPIO3C1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO3C_SMT_GPIO3C2_SMT_SHIFT                   (2U)
#define GRF_GPIO3C_SMT_GPIO3C2_SMT_MASK                    (0x1U << GRF_GPIO3C_SMT_GPIO3C2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO3C_SMT_GPIO3C3_SMT_SHIFT                   (3U)
#define GRF_GPIO3C_SMT_GPIO3C3_SMT_MASK                    (0x1U << GRF_GPIO3C_SMT_GPIO3C3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO3C_SMT_GPIO3C4_SMT_SHIFT                   (4U)
#define GRF_GPIO3C_SMT_GPIO3C4_SMT_MASK                    (0x1U << GRF_GPIO3C_SMT_GPIO3C4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO3C_SMT_GPIO3C5_SMT_SHIFT                   (5U)
#define GRF_GPIO3C_SMT_GPIO3C5_SMT_MASK                    (0x1U << GRF_GPIO3C_SMT_GPIO3C5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO3C_SMT_GPIO3C6_SMT_SHIFT                   (6U)
#define GRF_GPIO3C_SMT_GPIO3C6_SMT_MASK                    (0x1U << GRF_GPIO3C_SMT_GPIO3C6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO3C_SMT_GPIO3C7_SMT_SHIFT                   (7U)
#define GRF_GPIO3C_SMT_GPIO3C7_SMT_MASK                    (0x1U << GRF_GPIO3C_SMT_GPIO3C7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO3D_SMT */
#define GRF_GPIO3D_SMT_OFFSET                              (0x101B4U)
#define GRF_GPIO3D_SMT_GPIO3D0_SMT_SHIFT                   (0U)
#define GRF_GPIO3D_SMT_GPIO3D0_SMT_MASK                    (0x1U << GRF_GPIO3D_SMT_GPIO3D0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO3D_SMT_GPIO3D1_SMT_SHIFT                   (1U)
#define GRF_GPIO3D_SMT_GPIO3D1_SMT_MASK                    (0x1U << GRF_GPIO3D_SMT_GPIO3D1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO3D_SMT_GPIO3D2_SMT_SHIFT                   (2U)
#define GRF_GPIO3D_SMT_GPIO3D2_SMT_MASK                    (0x1U << GRF_GPIO3D_SMT_GPIO3D2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO3D_SMT_GPIO3D3_SMT_SHIFT                   (3U)
#define GRF_GPIO3D_SMT_GPIO3D3_SMT_MASK                    (0x1U << GRF_GPIO3D_SMT_GPIO3D3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO3D_SMT_GPIO3D4_SMT_SHIFT                   (4U)
#define GRF_GPIO3D_SMT_GPIO3D4_SMT_MASK                    (0x1U << GRF_GPIO3D_SMT_GPIO3D4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO3D_SMT_GPIO3D5_SMT_SHIFT                   (5U)
#define GRF_GPIO3D_SMT_GPIO3D5_SMT_MASK                    (0x1U << GRF_GPIO3D_SMT_GPIO3D5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO3D_SMT_GPIO3D6_SMT_SHIFT                   (6U)
#define GRF_GPIO3D_SMT_GPIO3D6_SMT_MASK                    (0x1U << GRF_GPIO3D_SMT_GPIO3D6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO3D_SMT_GPIO3D7_SMT_SHIFT                   (7U)
#define GRF_GPIO3D_SMT_GPIO3D7_SMT_MASK                    (0x1U << GRF_GPIO3D_SMT_GPIO3D7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO4A_SMT */
#define GRF_GPIO4A_SMT_OFFSET                              (0x101B8U)
#define GRF_GPIO4A_SMT_GPIO4A0_SMT_SHIFT                   (0U)
#define GRF_GPIO4A_SMT_GPIO4A0_SMT_MASK                    (0x1U << GRF_GPIO4A_SMT_GPIO4A0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO4A_SMT_GPIO4A1_SMT_SHIFT                   (1U)
#define GRF_GPIO4A_SMT_GPIO4A1_SMT_MASK                    (0x1U << GRF_GPIO4A_SMT_GPIO4A1_SMT_SHIFT)                   /* 0x00000002 */
/* CSIPHY0_CON */
#define GRF_CSIPHY0_CON_OFFSET                             (0x10200U)
#define GRF_CSIPHY0_CON_CSIPHY0_FORCERXMODE_0_SHIFT        (0U)
#define GRF_CSIPHY0_CON_CSIPHY0_FORCERXMODE_0_MASK         (0x1U << GRF_CSIPHY0_CON_CSIPHY0_FORCERXMODE_0_SHIFT)        /* 0x00000001 */
#define GRF_CSIPHY0_CON_CSIPHY0_FORCERXMODE_1_SHIFT        (1U)
#define GRF_CSIPHY0_CON_CSIPHY0_FORCERXMODE_1_MASK         (0x1U << GRF_CSIPHY0_CON_CSIPHY0_FORCERXMODE_1_SHIFT)        /* 0x00000002 */
#define GRF_CSIPHY0_CON_CSIPHY0_FORCERXMODE_2_SHIFT        (2U)
#define GRF_CSIPHY0_CON_CSIPHY0_FORCERXMODE_2_MASK         (0x1U << GRF_CSIPHY0_CON_CSIPHY0_FORCERXMODE_2_SHIFT)        /* 0x00000004 */
#define GRF_CSIPHY0_CON_CSIPHY0_FORCERXMODE_3_SHIFT        (3U)
#define GRF_CSIPHY0_CON_CSIPHY0_FORCERXMODE_3_MASK         (0x1U << GRF_CSIPHY0_CON_CSIPHY0_FORCERXMODE_3_SHIFT)        /* 0x00000008 */
#define GRF_CSIPHY0_CON_CSIPHY0_ENABLE_DAT_0_SHIFT         (4U)
#define GRF_CSIPHY0_CON_CSIPHY0_ENABLE_DAT_0_MASK          (0x1U << GRF_CSIPHY0_CON_CSIPHY0_ENABLE_DAT_0_SHIFT)         /* 0x00000010 */
#define GRF_CSIPHY0_CON_CSIPHY0_ENABLE_DAT_1_SHIFT         (5U)
#define GRF_CSIPHY0_CON_CSIPHY0_ENABLE_DAT_1_MASK          (0x1U << GRF_CSIPHY0_CON_CSIPHY0_ENABLE_DAT_1_SHIFT)         /* 0x00000020 */
#define GRF_CSIPHY0_CON_CSIPHY0_ENABLE_DAT_2_SHIFT         (6U)
#define GRF_CSIPHY0_CON_CSIPHY0_ENABLE_DAT_2_MASK          (0x1U << GRF_CSIPHY0_CON_CSIPHY0_ENABLE_DAT_2_SHIFT)         /* 0x00000040 */
#define GRF_CSIPHY0_CON_CSIPHY0_ENABLE_DAT_3_SHIFT         (7U)
#define GRF_CSIPHY0_CON_CSIPHY0_ENABLE_DAT_3_MASK          (0x1U << GRF_CSIPHY0_CON_CSIPHY0_ENABLE_DAT_3_SHIFT)         /* 0x00000080 */
#define GRF_CSIPHY0_CON_CSIPHY0_CLKLANE_EN_SHIFT           (8U)
#define GRF_CSIPHY0_CON_CSIPHY0_CLKLANE_EN_MASK            (0x1U << GRF_CSIPHY0_CON_CSIPHY0_CLKLANE_EN_SHIFT)           /* 0x00000100 */
#define GRF_CSIPHY0_CON_CSIPHY0_CLK_INV_SHIFT              (9U)
#define GRF_CSIPHY0_CON_CSIPHY0_CLK_INV_MASK               (0x1U << GRF_CSIPHY0_CON_CSIPHY0_CLK_INV_SHIFT)              /* 0x00000200 */
/* CSIPHY0_STATUS */
#define GRF_CSIPHY0_STATUS_OFFSET                          (0x10208U)
#define GRF_CSIPHY0_STATUS_CSIPHY0_ULPSACTIVENOT_0_SHIFT   (0U)
#define GRF_CSIPHY0_STATUS_CSIPHY0_ULPSACTIVENOT_0_MASK    (0x1U << GRF_CSIPHY0_STATUS_CSIPHY0_ULPSACTIVENOT_0_SHIFT)   /* 0x00000001 */
#define GRF_CSIPHY0_STATUS_CSIPHY0_ULPSACTIVENOT_1_SHIFT   (1U)
#define GRF_CSIPHY0_STATUS_CSIPHY0_ULPSACTIVENOT_1_MASK    (0x1U << GRF_CSIPHY0_STATUS_CSIPHY0_ULPSACTIVENOT_1_SHIFT)   /* 0x00000002 */
#define GRF_CSIPHY0_STATUS_CSIPHY0_ULPSACTIVENOT_2_SHIFT   (2U)
#define GRF_CSIPHY0_STATUS_CSIPHY0_ULPSACTIVENOT_2_MASK    (0x1U << GRF_CSIPHY0_STATUS_CSIPHY0_ULPSACTIVENOT_2_SHIFT)   /* 0x00000004 */
#define GRF_CSIPHY0_STATUS_CSIPHY0_ULPSACTIVENOT_3_SHIFT   (3U)
#define GRF_CSIPHY0_STATUS_CSIPHY0_ULPSACTIVENOT_3_MASK    (0x1U << GRF_CSIPHY0_STATUS_CSIPHY0_ULPSACTIVENOT_3_SHIFT)   /* 0x00000008 */
#define GRF_CSIPHY0_STATUS_CSIPHY0_DIRECTION_SHIFT         (4U)
#define GRF_CSIPHY0_STATUS_CSIPHY0_DIRECTION_MASK          (0x1U << GRF_CSIPHY0_STATUS_CSIPHY0_DIRECTION_SHIFT)         /* 0x00000010 */
#define GRF_CSIPHY0_STATUS_CSIPHY0_PIN_RXSKEWCALHS_0_SHIFT (5U)
#define GRF_CSIPHY0_STATUS_CSIPHY0_PIN_RXSKEWCALHS_0_MASK  (0x1U << GRF_CSIPHY0_STATUS_CSIPHY0_PIN_RXSKEWCALHS_0_SHIFT) /* 0x00000020 */
#define GRF_CSIPHY0_STATUS_CSIPHY0_PIN_RXSKEWCALHS_1_SHIFT (6U)
#define GRF_CSIPHY0_STATUS_CSIPHY0_PIN_RXSKEWCALHS_1_MASK  (0x1U << GRF_CSIPHY0_STATUS_CSIPHY0_PIN_RXSKEWCALHS_1_SHIFT) /* 0x00000040 */
#define GRF_CSIPHY0_STATUS_CSIPHY0_PIN_RXSKEWCALHS_2_SHIFT (7U)
#define GRF_CSIPHY0_STATUS_CSIPHY0_PIN_RXSKEWCALHS_2_MASK  (0x1U << GRF_CSIPHY0_STATUS_CSIPHY0_PIN_RXSKEWCALHS_2_SHIFT) /* 0x00000080 */
#define GRF_CSIPHY0_STATUS_CSIPHY0_PIN_RXSKEWCALHS_3_SHIFT (8U)
#define GRF_CSIPHY0_STATUS_CSIPHY0_PIN_RXSKEWCALHS_3_MASK  (0x1U << GRF_CSIPHY0_STATUS_CSIPHY0_PIN_RXSKEWCALHS_3_SHIFT) /* 0x00000100 */
#define GRF_CSIPHY0_STATUS_CSIPHY0_PIN_ERRCONTENTIONLP0_0_SHIFT (9U)
#define GRF_CSIPHY0_STATUS_CSIPHY0_PIN_ERRCONTENTIONLP0_0_MASK (0x1U << GRF_CSIPHY0_STATUS_CSIPHY0_PIN_ERRCONTENTIONLP0_0_SHIFT) /* 0x00000200 */
#define GRF_CSIPHY0_STATUS_CSIPHY0_PIN_ERRCONTENTIONLP1_0_SHIFT (10U)
#define GRF_CSIPHY0_STATUS_CSIPHY0_PIN_ERRCONTENTIONLP1_0_MASK (0x1U << GRF_CSIPHY0_STATUS_CSIPHY0_PIN_ERRCONTENTIONLP1_0_SHIFT) /* 0x00000400 */
/* CSIPHY1_CON */
#define GRF_CSIPHY1_CON_OFFSET                             (0x10210U)
#define GRF_CSIPHY1_CON_CSIPHY1_FORCERXMODE_0_SHIFT        (0U)
#define GRF_CSIPHY1_CON_CSIPHY1_FORCERXMODE_0_MASK         (0x1U << GRF_CSIPHY1_CON_CSIPHY1_FORCERXMODE_0_SHIFT)        /* 0x00000001 */
#define GRF_CSIPHY1_CON_CSIPHY1_FORCERXMODE_1_SHIFT        (1U)
#define GRF_CSIPHY1_CON_CSIPHY1_FORCERXMODE_1_MASK         (0x1U << GRF_CSIPHY1_CON_CSIPHY1_FORCERXMODE_1_SHIFT)        /* 0x00000002 */
#define GRF_CSIPHY1_CON_CSIPHY1_FORCERXMODE_2_SHIFT        (2U)
#define GRF_CSIPHY1_CON_CSIPHY1_FORCERXMODE_2_MASK         (0x1U << GRF_CSIPHY1_CON_CSIPHY1_FORCERXMODE_2_SHIFT)        /* 0x00000004 */
#define GRF_CSIPHY1_CON_CSIPHY1_FORCERXMODE_3_SHIFT        (3U)
#define GRF_CSIPHY1_CON_CSIPHY1_FORCERXMODE_3_MASK         (0x1U << GRF_CSIPHY1_CON_CSIPHY1_FORCERXMODE_3_SHIFT)        /* 0x00000008 */
#define GRF_CSIPHY1_CON_CSIPHY1_ENABLE_DAT_0_SHIFT         (4U)
#define GRF_CSIPHY1_CON_CSIPHY1_ENABLE_DAT_0_MASK          (0x1U << GRF_CSIPHY1_CON_CSIPHY1_ENABLE_DAT_0_SHIFT)         /* 0x00000010 */
#define GRF_CSIPHY1_CON_CSIPHY1_ENABLE_DAT_1_SHIFT         (5U)
#define GRF_CSIPHY1_CON_CSIPHY1_ENABLE_DAT_1_MASK          (0x1U << GRF_CSIPHY1_CON_CSIPHY1_ENABLE_DAT_1_SHIFT)         /* 0x00000020 */
#define GRF_CSIPHY1_CON_CSIPHY1_ENABLE_DAT_2_SHIFT         (6U)
#define GRF_CSIPHY1_CON_CSIPHY1_ENABLE_DAT_2_MASK          (0x1U << GRF_CSIPHY1_CON_CSIPHY1_ENABLE_DAT_2_SHIFT)         /* 0x00000040 */
#define GRF_CSIPHY1_CON_CSIPHY1_ENABLE_DAT_3_SHIFT         (7U)
#define GRF_CSIPHY1_CON_CSIPHY1_ENABLE_DAT_3_MASK          (0x1U << GRF_CSIPHY1_CON_CSIPHY1_ENABLE_DAT_3_SHIFT)         /* 0x00000080 */
#define GRF_CSIPHY1_CON_CSIPHY_CLKLANE_EN_SHIFT            (8U)
#define GRF_CSIPHY1_CON_CSIPHY_CLKLANE_EN_MASK             (0x1U << GRF_CSIPHY1_CON_CSIPHY_CLKLANE_EN_SHIFT)            /* 0x00000100 */
#define GRF_CSIPHY1_CON_CSIPHY_CLK_INV_SHIFT               (9U)
#define GRF_CSIPHY1_CON_CSIPHY_CLK_INV_MASK                (0x1U << GRF_CSIPHY1_CON_CSIPHY_CLK_INV_SHIFT)               /* 0x00000200 */
/* CSIPHY1_STATUS */
#define GRF_CSIPHY1_STATUS_OFFSET                          (0x10218U)
#define GRF_CSIPHY1_STATUS_CSIPHY1_ULPSACTIVENOT_0_SHIFT   (0U)
#define GRF_CSIPHY1_STATUS_CSIPHY1_ULPSACTIVENOT_0_MASK    (0x1U << GRF_CSIPHY1_STATUS_CSIPHY1_ULPSACTIVENOT_0_SHIFT)   /* 0x00000001 */
#define GRF_CSIPHY1_STATUS_CSIPHY1_ULPSACTIVENOT_1_SHIFT   (1U)
#define GRF_CSIPHY1_STATUS_CSIPHY1_ULPSACTIVENOT_1_MASK    (0x1U << GRF_CSIPHY1_STATUS_CSIPHY1_ULPSACTIVENOT_1_SHIFT)   /* 0x00000002 */
#define GRF_CSIPHY1_STATUS_CSIPHY1_ULPSACTIVENOT_2_SHIFT   (2U)
#define GRF_CSIPHY1_STATUS_CSIPHY1_ULPSACTIVENOT_2_MASK    (0x1U << GRF_CSIPHY1_STATUS_CSIPHY1_ULPSACTIVENOT_2_SHIFT)   /* 0x00000004 */
#define GRF_CSIPHY1_STATUS_CSIPHY1_ULPSACTIVENOT_3_SHIFT   (3U)
#define GRF_CSIPHY1_STATUS_CSIPHY1_ULPSACTIVENOT_3_MASK    (0x1U << GRF_CSIPHY1_STATUS_CSIPHY1_ULPSACTIVENOT_3_SHIFT)   /* 0x00000008 */
#define GRF_CSIPHY1_STATUS_CSIPHY1_DIRECTION_SHIFT         (4U)
#define GRF_CSIPHY1_STATUS_CSIPHY1_DIRECTION_MASK          (0x1U << GRF_CSIPHY1_STATUS_CSIPHY1_DIRECTION_SHIFT)         /* 0x00000010 */
#define GRF_CSIPHY1_STATUS_CSIPHY1_PIN_RXSKEWCALHS_0_SHIFT (5U)
#define GRF_CSIPHY1_STATUS_CSIPHY1_PIN_RXSKEWCALHS_0_MASK  (0x1U << GRF_CSIPHY1_STATUS_CSIPHY1_PIN_RXSKEWCALHS_0_SHIFT) /* 0x00000020 */
#define GRF_CSIPHY1_STATUS_CSIPHY1_PIN_RXSKEWCALHS_1_SHIFT (6U)
#define GRF_CSIPHY1_STATUS_CSIPHY1_PIN_RXSKEWCALHS_1_MASK  (0x1U << GRF_CSIPHY1_STATUS_CSIPHY1_PIN_RXSKEWCALHS_1_SHIFT) /* 0x00000040 */
#define GRF_CSIPHY1_STATUS_CSIPHY1_PIN_RXSKEWCALHS_2_SHIFT (7U)
#define GRF_CSIPHY1_STATUS_CSIPHY1_PIN_RXSKEWCALHS_2_MASK  (0x1U << GRF_CSIPHY1_STATUS_CSIPHY1_PIN_RXSKEWCALHS_2_SHIFT) /* 0x00000080 */
#define GRF_CSIPHY1_STATUS_CSIPHY1_PIN_RXSKEWCALHS_3_SHIFT (8U)
#define GRF_CSIPHY1_STATUS_CSIPHY1_PIN_RXSKEWCALHS_3_MASK  (0x1U << GRF_CSIPHY1_STATUS_CSIPHY1_PIN_RXSKEWCALHS_3_SHIFT) /* 0x00000100 */
#define GRF_CSIPHY1_STATUS_CSIPHY1_PIN_ERRCONTENTIONLP0_0_SHIFT (9U)
#define GRF_CSIPHY1_STATUS_CSIPHY1_PIN_ERRCONTENTIONLP0_0_MASK (0x1U << GRF_CSIPHY1_STATUS_CSIPHY1_PIN_ERRCONTENTIONLP0_0_SHIFT) /* 0x00000200 */
#define GRF_CSIPHY1_STATUS_CSIPHY1_PIN_ERRCONTENTIONLP1_0_SHIFT (10U)
#define GRF_CSIPHY1_STATUS_CSIPHY1_PIN_ERRCONTENTIONLP1_0_MASK (0x1U << GRF_CSIPHY1_STATUS_CSIPHY1_PIN_ERRCONTENTIONLP1_0_SHIFT) /* 0x00000400 */
/* DSIPHY_CON */
#define GRF_DSIPHY_CON_OFFSET                              (0x10220U)
#define GRF_DSIPHY_CON_DSIPHY_FORCERXMODE_SHIFT            (0U)
#define GRF_DSIPHY_CON_DSIPHY_FORCERXMODE_MASK             (0x1U << GRF_DSIPHY_CON_DSIPHY_FORCERXMODE_SHIFT)            /* 0x00000001 */
#define GRF_DSIPHY_CON_DSIPHY_LVDS_MODE_SHIFT              (1U)
#define GRF_DSIPHY_CON_DSIPHY_LVDS_MODE_MASK               (0x1U << GRF_DSIPHY_CON_DSIPHY_LVDS_MODE_SHIFT)              /* 0x00000002 */
#define GRF_DSIPHY_CON_DSIPHY_LANE0_TURNDISABLE_SHIFT      (2U)
#define GRF_DSIPHY_CON_DSIPHY_LANE0_TURNDISABLE_MASK       (0x1U << GRF_DSIPHY_CON_DSIPHY_LANE0_TURNDISABLE_SHIFT)      /* 0x00000004 */
#define GRF_DSIPHY_CON_DSIPHY_LANE0_FRCTXSTPM_SHIFT        (4U)
#define GRF_DSIPHY_CON_DSIPHY_LANE0_FRCTXSTPM_MASK         (0x1U << GRF_DSIPHY_CON_DSIPHY_LANE0_FRCTXSTPM_SHIFT)        /* 0x00000010 */
#define GRF_DSIPHY_CON_DSIPHY_LANE1_FRCTXSTPM_SHIFT        (5U)
#define GRF_DSIPHY_CON_DSIPHY_LANE1_FRCTXSTPM_MASK         (0x1U << GRF_DSIPHY_CON_DSIPHY_LANE1_FRCTXSTPM_SHIFT)        /* 0x00000020 */
#define GRF_DSIPHY_CON_DSIPHY_LANE2_FRCTXSTPM_SHIFT        (6U)
#define GRF_DSIPHY_CON_DSIPHY_LANE2_FRCTXSTPM_MASK         (0x1U << GRF_DSIPHY_CON_DSIPHY_LANE2_FRCTXSTPM_SHIFT)        /* 0x00000040 */
#define GRF_DSIPHY_CON_DSIPHY_LANE3_FRCTXSTPM_SHIFT        (7U)
#define GRF_DSIPHY_CON_DSIPHY_LANE3_FRCTXSTPM_MASK         (0x1U << GRF_DSIPHY_CON_DSIPHY_LANE3_FRCTXSTPM_SHIFT)        /* 0x00000080 */
#define GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_CK_SHIFT         (11U)
#define GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_CK_MASK          (0x1U << GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_CK_SHIFT)         /* 0x00000800 */
#define GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_0_SHIFT          (12U)
#define GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_0_MASK           (0x1U << GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_0_SHIFT)          /* 0x00001000 */
#define GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_1_SHIFT          (13U)
#define GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_1_MASK           (0x1U << GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_1_SHIFT)          /* 0x00002000 */
#define GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_2_SHIFT          (14U)
#define GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_2_MASK           (0x1U << GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_2_SHIFT)          /* 0x00004000 */
#define GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_3_SHIFT          (15U)
#define GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_3_MASK           (0x1U << GRF_DSIPHY_CON_DSIPHY_TXSKEWCALHS_3_SHIFT)          /* 0x00008000 */
/* USBPHY_CON0 */
#define GRF_USBPHY_CON0_OFFSET                             (0x10230U)
#define GRF_USBPHY_CON0_OTGPHY_INPUT_SEL_SHIFT             (0U)
#define GRF_USBPHY_CON0_OTGPHY_INPUT_SEL_MASK              (0x1U << GRF_USBPHY_CON0_OTGPHY_INPUT_SEL_SHIFT)             /* 0x00000001 */
#define GRF_USBPHY_CON0_USBOTG_SUSPEND_N_SHIFT             (1U)
#define GRF_USBPHY_CON0_USBOTG_SUSPEND_N_MASK              (0x1U << GRF_USBPHY_CON0_USBOTG_SUSPEND_N_SHIFT)             /* 0x00000002 */
#define GRF_USBPHY_CON0_USBOTG_OPMODE_SHIFT                (2U)
#define GRF_USBPHY_CON0_USBOTG_OPMODE_MASK                 (0x3U << GRF_USBPHY_CON0_USBOTG_OPMODE_SHIFT)                /* 0x0000000C */
#define GRF_USBPHY_CON0_USBOTG_XCVRSELECT_SHIFT            (4U)
#define GRF_USBPHY_CON0_USBOTG_XCVRSELECT_MASK             (0x3U << GRF_USBPHY_CON0_USBOTG_XCVRSELECT_SHIFT)            /* 0x00000030 */
#define GRF_USBPHY_CON0_USBOTG_TERMSELECT_SHIFT            (6U)
#define GRF_USBPHY_CON0_USBOTG_TERMSELECT_MASK             (0x1U << GRF_USBPHY_CON0_USBOTG_TERMSELECT_SHIFT)            /* 0x00000040 */
#define GRF_USBPHY_CON0_USBOTG_DPPILLDOWN_SHIFT            (7U)
#define GRF_USBPHY_CON0_USBOTG_DPPILLDOWN_MASK             (0x1U << GRF_USBPHY_CON0_USBOTG_DPPILLDOWN_SHIFT)            /* 0x00000080 */
#define GRF_USBPHY_CON0_USBOTG_DMPULLDOWN_SHIFT            (8U)
#define GRF_USBPHY_CON0_USBOTG_DMPULLDOWN_MASK             (0x1U << GRF_USBPHY_CON0_USBOTG_DMPULLDOWN_SHIFT)            /* 0x00000100 */
#define GRF_USBPHY_CON0_USBOTG_UTMI_IDDIG_SEL_SHIFT        (9U)
#define GRF_USBPHY_CON0_USBOTG_UTMI_IDDIG_SEL_MASK         (0x1U << GRF_USBPHY_CON0_USBOTG_UTMI_IDDIG_SEL_SHIFT)        /* 0x00000200 */
#define GRF_USBPHY_CON0_USBOTG_UTMI_IDDIG_SHIFT            (10U)
#define GRF_USBPHY_CON0_USBOTG_UTMI_IDDIG_MASK             (0x1U << GRF_USBPHY_CON0_USBOTG_UTMI_IDDIG_SHIFT)            /* 0x00000400 */
#define GRF_USBPHY_CON0_USBOTG_IDPULUP_SHIFT               (11U)
#define GRF_USBPHY_CON0_USBOTG_IDPULUP_MASK                (0x1U << GRF_USBPHY_CON0_USBOTG_IDPULUP_SHIFT)               /* 0x00000800 */
#define GRF_USBPHY_CON0_USBOTG_CHRGVBUS_SHIFT              (12U)
#define GRF_USBPHY_CON0_USBOTG_CHRGVBUS_MASK               (0x1U << GRF_USBPHY_CON0_USBOTG_CHRGVBUS_SHIFT)              /* 0x00001000 */
#define GRF_USBPHY_CON0_USBOTG_DISCHRGVBUS_SHIFT           (13U)
#define GRF_USBPHY_CON0_USBOTG_DISCHRGVBUS_MASK            (0x1U << GRF_USBPHY_CON0_USBOTG_DISCHRGVBUS_SHIFT)           /* 0x00002000 */
#define GRF_USBPHY_CON0_USBOTG_PLL_EN_SHIFT                (14U)
#define GRF_USBPHY_CON0_USBOTG_PLL_EN_MASK                 (0x1U << GRF_USBPHY_CON0_USBOTG_PLL_EN_SHIFT)                /* 0x00004000 */
#define GRF_USBPHY_CON0_USBOTG_DATA_BUS16_8_SHIFT          (15U)
#define GRF_USBPHY_CON0_USBOTG_DATA_BUS16_8_MASK           (0x1U << GRF_USBPHY_CON0_USBOTG_DATA_BUS16_8_SHIFT)          /* 0x00008000 */
/* USBPHY_CON1 */
#define GRF_USBPHY_CON1_OFFSET                             (0x10234U)
#define GRF_USBPHY_CON1_USBOTG_SUSPEND_N_SEL_SHIFT         (0U)
#define GRF_USBPHY_CON1_USBOTG_SUSPEND_N_SEL_MASK          (0x3U << GRF_USBPHY_CON1_USBOTG_SUSPEND_N_SEL_SHIFT)         /* 0x00000003 */
#define GRF_USBPHY_CON1_USBOTG_SUSPEND_N_1_SHIFT           (2U)
#define GRF_USBPHY_CON1_USBOTG_SUSPEND_N_1_MASK            (0x1U << GRF_USBPHY_CON1_USBOTG_SUSPEND_N_1_SHIFT)           /* 0x00000004 */
#define GRF_USBPHY_CON1_USBOTG_FS_XVER_OWN_SHIFT           (6U)
#define GRF_USBPHY_CON1_USBOTG_FS_XVER_OWN_MASK            (0x1U << GRF_USBPHY_CON1_USBOTG_FS_XVER_OWN_SHIFT)           /* 0x00000040 */
#define GRF_USBPHY_CON1_USBOTG_FS_OE_SHIFT                 (7U)
#define GRF_USBPHY_CON1_USBOTG_FS_OE_MASK                  (0x1U << GRF_USBPHY_CON1_USBOTG_FS_OE_SHIFT)                 /* 0x00000080 */
#define GRF_USBPHY_CON1_USBOTG_FS_DATA_SHIFT               (8U)
#define GRF_USBPHY_CON1_USBOTG_FS_DATA_MASK                (0x1U << GRF_USBPHY_CON1_USBOTG_FS_DATA_SHIFT)               /* 0x00000100 */
#define GRF_USBPHY_CON1_USBOTG_FS_SE0_SHIFT                (9U)
#define GRF_USBPHY_CON1_USBOTG_FS_SE0_MASK                 (0x1U << GRF_USBPHY_CON1_USBOTG_FS_SE0_SHIFT)                /* 0x00000200 */
#define GRF_USBPHY_CON1_USBOTG_SUSPENDM_SHIFT              (10U)
#define GRF_USBPHY_CON1_USBOTG_SUSPENDM_MASK               (0x1U << GRF_USBPHY_CON1_USBOTG_SUSPENDM_SHIFT)              /* 0x00000400 */
#define GRF_USBPHY_CON1_USBOTG_TXBITSTUFF_ENABLE_SHIFT     (11U)
#define GRF_USBPHY_CON1_USBOTG_TXBITSTUFF_ENABLE_MASK      (0x1U << GRF_USBPHY_CON1_USBOTG_TXBITSTUFF_ENABLE_SHIFT)     /* 0x00000800 */
#define GRF_USBPHY_CON1_USBOTG_SUSPENDM_BYPS_SHIFT         (12U)
#define GRF_USBPHY_CON1_USBOTG_SUSPENDM_BYPS_MASK          (0x1U << GRF_USBPHY_CON1_USBOTG_SUSPENDM_BYPS_SHIFT)         /* 0x00001000 */
#define GRF_USBPHY_CON1_USBHOST_SUSPENDM_BYPS_SHIFT        (13U)
#define GRF_USBPHY_CON1_USBHOST_SUSPENDM_BYPS_MASK         (0x1U << GRF_USBPHY_CON1_USBHOST_SUSPENDM_BYPS_SHIFT)        /* 0x00002000 */
#define GRF_USBPHY_CON1_USBOTG_CHG_EN_SHIFT                (14U)
#define GRF_USBPHY_CON1_USBOTG_CHG_EN_MASK                 (0x1U << GRF_USBPHY_CON1_USBOTG_CHG_EN_SHIFT)                /* 0x00004000 */
#define GRF_USBPHY_CON1_USBOTG_CHG_RST_SHIFT               (15U)
#define GRF_USBPHY_CON1_USBOTG_CHG_RST_MASK                (0x1U << GRF_USBPHY_CON1_USBOTG_CHG_RST_SHIFT)               /* 0x00008000 */
/* USBPHY_CON2 */
#define GRF_USBPHY_CON2_OFFSET                             (0x10238U)
#define GRF_USBPHY_CON2_HOSTPHY_INPUT_SEL_SHIFT            (0U)
#define GRF_USBPHY_CON2_HOSTPHY_INPUT_SEL_MASK             (0x1U << GRF_USBPHY_CON2_HOSTPHY_INPUT_SEL_SHIFT)            /* 0x00000001 */
#define GRF_USBPHY_CON2_USBHOST_SUSPEND_N_SHIFT            (1U)
#define GRF_USBPHY_CON2_USBHOST_SUSPEND_N_MASK             (0x1U << GRF_USBPHY_CON2_USBHOST_SUSPEND_N_SHIFT)            /* 0x00000002 */
#define GRF_USBPHY_CON2_USBHOST_OPMODE_SHIFT               (2U)
#define GRF_USBPHY_CON2_USBHOST_OPMODE_MASK                (0x3U << GRF_USBPHY_CON2_USBHOST_OPMODE_SHIFT)               /* 0x0000000C */
#define GRF_USBPHY_CON2_USBHOST_XCVRSELECT_SHIFT           (4U)
#define GRF_USBPHY_CON2_USBHOST_XCVRSELECT_MASK            (0x3U << GRF_USBPHY_CON2_USBHOST_XCVRSELECT_SHIFT)           /* 0x00000030 */
#define GRF_USBPHY_CON2_USBHOST_TERMSELECT_SHIFT           (6U)
#define GRF_USBPHY_CON2_USBHOST_TERMSELECT_MASK            (0x1U << GRF_USBPHY_CON2_USBHOST_TERMSELECT_SHIFT)           /* 0x00000040 */
#define GRF_USBPHY_CON2_USBHOST_CHG_EN_SHIFT               (7U)
#define GRF_USBPHY_CON2_USBHOST_CHG_EN_MASK                (0x1U << GRF_USBPHY_CON2_USBHOST_CHG_EN_SHIFT)               /* 0x00000080 */
#define GRF_USBPHY_CON2_USBHOST_CHG_RST_SHIFT              (8U)
#define GRF_USBPHY_CON2_USBHOST_CHG_RST_MASK               (0x1U << GRF_USBPHY_CON2_USBHOST_CHG_RST_SHIFT)              /* 0x00000100 */
#define GRF_USBPHY_CON2_USBHOST_PLL_EN_SHIFT               (9U)
#define GRF_USBPHY_CON2_USBHOST_PLL_EN_MASK                (0x1U << GRF_USBPHY_CON2_USBHOST_PLL_EN_SHIFT)               /* 0x00000200 */
#define GRF_USBPHY_CON2_USBHOST_DATA_BUS16_8_SHIFT         (10U)
#define GRF_USBPHY_CON2_USBHOST_DATA_BUS16_8_MASK          (0x1U << GRF_USBPHY_CON2_USBHOST_DATA_BUS16_8_SHIFT)         /* 0x00000400 */
#define GRF_USBPHY_CON2_USBHOST_OTG_SUSPENDM_SHIFT         (11U)
#define GRF_USBPHY_CON2_USBHOST_OTG_SUSPENDM_MASK          (0x1U << GRF_USBPHY_CON2_USBHOST_OTG_SUSPENDM_SHIFT)         /* 0x00000800 */
#define GRF_USBPHY_CON2_USBHOST_TXBITSTUFF_ENABLE_SHIFT    (12U)
#define GRF_USBPHY_CON2_USBHOST_TXBITSTUFF_ENABLE_MASK     (0x1U << GRF_USBPHY_CON2_USBHOST_TXBITSTUFF_ENABLE_SHIFT)    /* 0x00001000 */
#define GRF_USBPHY_CON2_USBHOST_CHRGVBUS_SHIFT             (13U)
#define GRF_USBPHY_CON2_USBHOST_CHRGVBUS_MASK              (0x1U << GRF_USBPHY_CON2_USBHOST_CHRGVBUS_SHIFT)             /* 0x00002000 */
#define GRF_USBPHY_CON2_USBHOST_DISCHRGVBUS_SHIFT          (14U)
#define GRF_USBPHY_CON2_USBHOST_DISCHRGVBUS_MASK           (0x1U << GRF_USBPHY_CON2_USBHOST_DISCHRGVBUS_SHIFT)          /* 0x00004000 */
#define GRF_USBPHY_CON2_USBHOST_ID_PULL_UP_SHIFT           (15U)
#define GRF_USBPHY_CON2_USBHOST_ID_PULL_UP_MASK            (0x1U << GRF_USBPHY_CON2_USBHOST_ID_PULL_UP_SHIFT)           /* 0x00008000 */
/* USBPHY_STATUS */
#define GRF_USBPHY_STATUS_OFFSET                           (0x10248U)
#define GRF_USBPHY_STATUS_USBOTG_VPI_SHIFT                 (0U)
#define GRF_USBPHY_STATUS_USBOTG_VPI_MASK                  (0x1U << GRF_USBPHY_STATUS_USBOTG_VPI_SHIFT)                 /* 0x00000001 */
#define GRF_USBPHY_STATUS_USBOTG_VMI_SHIFT                 (1U)
#define GRF_USBPHY_STATUS_USBOTG_VMI_MASK                  (0x1U << GRF_USBPHY_STATUS_USBOTG_VMI_SHIFT)                 /* 0x00000002 */
#define GRF_USBPHY_STATUS_USBOTG_VBUSVALID_SHIFT           (2U)
#define GRF_USBPHY_STATUS_USBOTG_VBUSVALID_MASK            (0x1U << GRF_USBPHY_STATUS_USBOTG_VBUSVALID_SHIFT)           /* 0x00000004 */
#define GRF_USBPHY_STATUS_USBOTG_SESSEND_SHIFT             (3U)
#define GRF_USBPHY_STATUS_USBOTG_SESSEND_MASK              (0x1U << GRF_USBPHY_STATUS_USBOTG_SESSEND_SHIFT)             /* 0x00000008 */
#define GRF_USBPHY_STATUS_USBOTG_LINESTATE_SHIFT           (4U)
#define GRF_USBPHY_STATUS_USBOTG_LINESTATE_MASK            (0x3U << GRF_USBPHY_STATUS_USBOTG_LINESTATE_SHIFT)           /* 0x00000030 */
#define GRF_USBPHY_STATUS_USBOTG_UTMI_IDDIG_SHIFT          (6U)
#define GRF_USBPHY_STATUS_USBOTG_UTMI_IDDIG_MASK           (0x1U << GRF_USBPHY_STATUS_USBOTG_UTMI_IDDIG_SHIFT)          /* 0x00000040 */
#define GRF_USBPHY_STATUS_USBOTG_HOSTDISCONNECT_SHIFT      (7U)
#define GRF_USBPHY_STATUS_USBOTG_HOSTDISCONNECT_MASK       (0x1U << GRF_USBPHY_STATUS_USBOTG_HOSTDISCONNECT_SHIFT)      /* 0x00000080 */
#define GRF_USBPHY_STATUS_USBOTG_FS_XVER_OWN_SHIFT         (8U)
#define GRF_USBPHY_STATUS_USBOTG_FS_XVER_OWN_MASK          (0x1U << GRF_USBPHY_STATUS_USBOTG_FS_XVER_OWN_SHIFT)         /* 0x00000100 */
#define GRF_USBPHY_STATUS_USBOTG_BVALID_SHIFT              (9U)
#define GRF_USBPHY_STATUS_USBOTG_BVALID_MASK               (0x1U << GRF_USBPHY_STATUS_USBOTG_BVALID_SHIFT)              /* 0x00000200 */
#define GRF_USBPHY_STATUS_USBOTG_AVALID_SHIFT              (10U)
#define GRF_USBPHY_STATUS_USBOTG_AVALID_MASK               (0x1U << GRF_USBPHY_STATUS_USBOTG_AVALID_SHIFT)              /* 0x00000400 */
#define GRF_USBPHY_STATUS_USBOTG_PHY_LS_FS_RCV_SHIFT       (11U)
#define GRF_USBPHY_STATUS_USBOTG_PHY_LS_FS_RCV_MASK        (0x1U << GRF_USBPHY_STATUS_USBOTG_PHY_LS_FS_RCV_SHIFT)       /* 0x00000800 */
#define GRF_USBPHY_STATUS_USBOTG_CHG_VALID_SHIFT           (12U)
#define GRF_USBPHY_STATUS_USBOTG_CHG_VALID_MASK            (0x1U << GRF_USBPHY_STATUS_USBOTG_CHG_VALID_SHIFT)           /* 0x00001000 */
#define GRF_USBPHY_STATUS_USBOTG_PHY_CONNECT_SHIFT         (13U)
#define GRF_USBPHY_STATUS_USBOTG_PHY_CONNECT_MASK          (0x1U << GRF_USBPHY_STATUS_USBOTG_PHY_CONNECT_SHIFT)         /* 0x00002000 */
#define GRF_USBPHY_STATUS_USBHOST_VPI_SHIFT                (16U)
#define GRF_USBPHY_STATUS_USBHOST_VPI_MASK                 (0x1U << GRF_USBPHY_STATUS_USBHOST_VPI_SHIFT)                /* 0x00010000 */
#define GRF_USBPHY_STATUS_USBHOST_VMI_SHIFT                (17U)
#define GRF_USBPHY_STATUS_USBHOST_VMI_MASK                 (0x1U << GRF_USBPHY_STATUS_USBHOST_VMI_SHIFT)                /* 0x00020000 */
#define GRF_USBPHY_STATUS_USBHOST_VBUSVALID_SHIFT          (18U)
#define GRF_USBPHY_STATUS_USBHOST_VBUSVALID_MASK           (0x1U << GRF_USBPHY_STATUS_USBHOST_VBUSVALID_SHIFT)          /* 0x00040000 */
#define GRF_USBPHY_STATUS_USBHOST_SESSEND_SHIFT            (19U)
#define GRF_USBPHY_STATUS_USBHOST_SESSEND_MASK             (0x1U << GRF_USBPHY_STATUS_USBHOST_SESSEND_SHIFT)            /* 0x00080000 */
#define GRF_USBPHY_STATUS_USBHOST_LINESTATE_SHIFT          (20U)
#define GRF_USBPHY_STATUS_USBHOST_LINESTATE_MASK           (0x3U << GRF_USBPHY_STATUS_USBHOST_LINESTATE_SHIFT)          /* 0x00300000 */
#define GRF_USBPHY_STATUS_USBHOST_UTMI_IDDIG_SHIFT         (22U)
#define GRF_USBPHY_STATUS_USBHOST_UTMI_IDDIG_MASK          (0x1U << GRF_USBPHY_STATUS_USBHOST_UTMI_IDDIG_SHIFT)         /* 0x00400000 */
#define GRF_USBPHY_STATUS_USBHOST_HOSTDISCONNECT_SHIFT     (23U)
#define GRF_USBPHY_STATUS_USBHOST_HOSTDISCONNECT_MASK      (0x1U << GRF_USBPHY_STATUS_USBHOST_HOSTDISCONNECT_SHIFT)     /* 0x00800000 */
#define GRF_USBPHY_STATUS_USBHOST_BVALID_SHIFT             (25U)
#define GRF_USBPHY_STATUS_USBHOST_BVALID_MASK              (0x1U << GRF_USBPHY_STATUS_USBHOST_BVALID_SHIFT)             /* 0x02000000 */
#define GRF_USBPHY_STATUS_USBHOST_AVALID_SHIFT             (26U)
#define GRF_USBPHY_STATUS_USBHOST_AVALID_MASK              (0x1U << GRF_USBPHY_STATUS_USBHOST_AVALID_SHIFT)             /* 0x04000000 */
#define GRF_USBPHY_STATUS_USBHOST_PHY_LS_FS_RCV_SHIFT      (27U)
#define GRF_USBPHY_STATUS_USBHOST_PHY_LS_FS_RCV_MASK       (0x1U << GRF_USBPHY_STATUS_USBHOST_PHY_LS_FS_RCV_SHIFT)      /* 0x08000000 */
#define GRF_USBPHY_STATUS_USBHOST_CHG_VALID_SHIFT          (28U)
#define GRF_USBPHY_STATUS_USBHOST_CHG_VALID_MASK           (0x1U << GRF_USBPHY_STATUS_USBHOST_CHG_VALID_SHIFT)          /* 0x10000000 */
#define GRF_USBPHY_STATUS_USBHOST_PHY_CONNECT_SHIFT        (29U)
#define GRF_USBPHY_STATUS_USBHOST_PHY_CONNECT_MASK         (0x1U << GRF_USBPHY_STATUS_USBHOST_PHY_CONNECT_SHIFT)        /* 0x20000000 */
/* CIFIO_CON */
#define GRF_CIFIO_CON_OFFSET                               (0x10250U)
#define GRF_CIFIO_CON_CIF_CLK_DELAY_NUM_SHIFT              (0U)
#define GRF_CIFIO_CON_CIF_CLK_DELAY_NUM_MASK               (0xFFU << GRF_CIFIO_CON_CIF_CLK_DELAY_NUM_SHIFT)             /* 0x000000FF */
#define GRF_CIFIO_CON_CIF_DATAPATH_SHIFT                   (8U)
#define GRF_CIFIO_CON_CIF_DATAPATH_MASK                    (0x1U << GRF_CIFIO_CON_CIF_DATAPATH_SHIFT)                   /* 0x00000100 */
#define GRF_CIFIO_CON_CIF_CLK_DELAY_EN_SHIFT               (9U)
#define GRF_CIFIO_CON_CIF_CLK_DELAY_EN_MASK                (0x1U << GRF_CIFIO_CON_CIF_CLK_DELAY_EN_SHIFT)               /* 0x00000200 */
#define GRF_CIFIO_CON_CIF_CLK_INV_SEL_SHIFT                (10U)
#define GRF_CIFIO_CON_CIF_CLK_INV_SEL_MASK                 (0x1U << GRF_CIFIO_CON_CIF_CLK_INV_SEL_SHIFT)                /* 0x00000400 */
/* SD_JTAG_SWITCH_DLY_CNT */
#define GRF_SD_JTAG_SWITCH_DLY_CNT_OFFSET                  (0x10254U)
#define GRF_SD_JTAG_SWITCH_DLY_CNT_SD_JTAG_SWITCH_DLY_COUNTER_SHIFT (0U)
#define GRF_SD_JTAG_SWITCH_DLY_CNT_SD_JTAG_SWITCH_DLY_COUNTER_MASK (0xFFFFFFFFU << GRF_SD_JTAG_SWITCH_DLY_CNT_SD_JTAG_SWITCH_DLY_COUNTER_SHIFT) /* 0xFFFFFFFF */
/* UART2RX_LOW_CON */
#define GRF_UART2RX_LOW_CON_OFFSET                         (0x10258U)
#define GRF_UART2RX_LOW_CON_UART2RX_LOW_THRES_SHIFT        (0U)
#define GRF_UART2RX_LOW_CON_UART2RX_LOW_THRES_MASK         (0xFFFFFFFFU << GRF_UART2RX_LOW_CON_UART2RX_LOW_THRES_SHIFT) /* 0xFFFFFFFF */
/* IOFUNC_CON0 */
#define GRF_IOFUNC_CON0_OFFSET                             (0x10260U)
#define GRF_IOFUNC_CON0_I2S0_IOMUX_SEL_SHIFT               (0U)
#define GRF_IOFUNC_CON0_I2S0_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON0_I2S0_IOMUX_SEL_SHIFT)               /* 0x00000001 */
#define GRF_IOFUNC_CON0_I2S1_IOMUX_SEL_SHIFT               (2U)
#define GRF_IOFUNC_CON0_I2S1_IOMUX_SEL_MASK                (0x3U << GRF_IOFUNC_CON0_I2S1_IOMUX_SEL_SHIFT)               /* 0x0000000C */
#define GRF_IOFUNC_CON0_I2S2_IOMUX_SEL_SHIFT               (4U)
#define GRF_IOFUNC_CON0_I2S2_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON0_I2S2_IOMUX_SEL_SHIFT)               /* 0x00000010 */
#define GRF_IOFUNC_CON0_I2S0_MCLK_SEL_SHIFT                (9U)
#define GRF_IOFUNC_CON0_I2S0_MCLK_SEL_MASK                 (0x1U << GRF_IOFUNC_CON0_I2S0_MCLK_SEL_SHIFT)                /* 0x00000200 */
#define GRF_IOFUNC_CON0_I2S1_LRCK_SEL_SHIFT                (10U)
#define GRF_IOFUNC_CON0_I2S1_LRCK_SEL_MASK                 (0x1U << GRF_IOFUNC_CON0_I2S1_LRCK_SEL_SHIFT)                /* 0x00000400 */
#define GRF_IOFUNC_CON0_I2S2_LRCK_SEL_SHIFT                (11U)
#define GRF_IOFUNC_CON0_I2S2_LRCK_SEL_MASK                 (0x1U << GRF_IOFUNC_CON0_I2S2_LRCK_SEL_SHIFT)                /* 0x00000800 */
#define GRF_IOFUNC_CON0_PDM_IOMUX_SEL_SHIFT                (12U)
#define GRF_IOFUNC_CON0_PDM_IOMUX_SEL_MASK                 (0x1U << GRF_IOFUNC_CON0_PDM_IOMUX_SEL_SHIFT)                /* 0x00001000 */
#define GRF_IOFUNC_CON0_I2S0_SDI1_OEN_SHIFT                (13U)
#define GRF_IOFUNC_CON0_I2S0_SDI1_OEN_MASK                 (0x1U << GRF_IOFUNC_CON0_I2S0_SDI1_OEN_SHIFT)                /* 0x00002000 */
#define GRF_IOFUNC_CON0_I2S0_SDI2_OEN_SHIFT                (14U)
#define GRF_IOFUNC_CON0_I2S0_SDI2_OEN_MASK                 (0x1U << GRF_IOFUNC_CON0_I2S0_SDI2_OEN_SHIFT)                /* 0x00004000 */
#define GRF_IOFUNC_CON0_I2S0_SDI3_OEN_SHIFT                (15U)
#define GRF_IOFUNC_CON0_I2S0_SDI3_OEN_MASK                 (0x1U << GRF_IOFUNC_CON0_I2S0_SDI3_OEN_SHIFT)                /* 0x00008000 */
/* IOFUNC_CON1 */
#define GRF_IOFUNC_CON1_OFFSET                             (0x10264U)
#define GRF_IOFUNC_CON1_CIF_IOMUX_SEL_SHIFT                (0U)
#define GRF_IOFUNC_CON1_CIF_IOMUX_SEL_MASK                 (0x1U << GRF_IOFUNC_CON1_CIF_IOMUX_SEL_SHIFT)                /* 0x00000001 */
#define GRF_IOFUNC_CON1_I2C3_IOMUX_SEL_SHIFT               (4U)
#define GRF_IOFUNC_CON1_I2C3_IOMUX_SEL_MASK                (0x3U << GRF_IOFUNC_CON1_I2C3_IOMUX_SEL_SHIFT)               /* 0x00000030 */
#define GRF_IOFUNC_CON1_I2C4_IOMUX_SEL_SHIFT               (6U)
#define GRF_IOFUNC_CON1_I2C4_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON1_I2C4_IOMUX_SEL_SHIFT)               /* 0x00000040 */
#define GRF_IOFUNC_CON1_I2C5_IOMUX_SEL_SHIFT               (8U)
#define GRF_IOFUNC_CON1_I2C5_IOMUX_SEL_MASK                (0x3U << GRF_IOFUNC_CON1_I2C5_IOMUX_SEL_SHIFT)               /* 0x00000300 */
#define GRF_IOFUNC_CON1_SPI1_IOMUX_SEL_SHIFT               (10U)
#define GRF_IOFUNC_CON1_SPI1_IOMUX_SEL_MASK                (0x3U << GRF_IOFUNC_CON1_SPI1_IOMUX_SEL_SHIFT)               /* 0x00000C00 */
#define GRF_IOFUNC_CON1_RGMII_IOMUX_SEL_SHIFT              (12U)
#define GRF_IOFUNC_CON1_RGMII_IOMUX_SEL_MASK               (0x1U << GRF_IOFUNC_CON1_RGMII_IOMUX_SEL_SHIFT)              /* 0x00001000 */
#define GRF_IOFUNC_CON1_CAN_IOMUX_SEL_SHIFT                (13U)
#define GRF_IOFUNC_CON1_CAN_IOMUX_SEL_MASK                 (0x1U << GRF_IOFUNC_CON1_CAN_IOMUX_SEL_SHIFT)                /* 0x00002000 */
#define GRF_IOFUNC_CON1_JTAG_IOMUX_SEL_SHIFT               (15U)
#define GRF_IOFUNC_CON1_JTAG_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON1_JTAG_IOMUX_SEL_SHIFT)               /* 0x00008000 */
/* IOFUNC_CON2 */
#define GRF_IOFUNC_CON2_OFFSET                             (0x10268U)
#define GRF_IOFUNC_CON2_PWM8_IOMUX_SEL_SHIFT               (0U)
#define GRF_IOFUNC_CON2_PWM8_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON2_PWM8_IOMUX_SEL_SHIFT)               /* 0x00000001 */
#define GRF_IOFUNC_CON2_PWM9_IOMUX_SEL_SHIFT               (2U)
#define GRF_IOFUNC_CON2_PWM9_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON2_PWM9_IOMUX_SEL_SHIFT)               /* 0x00000004 */
#define GRF_IOFUNC_CON2_PWM10_IOMUX_SEL_SHIFT              (4U)
#define GRF_IOFUNC_CON2_PWM10_IOMUX_SEL_MASK               (0x1U << GRF_IOFUNC_CON2_PWM10_IOMUX_SEL_SHIFT)              /* 0x00000010 */
#define GRF_IOFUNC_CON2_PWM11_IOMUX_SEL_SHIFT              (6U)
#define GRF_IOFUNC_CON2_PWM11_IOMUX_SEL_MASK               (0x1U << GRF_IOFUNC_CON2_PWM11_IOMUX_SEL_SHIFT)              /* 0x00000040 */
#define GRF_IOFUNC_CON2_UART2_IOMUX_SEL_SHIFT              (8U)
#define GRF_IOFUNC_CON2_UART2_IOMUX_SEL_MASK               (0x1U << GRF_IOFUNC_CON2_UART2_IOMUX_SEL_SHIFT)              /* 0x00000100 */
#define GRF_IOFUNC_CON2_UART3_IOMUX_SEL_SHIFT              (10U)
#define GRF_IOFUNC_CON2_UART3_IOMUX_SEL_MASK               (0x3U << GRF_IOFUNC_CON2_UART3_IOMUX_SEL_SHIFT)              /* 0x00000C00 */
#define GRF_IOFUNC_CON2_UART4_IOMUX_SEL_SHIFT              (12U)
#define GRF_IOFUNC_CON2_UART4_IOMUX_SEL_MASK               (0x3U << GRF_IOFUNC_CON2_UART4_IOMUX_SEL_SHIFT)              /* 0x00003000 */
#define GRF_IOFUNC_CON2_UART5_IOMUX_SEL_SHIFT              (14U)
#define GRF_IOFUNC_CON2_UART5_IOMUX_SEL_MASK               (0x3U << GRF_IOFUNC_CON2_UART5_IOMUX_SEL_SHIFT)              /* 0x0000C000 */
/* IOFUNC_CON3 */
#define GRF_IOFUNC_CON3_OFFSET                             (0x1026CU)
#define GRF_IOFUNC_CON3_LCDC_BYPASS_SHIFT                  (0U)
#define GRF_IOFUNC_CON3_LCDC_BYPASS_MASK                   (0x1U << GRF_IOFUNC_CON3_LCDC_BYPASS_SHIFT)                  /* 0x00000001 */
#define GRF_IOFUNC_CON3_LCDC_DCLK_INV_SEL_SHIFT            (2U)
#define GRF_IOFUNC_CON3_LCDC_DCLK_INV_SEL_MASK             (0x1U << GRF_IOFUNC_CON3_LCDC_DCLK_INV_SEL_SHIFT)            /* 0x00000004 */
#define GRF_IOFUNC_CON3_FORCE_JTAG_SHIFT                   (4U)
#define GRF_IOFUNC_CON3_FORCE_JTAG_MASK                    (0x1U << GRF_IOFUNC_CON3_FORCE_JTAG_SHIFT)                   /* 0x00000010 */
#define GRF_IOFUNC_CON3_FORCE_JTAG_M1_SHIFT                (5U)
#define GRF_IOFUNC_CON3_FORCE_JTAG_M1_MASK                 (0x1U << GRF_IOFUNC_CON3_FORCE_JTAG_M1_SHIFT)                /* 0x00000020 */
#define GRF_IOFUNC_CON3_CIF_CSIPHY_SEL_SHIFT               (9U)
#define GRF_IOFUNC_CON3_CIF_CSIPHY_SEL_MASK                (0x1U << GRF_IOFUNC_CON3_CIF_CSIPHY_SEL_SHIFT)               /* 0x00000200 */
#define GRF_IOFUNC_CON3_ISP_CSIPHY_SEL_SHIFT               (10U)
#define GRF_IOFUNC_CON3_ISP_CSIPHY_SEL_MASK                (0x1U << GRF_IOFUNC_CON3_ISP_CSIPHY_SEL_SHIFT)               /* 0x00000400 */
#define GRF_IOFUNC_CON3_CIFLITE_CSIPHY_SEL_SHIFT           (11U)
#define GRF_IOFUNC_CON3_CIFLITE_CSIPHY_SEL_MASK            (0x1U << GRF_IOFUNC_CON3_CIFLITE_CSIPHY_SEL_SHIFT)           /* 0x00000800 */
#define GRF_IOFUNC_CON3_I2S0_MCLK_TX_IOE__SHIFT            (12U)
#define GRF_IOFUNC_CON3_I2S0_MCLK_TX_IOE__MASK             (0x1U << GRF_IOFUNC_CON3_I2S0_MCLK_TX_IOE__SHIFT)            /* 0x00001000 */
#define GRF_IOFUNC_CON3_I2S0_MCLK_RX_IOE__SHIFT            (13U)
#define GRF_IOFUNC_CON3_I2S0_MCLK_RX_IOE__MASK             (0x1U << GRF_IOFUNC_CON3_I2S0_MCLK_RX_IOE__SHIFT)            /* 0x00002000 */
#define GRF_IOFUNC_CON3_I2S1_MCLK_IOE__SHIFT               (14U)
#define GRF_IOFUNC_CON3_I2S1_MCLK_IOE__MASK                (0x1U << GRF_IOFUNC_CON3_I2S1_MCLK_IOE__SHIFT)               /* 0x00004000 */
#define GRF_IOFUNC_CON3_I2S2_MCLK_IOE__SHIFT               (15U)
#define GRF_IOFUNC_CON3_I2S2_MCLK_IOE__MASK                (0x1U << GRF_IOFUNC_CON3_I2S2_MCLK_IOE__SHIFT)               /* 0x00008000 */
/* USBPHY0_CFG_CON */
#define GRF_USBPHY0_CFG_CON_OFFSET                         (0x10270U)
#define GRF_USBPHY0_CFG_CON_CFG_WREN_SHIFT                 (0U)
#define GRF_USBPHY0_CFG_CON_CFG_WREN_MASK                  (0x1U << GRF_USBPHY0_CFG_CON_CFG_WREN_SHIFT)                 /* 0x00000001 */
#define GRF_USBPHY0_CFG_CON_CFG_RDEN_SHIFT                 (1U)
#define GRF_USBPHY0_CFG_CON_CFG_RDEN_MASK                  (0x1U << GRF_USBPHY0_CFG_CON_CFG_RDEN_SHIFT)                 /* 0x00000002 */
#define GRF_USBPHY0_CFG_CON_SEL_APB_SHIFT                  (2U)
#define GRF_USBPHY0_CFG_CON_SEL_APB_MASK                   (0x1U << GRF_USBPHY0_CFG_CON_SEL_APB_SHIFT)                  /* 0x00000004 */
/* USBPHY0_CFG_ADDRIN */
#define GRF_USBPHY0_CFG_ADDRIN_OFFSET                      (0x10274U)
#define GRF_USBPHY0_CFG_ADDRIN_CFG_ADDR_SHIFT              (0U)
#define GRF_USBPHY0_CFG_ADDRIN_CFG_ADDR_MASK               (0xFFFFU << GRF_USBPHY0_CFG_ADDRIN_CFG_ADDR_SHIFT)           /* 0x0000FFFF */
/* USBPHY0_CFG_ADDROUT */
#define GRF_USBPHY0_CFG_ADDROUT_OFFSET                     (0x10278U)
#define GRF_USBPHY0_CFG_ADDROUT_CFG_ADDR_SHIFT             (0U)
#define GRF_USBPHY0_CFG_ADDROUT_CFG_ADDR_MASK              (0xFFFFU << GRF_USBPHY0_CFG_ADDROUT_CFG_ADDR_SHIFT)          /* 0x0000FFFF */
/* USBPHY0_CFG_DLY_CON */
#define GRF_USBPHY0_CFG_DLY_CON_OFFSET                     (0x1027CU)
#define GRF_USBPHY0_CFG_DLY_CON_RDEN_CNT_SHIFT             (0U)
#define GRF_USBPHY0_CFG_DLY_CON_RDEN_CNT_MASK              (0xFU << GRF_USBPHY0_CFG_DLY_CON_RDEN_CNT_SHIFT)             /* 0x0000000F */
#define GRF_USBPHY0_CFG_DLY_CON_PRDY_CNT_SHIFT             (4U)
#define GRF_USBPHY0_CFG_DLY_CON_PRDY_CNT_MASK              (0xFU << GRF_USBPHY0_CFG_DLY_CON_PRDY_CNT_SHIFT)             /* 0x000000F0 */
/* USBPHY1_CFG_CON */
#define GRF_USBPHY1_CFG_CON_OFFSET                         (0x10280U)
#define GRF_USBPHY1_CFG_CON_CFG_WREN_SHIFT                 (0U)
#define GRF_USBPHY1_CFG_CON_CFG_WREN_MASK                  (0x1U << GRF_USBPHY1_CFG_CON_CFG_WREN_SHIFT)                 /* 0x00000001 */
#define GRF_USBPHY1_CFG_CON_CFG_RDEN_SHIFT                 (1U)
#define GRF_USBPHY1_CFG_CON_CFG_RDEN_MASK                  (0x1U << GRF_USBPHY1_CFG_CON_CFG_RDEN_SHIFT)                 /* 0x00000002 */
#define GRF_USBPHY1_CFG_CON_SEL_APB_SHIFT                  (2U)
#define GRF_USBPHY1_CFG_CON_SEL_APB_MASK                   (0x1U << GRF_USBPHY1_CFG_CON_SEL_APB_SHIFT)                  /* 0x00000004 */
/* USBPHY1_CFG_ADDRIN */
#define GRF_USBPHY1_CFG_ADDRIN_OFFSET                      (0x10284U)
#define GRF_USBPHY1_CFG_ADDRIN_CFG_ADDR_SHIFT              (0U)
#define GRF_USBPHY1_CFG_ADDRIN_CFG_ADDR_MASK               (0xFFFFU << GRF_USBPHY1_CFG_ADDRIN_CFG_ADDR_SHIFT)           /* 0x0000FFFF */
/* USBPHY1_CFG_ADDROUT */
#define GRF_USBPHY1_CFG_ADDROUT_OFFSET                     (0x10288U)
#define GRF_USBPHY1_CFG_ADDROUT_CFG_ADDR_SHIFT             (0U)
#define GRF_USBPHY1_CFG_ADDROUT_CFG_ADDR_MASK              (0xFFFFU << GRF_USBPHY1_CFG_ADDROUT_CFG_ADDR_SHIFT)          /* 0x0000FFFF */
/* USBPHY1_CFG_DLY_CON */
#define GRF_USBPHY1_CFG_DLY_CON_OFFSET                     (0x1028CU)
#define GRF_USBPHY1_CFG_DLY_CON_RDEN_CNT_SHIFT             (0U)
#define GRF_USBPHY1_CFG_DLY_CON_RDEN_CNT_MASK              (0xFU << GRF_USBPHY1_CFG_DLY_CON_RDEN_CNT_SHIFT)             /* 0x0000000F */
#define GRF_USBPHY1_CFG_DLY_CON_PRDY_CNT_SHIFT             (4U)
#define GRF_USBPHY1_CFG_DLY_CON_PRDY_CNT_MASK              (0xFU << GRF_USBPHY1_CFG_DLY_CON_PRDY_CNT_SHIFT)             /* 0x000000F0 */
/* USB_SIG_DETECT_CON */
#define GRF_USB_SIG_DETECT_CON_OFFSET                      (0x10300U)
#define GRF_USB_SIG_DETECT_CON_OTG_LINESTATE_IRQ_EN_SHIFT  (0U)
#define GRF_USB_SIG_DETECT_CON_OTG_LINESTATE_IRQ_EN_MASK   (0x1U << GRF_USB_SIG_DETECT_CON_OTG_LINESTATE_IRQ_EN_SHIFT)  /* 0x00000001 */
#define GRF_USB_SIG_DETECT_CON_HOST_LINESTATE_IRQ_EN_SHIFT (1U)
#define GRF_USB_SIG_DETECT_CON_HOST_LINESTATE_IRQ_EN_MASK  (0x1U << GRF_USB_SIG_DETECT_CON_HOST_LINESTATE_IRQ_EN_SHIFT) /* 0x00000002 */
#define GRF_USB_SIG_DETECT_CON_OTG_BVALID_RISE_IRQ_EN_SHIFT (2U)
#define GRF_USB_SIG_DETECT_CON_OTG_BVALID_RISE_IRQ_EN_MASK (0x1U << GRF_USB_SIG_DETECT_CON_OTG_BVALID_RISE_IRQ_EN_SHIFT) /* 0x00000004 */
#define GRF_USB_SIG_DETECT_CON_OTG_BVALID_FALL_IRQ_EN_SHIFT (3U)
#define GRF_USB_SIG_DETECT_CON_OTG_BVALID_FALL_IRQ_EN_MASK (0x1U << GRF_USB_SIG_DETECT_CON_OTG_BVALID_FALL_IRQ_EN_SHIFT) /* 0x00000008 */
#define GRF_USB_SIG_DETECT_CON_OTG_ID_RISE_IRQ_EN_SHIFT    (4U)
#define GRF_USB_SIG_DETECT_CON_OTG_ID_RISE_IRQ_EN_MASK     (0x1U << GRF_USB_SIG_DETECT_CON_OTG_ID_RISE_IRQ_EN_SHIFT)    /* 0x00000010 */
#define GRF_USB_SIG_DETECT_CON_OTG_ID_FALL_IRQ_EN_SHIFT    (5U)
#define GRF_USB_SIG_DETECT_CON_OTG_ID_FALL_IRQ_EN_MASK     (0x1U << GRF_USB_SIG_DETECT_CON_OTG_ID_FALL_IRQ_EN_SHIFT)    /* 0x00000020 */
#define GRF_USB_SIG_DETECT_CON_OTG_DISCONNECT_RISE_IRQ_EN_SHIFT (6U)
#define GRF_USB_SIG_DETECT_CON_OTG_DISCONNECT_RISE_IRQ_EN_MASK (0x1U << GRF_USB_SIG_DETECT_CON_OTG_DISCONNECT_RISE_IRQ_EN_SHIFT) /* 0x00000040 */
#define GRF_USB_SIG_DETECT_CON_OTG_DISCONNECT_FALL_IRQ_EN_SHIFT (7U)
#define GRF_USB_SIG_DETECT_CON_OTG_DISCONNECT_FALL_IRQ_EN_MASK (0x1U << GRF_USB_SIG_DETECT_CON_OTG_DISCONNECT_FALL_IRQ_EN_SHIFT) /* 0x00000080 */
#define GRF_USB_SIG_DETECT_CON_HOST_DISCONNECT_RISE_IRQ_EN_SHIFT (8U)
#define GRF_USB_SIG_DETECT_CON_HOST_DISCONNECT_RISE_IRQ_EN_MASK (0x1U << GRF_USB_SIG_DETECT_CON_HOST_DISCONNECT_RISE_IRQ_EN_SHIFT) /* 0x00000100 */
#define GRF_USB_SIG_DETECT_CON_HOST_DISCONNECT_FALL_IRQ_EN_SHIFT (9U)
#define GRF_USB_SIG_DETECT_CON_HOST_DISCONNECT_FALL_IRQ_EN_MASK (0x1U << GRF_USB_SIG_DETECT_CON_HOST_DISCONNECT_FALL_IRQ_EN_SHIFT) /* 0x00000200 */
/* USB_SIG_DETECT_STATUS */
#define GRF_USB_SIG_DETECT_STATUS_OFFSET                   (0x10304U)
#define GRF_USB_SIG_DETECT_STATUS_OTG_LINESTATE_IRQ_SHIFT  (0U)
#define GRF_USB_SIG_DETECT_STATUS_OTG_LINESTATE_IRQ_MASK   (0x1U << GRF_USB_SIG_DETECT_STATUS_OTG_LINESTATE_IRQ_SHIFT)  /* 0x00000001 */
#define GRF_USB_SIG_DETECT_STATUS_HOST_LINESTATE_IRQ_SHIFT (1U)
#define GRF_USB_SIG_DETECT_STATUS_HOST_LINESTATE_IRQ_MASK  (0x1U << GRF_USB_SIG_DETECT_STATUS_HOST_LINESTATE_IRQ_SHIFT) /* 0x00000002 */
#define GRF_USB_SIG_DETECT_STATUS_OTG_BVALID_RISE_IRQ_SHIFT (2U)
#define GRF_USB_SIG_DETECT_STATUS_OTG_BVALID_RISE_IRQ_MASK (0x1U << GRF_USB_SIG_DETECT_STATUS_OTG_BVALID_RISE_IRQ_SHIFT) /* 0x00000004 */
#define GRF_USB_SIG_DETECT_STATUS_OTG_BVALID_FALL_IRQ_SHIFT (3U)
#define GRF_USB_SIG_DETECT_STATUS_OTG_BVALID_FALL_IRQ_MASK (0x1U << GRF_USB_SIG_DETECT_STATUS_OTG_BVALID_FALL_IRQ_SHIFT) /* 0x00000008 */
#define GRF_USB_SIG_DETECT_STATUS_OTG_ID_RISE_IRQ_SHIFT    (4U)
#define GRF_USB_SIG_DETECT_STATUS_OTG_ID_RISE_IRQ_MASK     (0x1U << GRF_USB_SIG_DETECT_STATUS_OTG_ID_RISE_IRQ_SHIFT)    /* 0x00000010 */
#define GRF_USB_SIG_DETECT_STATUS_OTG_ID_FALL_IRQ_SHIFT    (5U)
#define GRF_USB_SIG_DETECT_STATUS_OTG_ID_FALL_IRQ_MASK     (0x1U << GRF_USB_SIG_DETECT_STATUS_OTG_ID_FALL_IRQ_SHIFT)    /* 0x00000020 */
#define GRF_USB_SIG_DETECT_STATUS_OTG_DISCONNECT_RISE_IRQ_SHIFT (6U)
#define GRF_USB_SIG_DETECT_STATUS_OTG_DISCONNECT_RISE_IRQ_MASK (0x1U << GRF_USB_SIG_DETECT_STATUS_OTG_DISCONNECT_RISE_IRQ_SHIFT) /* 0x00000040 */
#define GRF_USB_SIG_DETECT_STATUS_OTG_DISCONNECT_FALL_IRQ_SHIFT (7U)
#define GRF_USB_SIG_DETECT_STATUS_OTG_DISCONNECT_FALL_IRQ_MASK (0x1U << GRF_USB_SIG_DETECT_STATUS_OTG_DISCONNECT_FALL_IRQ_SHIFT) /* 0x00000080 */
#define GRF_USB_SIG_DETECT_STATUS_HOST_DISCONNECT_RISE_IRQ_SHIFT (8U)
#define GRF_USB_SIG_DETECT_STATUS_HOST_DISCONNECT_RISE_IRQ_MASK (0x1U << GRF_USB_SIG_DETECT_STATUS_HOST_DISCONNECT_RISE_IRQ_SHIFT) /* 0x00000100 */
#define GRF_USB_SIG_DETECT_STATUS_HOST_DISCONNECT_FALL_IRQ_SHIFT (9U)
#define GRF_USB_SIG_DETECT_STATUS_HOST_DISCONNECT_FALL_IRQ_MASK (0x1U << GRF_USB_SIG_DETECT_STATUS_HOST_DISCONNECT_FALL_IRQ_SHIFT) /* 0x00000200 */
/* USB_SIG_DETECT_CLR */
#define GRF_USB_SIG_DETECT_CLR_OFFSET                      (0x10308U)
#define GRF_USB_SIG_DETECT_CLR_OTG_LINESTATE_IRQ_CLR_SHIFT (0U)
#define GRF_USB_SIG_DETECT_CLR_OTG_LINESTATE_IRQ_CLR_MASK  (0x1U << GRF_USB_SIG_DETECT_CLR_OTG_LINESTATE_IRQ_CLR_SHIFT) /* 0x00000001 */
#define GRF_USB_SIG_DETECT_CLR_HOST_LINESTATE_IRQ_CLR_SHIFT (1U)
#define GRF_USB_SIG_DETECT_CLR_HOST_LINESTATE_IRQ_CLR_MASK (0x1U << GRF_USB_SIG_DETECT_CLR_HOST_LINESTATE_IRQ_CLR_SHIFT) /* 0x00000002 */
#define GRF_USB_SIG_DETECT_CLR_OTG_BVALID_RISE_IRQ_CLR_SHIFT (2U)
#define GRF_USB_SIG_DETECT_CLR_OTG_BVALID_RISE_IRQ_CLR_MASK (0x1U << GRF_USB_SIG_DETECT_CLR_OTG_BVALID_RISE_IRQ_CLR_SHIFT) /* 0x00000004 */
#define GRF_USB_SIG_DETECT_CLR_OTG_BVALID_FALL_IRQ_CLR_SHIFT (3U)
#define GRF_USB_SIG_DETECT_CLR_OTG_BVALID_FALL_IRQ_CLR_MASK (0x1U << GRF_USB_SIG_DETECT_CLR_OTG_BVALID_FALL_IRQ_CLR_SHIFT) /* 0x00000008 */
#define GRF_USB_SIG_DETECT_CLR_OTG_ID_RISE_IRQ_CLR_SHIFT   (4U)
#define GRF_USB_SIG_DETECT_CLR_OTG_ID_RISE_IRQ_CLR_MASK    (0x1U << GRF_USB_SIG_DETECT_CLR_OTG_ID_RISE_IRQ_CLR_SHIFT)   /* 0x00000010 */
#define GRF_USB_SIG_DETECT_CLR_OTG_ID_FALL_IRQ_CLR_SHIFT   (5U)
#define GRF_USB_SIG_DETECT_CLR_OTG_ID_FALL_IRQ_CLR_MASK    (0x1U << GRF_USB_SIG_DETECT_CLR_OTG_ID_FALL_IRQ_CLR_SHIFT)   /* 0x00000020 */
#define GRF_USB_SIG_DETECT_CLR_OTG_DISCONNECT_RISE_IRQ_CLR_SHIFT (6U)
#define GRF_USB_SIG_DETECT_CLR_OTG_DISCONNECT_RISE_IRQ_CLR_MASK (0x1U << GRF_USB_SIG_DETECT_CLR_OTG_DISCONNECT_RISE_IRQ_CLR_SHIFT) /* 0x00000040 */
#define GRF_USB_SIG_DETECT_CLR_OTG_DISCONNECT_FALL_IRQ_CLR_SHIFT (7U)
#define GRF_USB_SIG_DETECT_CLR_OTG_DISCONNECT_FALL_IRQ_CLR_MASK (0x1U << GRF_USB_SIG_DETECT_CLR_OTG_DISCONNECT_FALL_IRQ_CLR_SHIFT) /* 0x00000080 */
#define GRF_USB_SIG_DETECT_CLR_HOST_DISCONNECT_RISE_IRQ_CLR_SHIFT (8U)
#define GRF_USB_SIG_DETECT_CLR_HOST_DISCONNECT_RISE_IRQ_CLR_MASK (0x1U << GRF_USB_SIG_DETECT_CLR_HOST_DISCONNECT_RISE_IRQ_CLR_SHIFT) /* 0x00000100 */
#define GRF_USB_SIG_DETECT_CLR_HOST_DISCONNECT_FALL_IRQ_CLR_SHIFT (9U)
#define GRF_USB_SIG_DETECT_CLR_HOST_DISCONNECT_FALL_IRQ_CLR_MASK (0x1U << GRF_USB_SIG_DETECT_CLR_HOST_DISCONNECT_FALL_IRQ_CLR_SHIFT) /* 0x00000200 */
/* USB_LINESTATE_CON */
#define GRF_USB_LINESTATE_CON_OFFSET                       (0x10310U)
#define GRF_USB_LINESTATE_CON_LINESTATE_DETECT_CON_SHIFT   (0U)
#define GRF_USB_LINESTATE_CON_LINESTATE_DETECT_CON_MASK    (0xFFFFFU << GRF_USB_LINESTATE_CON_LINESTATE_DETECT_CON_SHIFT) /* 0x000FFFFF */
/* USB_DISCONNECT_CON */
#define GRF_USB_DISCONNECT_CON_OFFSET                      (0x10314U)
#define GRF_USB_DISCONNECT_CON_DISCONNECT_DETECT_CON_SHIFT (0U)
#define GRF_USB_DISCONNECT_CON_DISCONNECT_DETECT_CON_MASK  (0xFFFFFU << GRF_USB_DISCONNECT_CON_DISCONNECT_DETECT_CON_SHIFT) /* 0x000FFFFF */
/* USB_BVALID_CON */
#define GRF_USB_BVALID_CON_OFFSET                          (0x10318U)
#define GRF_USB_BVALID_CON_GRF_BVALID_DETECT_CON_SHIFT     (0U)
#define GRF_USB_BVALID_CON_GRF_BVALID_DETECT_CON_MASK      (0xFFFFFU << GRF_USB_BVALID_CON_GRF_BVALID_DETECT_CON_SHIFT) /* 0x000FFFFF */
/* USB_ID_CON */
#define GRF_USB_ID_CON_OFFSET                              (0x1031CU)
#define GRF_USB_ID_CON_GRF_ID_DETECT_CON_SHIFT             (0U)
#define GRF_USB_ID_CON_GRF_ID_DETECT_CON_MASK              (0xFFFFFFFU << GRF_USB_ID_CON_GRF_ID_DETECT_CON_SHIFT)       /* 0x0FFFFFFF */
/* GPIO0A_IOMUX_L */
#define GRF_GPIO0A_IOMUX_L_OFFSET                          (0x20000U)
#define GRF_GPIO0A_IOMUX_L_GPIO0A0_SEL_SHIFT               (0U)
#define GRF_GPIO0A_IOMUX_L_GPIO0A0_SEL_MASK                (0x7U << GRF_GPIO0A_IOMUX_L_GPIO0A0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO0A_IOMUX_L_GPIO0A1_SEL_SHIFT               (4U)
#define GRF_GPIO0A_IOMUX_L_GPIO0A1_SEL_MASK                (0x7U << GRF_GPIO0A_IOMUX_L_GPIO0A1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO0A_IOMUX_L_GPIO0A2_SEL_SHIFT               (8U)
#define GRF_GPIO0A_IOMUX_L_GPIO0A2_SEL_MASK                (0x7U << GRF_GPIO0A_IOMUX_L_GPIO0A2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO0A_IOMUX_L_GPIO0A3_SEL_SHIFT               (12U)
#define GRF_GPIO0A_IOMUX_L_GPIO0A3_SEL_MASK                (0x7U << GRF_GPIO0A_IOMUX_L_GPIO0A3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO0A_IOMUX_H */
#define GRF_GPIO0A_IOMUX_H_OFFSET                          (0x20004U)
#define GRF_GPIO0A_IOMUX_H_GPIO0A4_SEL_SHIFT               (0U)
#define GRF_GPIO0A_IOMUX_H_GPIO0A4_SEL_MASK                (0x7U << GRF_GPIO0A_IOMUX_H_GPIO0A4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO0A_IOMUX_H_GPIO0A5_SEL_SHIFT               (4U)
#define GRF_GPIO0A_IOMUX_H_GPIO0A5_SEL_MASK                (0x7U << GRF_GPIO0A_IOMUX_H_GPIO0A5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO0A_IOMUX_H_GPIO0A6_SEL_SHIFT               (8U)
#define GRF_GPIO0A_IOMUX_H_GPIO0A6_SEL_MASK                (0x7U << GRF_GPIO0A_IOMUX_H_GPIO0A6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO0A_IOMUX_H_GPIO0A7_SEL_SHIFT               (12U)
#define GRF_GPIO0A_IOMUX_H_GPIO0A7_SEL_MASK                (0x7U << GRF_GPIO0A_IOMUX_H_GPIO0A7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO0B_IOMUX_L */
#define GRF_GPIO0B_IOMUX_L_OFFSET                          (0x20008U)
#define GRF_GPIO0B_IOMUX_L_GPIO0B0_SEL_SHIFT               (0U)
#define GRF_GPIO0B_IOMUX_L_GPIO0B0_SEL_MASK                (0x7U << GRF_GPIO0B_IOMUX_L_GPIO0B0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO0B_IOMUX_L_GPIO0B1_SEL_SHIFT               (4U)
#define GRF_GPIO0B_IOMUX_L_GPIO0B1_SEL_MASK                (0x7U << GRF_GPIO0B_IOMUX_L_GPIO0B1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO0B_IOMUX_L_GPIO0B2_SEL_SHIFT               (8U)
#define GRF_GPIO0B_IOMUX_L_GPIO0B2_SEL_MASK                (0x7U << GRF_GPIO0B_IOMUX_L_GPIO0B2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO0B_IOMUX_L_GPIO0B3_SEL_SHIFT               (12U)
#define GRF_GPIO0B_IOMUX_L_GPIO0B3_SEL_MASK                (0x7U << GRF_GPIO0B_IOMUX_L_GPIO0B3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO0B_IOMUX_H */
#define GRF_GPIO0B_IOMUX_H_OFFSET                          (0x2000CU)
#define GRF_GPIO0B_IOMUX_H_GPIO0B4_SEL_SHIFT               (0U)
#define GRF_GPIO0B_IOMUX_H_GPIO0B4_SEL_MASK                (0x7U << GRF_GPIO0B_IOMUX_H_GPIO0B4_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO0B_IOMUX_H_GPIO0B5_SEL_SHIFT               (4U)
#define GRF_GPIO0B_IOMUX_H_GPIO0B5_SEL_MASK                (0x7U << GRF_GPIO0B_IOMUX_H_GPIO0B5_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO0B_IOMUX_H_GPIO0B6_SEL_SHIFT               (8U)
#define GRF_GPIO0B_IOMUX_H_GPIO0B6_SEL_MASK                (0x7U << GRF_GPIO0B_IOMUX_H_GPIO0B6_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO0B_IOMUX_H_GPIO0B7_SEL_SHIFT               (12U)
#define GRF_GPIO0B_IOMUX_H_GPIO0B7_SEL_MASK                (0x7U << GRF_GPIO0B_IOMUX_H_GPIO0B7_SEL_SHIFT)               /* 0x00007000 */
/* GPIO0C_IOMUX_L */
#define GRF_GPIO0C_IOMUX_L_OFFSET                          (0x20010U)
#define GRF_GPIO0C_IOMUX_L_GPIO0C0_SEL_SHIFT               (0U)
#define GRF_GPIO0C_IOMUX_L_GPIO0C0_SEL_MASK                (0x7U << GRF_GPIO0C_IOMUX_L_GPIO0C0_SEL_SHIFT)               /* 0x00000007 */
#define GRF_GPIO0C_IOMUX_L_GPIO0C1_SEL_SHIFT               (4U)
#define GRF_GPIO0C_IOMUX_L_GPIO0C1_SEL_MASK                (0x7U << GRF_GPIO0C_IOMUX_L_GPIO0C1_SEL_SHIFT)               /* 0x00000070 */
#define GRF_GPIO0C_IOMUX_L_GPIO0C2_SEL_SHIFT               (8U)
#define GRF_GPIO0C_IOMUX_L_GPIO0C2_SEL_MASK                (0x7U << GRF_GPIO0C_IOMUX_L_GPIO0C2_SEL_SHIFT)               /* 0x00000700 */
#define GRF_GPIO0C_IOMUX_L_GPIO0C3_SEL_SHIFT               (12U)
#define GRF_GPIO0C_IOMUX_L_GPIO0C3_SEL_MASK                (0x7U << GRF_GPIO0C_IOMUX_L_GPIO0C3_SEL_SHIFT)               /* 0x00007000 */
/* GPIO0A_DS_L */
#define GRF_GPIO0A_DS_L_OFFSET                             (0x20020U)
#define GRF_GPIO0A_DS_L_GPIO0A0_DS_SHIFT                   (0U)
#define GRF_GPIO0A_DS_L_GPIO0A0_DS_MASK                    (0xFU << GRF_GPIO0A_DS_L_GPIO0A0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO0A_DS_L_GPIO0A1_DS_SHIFT                   (4U)
#define GRF_GPIO0A_DS_L_GPIO0A1_DS_MASK                    (0xFU << GRF_GPIO0A_DS_L_GPIO0A1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO0A_DS_L_GPIO0A2_DS_SHIFT                   (8U)
#define GRF_GPIO0A_DS_L_GPIO0A2_DS_MASK                    (0xFU << GRF_GPIO0A_DS_L_GPIO0A2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO0A_DS_L_GPIO0A3_DS_SHIFT                   (12U)
#define GRF_GPIO0A_DS_L_GPIO0A3_DS_MASK                    (0xFU << GRF_GPIO0A_DS_L_GPIO0A3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO0A_DS_H */
#define GRF_GPIO0A_DS_H_OFFSET                             (0x20024U)
#define GRF_GPIO0A_DS_H_GPIO0A4_DS_SHIFT                   (0U)
#define GRF_GPIO0A_DS_H_GPIO0A4_DS_MASK                    (0xFU << GRF_GPIO0A_DS_H_GPIO0A4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO0A_DS_H_GPIO0A5_DS_SHIFT                   (4U)
#define GRF_GPIO0A_DS_H_GPIO0A5_DS_MASK                    (0xFU << GRF_GPIO0A_DS_H_GPIO0A5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO0A_DS_H_GPIO0A6_DS_SHIFT                   (8U)
#define GRF_GPIO0A_DS_H_GPIO0A6_DS_MASK                    (0xFU << GRF_GPIO0A_DS_H_GPIO0A6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO0A_DS_H_GPIO0A7_DS_SHIFT                   (12U)
#define GRF_GPIO0A_DS_H_GPIO0A7_DS_MASK                    (0xFU << GRF_GPIO0A_DS_H_GPIO0A7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO0B_DS_L */
#define GRF_GPIO0B_DS_L_OFFSET                             (0x20028U)
#define GRF_GPIO0B_DS_L_GPIO0B0_DS_SHIFT                   (0U)
#define GRF_GPIO0B_DS_L_GPIO0B0_DS_MASK                    (0xFU << GRF_GPIO0B_DS_L_GPIO0B0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO0B_DS_L_GPIO0B1_DS_SHIFT                   (4U)
#define GRF_GPIO0B_DS_L_GPIO0B1_DS_MASK                    (0xFU << GRF_GPIO0B_DS_L_GPIO0B1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO0B_DS_L_GPIO0B2_DS_SHIFT                   (8U)
#define GRF_GPIO0B_DS_L_GPIO0B2_DS_MASK                    (0xFU << GRF_GPIO0B_DS_L_GPIO0B2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO0B_DS_L_GPIO0B3_DS_SHIFT                   (12U)
#define GRF_GPIO0B_DS_L_GPIO0B3_DS_MASK                    (0xFU << GRF_GPIO0B_DS_L_GPIO0B3_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO0B_DS_H */
#define GRF_GPIO0B_DS_H_OFFSET                             (0x2002CU)
#define GRF_GPIO0B_DS_H_GPIO0B4_DS_SHIFT                   (0U)
#define GRF_GPIO0B_DS_H_GPIO0B4_DS_MASK                    (0xFU << GRF_GPIO0B_DS_H_GPIO0B4_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO0B_DS_H_GPIO0B5_DS_SHIFT                   (4U)
#define GRF_GPIO0B_DS_H_GPIO0B5_DS_MASK                    (0xFU << GRF_GPIO0B_DS_H_GPIO0B5_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO0B_DS_H_GPIO0B6_DS_SHIFT                   (8U)
#define GRF_GPIO0B_DS_H_GPIO0B6_DS_MASK                    (0xFU << GRF_GPIO0B_DS_H_GPIO0B6_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO0B_DS_H_GPIO0B7_DS_SHIFT                   (12U)
#define GRF_GPIO0B_DS_H_GPIO0B7_DS_MASK                    (0xFU << GRF_GPIO0B_DS_H_GPIO0B7_DS_SHIFT)                   /* 0x0000F000 */
/* GPIO0C_DS_L */
#define GRF_GPIO0C_DS_L_OFFSET                             (0x20030U)
#define GRF_GPIO0C_DS_L_GPIO0C0_DS_SHIFT                   (0U)
#define GRF_GPIO0C_DS_L_GPIO0C0_DS_MASK                    (0xFU << GRF_GPIO0C_DS_L_GPIO0C0_DS_SHIFT)                   /* 0x0000000F */
#define GRF_GPIO0C_DS_L_GPIO0C1_DS_SHIFT                   (4U)
#define GRF_GPIO0C_DS_L_GPIO0C1_DS_MASK                    (0xFU << GRF_GPIO0C_DS_L_GPIO0C1_DS_SHIFT)                   /* 0x000000F0 */
#define GRF_GPIO0C_DS_L_GPIO0C2_DS_SHIFT                   (8U)
#define GRF_GPIO0C_DS_L_GPIO0C2_DS_MASK                    (0xFU << GRF_GPIO0C_DS_L_GPIO0C2_DS_SHIFT)                   /* 0x00000F00 */
#define GRF_GPIO0C_DS_L_GPIO0C3_DS_SHIFT                   (12U)
#define GRF_GPIO0C_DS_L_GPIO0C3_DS_MASK                    (0xFU << GRF_GPIO0C_DS_L_GPIO0C3_DS_SHIFT)                   /* 0x0000F000 */
/* OSC_DS */
#define GRF_OSC_DS_OFFSET                                  (0x20034U)
#define GRF_OSC_DS_OSC_DS_SHIFT                            (0U)
#define GRF_OSC_DS_OSC_DS_MASK                             (0x3U << GRF_OSC_DS_OSC_DS_SHIFT)                            /* 0x00000003 */
/* GPIO0A_P */
#define GRF_GPIO0A_P_OFFSET                                (0x20040U)
#define GRF_GPIO0A_P_GPIO0A0_P_SHIFT                       (0U)
#define GRF_GPIO0A_P_GPIO0A0_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO0A_P_GPIO0A1_P_SHIFT                       (2U)
#define GRF_GPIO0A_P_GPIO0A1_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO0A_P_GPIO0A2_P_SHIFT                       (4U)
#define GRF_GPIO0A_P_GPIO0A2_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO0A_P_GPIO0A3_P_SHIFT                       (6U)
#define GRF_GPIO0A_P_GPIO0A3_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO0A_P_GPIO0A4_P_SHIFT                       (8U)
#define GRF_GPIO0A_P_GPIO0A4_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO0A_P_GPIO0A5_P_SHIFT                       (10U)
#define GRF_GPIO0A_P_GPIO0A5_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO0A_P_GPIO0A6_P_SHIFT                       (12U)
#define GRF_GPIO0A_P_GPIO0A6_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO0A_P_GPIO0A7_P_SHIFT                       (14U)
#define GRF_GPIO0A_P_GPIO0A7_P_MASK                        (0x3U << GRF_GPIO0A_P_GPIO0A7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO0B_P */
#define GRF_GPIO0B_P_OFFSET                                (0x20044U)
#define GRF_GPIO0B_P_GPIO0B0_P_SHIFT                       (0U)
#define GRF_GPIO0B_P_GPIO0B0_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B0_P_SHIFT)                       /* 0x00000003 */
#define GRF_GPIO0B_P_GPIO0B1_P_SHIFT                       (2U)
#define GRF_GPIO0B_P_GPIO0B1_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B1_P_SHIFT)                       /* 0x0000000C */
#define GRF_GPIO0B_P_GPIO0B2_P_SHIFT                       (4U)
#define GRF_GPIO0B_P_GPIO0B2_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B2_P_SHIFT)                       /* 0x00000030 */
#define GRF_GPIO0B_P_GPIO0B3_P_SHIFT                       (6U)
#define GRF_GPIO0B_P_GPIO0B3_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B3_P_SHIFT)                       /* 0x000000C0 */
#define GRF_GPIO0B_P_GPIO0B4_P_SHIFT                       (8U)
#define GRF_GPIO0B_P_GPIO0B4_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B4_P_SHIFT)                       /* 0x00000300 */
#define GRF_GPIO0B_P_GPIO0B5_P_SHIFT                       (10U)
#define GRF_GPIO0B_P_GPIO0B5_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B5_P_SHIFT)                       /* 0x00000C00 */
#define GRF_GPIO0B_P_GPIO0B6_P_SHIFT                       (12U)
#define GRF_GPIO0B_P_GPIO0B6_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B6_P_SHIFT)                       /* 0x00003000 */
#define GRF_GPIO0B_P_GPIO0B7_P_SHIFT                       (14U)
#define GRF_GPIO0B_P_GPIO0B7_P_MASK                        (0x3U << GRF_GPIO0B_P_GPIO0B7_P_SHIFT)                       /* 0x0000C000 */
/* GPIO0C_P_L */
#define GRF_GPIO0C_P_L_OFFSET                              (0x20048U)
#define GRF_GPIO0C_P_L_GPIO0C0_P_SHIFT                     (0U)
#define GRF_GPIO0C_P_L_GPIO0C0_P_MASK                      (0x3U << GRF_GPIO0C_P_L_GPIO0C0_P_SHIFT)                     /* 0x00000003 */
#define GRF_GPIO0C_P_L_GPIO0C1_P_SHIFT                     (2U)
#define GRF_GPIO0C_P_L_GPIO0C1_P_MASK                      (0x3U << GRF_GPIO0C_P_L_GPIO0C1_P_SHIFT)                     /* 0x0000000C */
#define GRF_GPIO0C_P_L_GPIO0C2_P_SHIFT                     (4U)
#define GRF_GPIO0C_P_L_GPIO0C2_P_MASK                      (0x3U << GRF_GPIO0C_P_L_GPIO0C2_P_SHIFT)                     /* 0x00000030 */
#define GRF_GPIO0C_P_L_GPIO0C3_P_SHIFT                     (6U)
#define GRF_GPIO0C_P_L_GPIO0C3_P_MASK                      (0x3U << GRF_GPIO0C_P_L_GPIO0C3_P_SHIFT)                     /* 0x000000C0 */
/* GPIO0A_IE */
#define GRF_GPIO0A_IE_OFFSET                               (0x20050U)
#define GRF_GPIO0A_IE_GPIO0A0_IE_SHIFT                     (0U)
#define GRF_GPIO0A_IE_GPIO0A0_IE_MASK                      (0x1U << GRF_GPIO0A_IE_GPIO0A0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO0A_IE_GPIO0A1_IE_SHIFT                     (1U)
#define GRF_GPIO0A_IE_GPIO0A1_IE_MASK                      (0x1U << GRF_GPIO0A_IE_GPIO0A1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO0A_IE_GPIO0A2_IE_SHIFT                     (2U)
#define GRF_GPIO0A_IE_GPIO0A2_IE_MASK                      (0x1U << GRF_GPIO0A_IE_GPIO0A2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO0A_IE_GPIO0A3_IE_SHIFT                     (3U)
#define GRF_GPIO0A_IE_GPIO0A3_IE_MASK                      (0x1U << GRF_GPIO0A_IE_GPIO0A3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO0A_IE_GPIO0A4_IE_SHIFT                     (4U)
#define GRF_GPIO0A_IE_GPIO0A4_IE_MASK                      (0x1U << GRF_GPIO0A_IE_GPIO0A4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO0A_IE_GPIO0A5_IE_SHIFT                     (5U)
#define GRF_GPIO0A_IE_GPIO0A5_IE_MASK                      (0x1U << GRF_GPIO0A_IE_GPIO0A5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO0A_IE_GPIO0A6_IE_SHIFT                     (6U)
#define GRF_GPIO0A_IE_GPIO0A6_IE_MASK                      (0x1U << GRF_GPIO0A_IE_GPIO0A6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO0A_IE_GPIO0A7_IE_SHIFT                     (7U)
#define GRF_GPIO0A_IE_GPIO0A7_IE_MASK                      (0x1U << GRF_GPIO0A_IE_GPIO0A7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO0B_IE */
#define GRF_GPIO0B_IE_OFFSET                               (0x20054U)
#define GRF_GPIO0B_IE_GPIO0B0_IE_SHIFT                     (0U)
#define GRF_GPIO0B_IE_GPIO0B0_IE_MASK                      (0x1U << GRF_GPIO0B_IE_GPIO0B0_IE_SHIFT)                     /* 0x00000001 */
#define GRF_GPIO0B_IE_GPIO0B1_IE_SHIFT                     (1U)
#define GRF_GPIO0B_IE_GPIO0B1_IE_MASK                      (0x1U << GRF_GPIO0B_IE_GPIO0B1_IE_SHIFT)                     /* 0x00000002 */
#define GRF_GPIO0B_IE_GPIO0B2_IE_SHIFT                     (2U)
#define GRF_GPIO0B_IE_GPIO0B2_IE_MASK                      (0x1U << GRF_GPIO0B_IE_GPIO0B2_IE_SHIFT)                     /* 0x00000004 */
#define GRF_GPIO0B_IE_GPIO0B3_IE_SHIFT                     (3U)
#define GRF_GPIO0B_IE_GPIO0B3_IE_MASK                      (0x1U << GRF_GPIO0B_IE_GPIO0B3_IE_SHIFT)                     /* 0x00000008 */
#define GRF_GPIO0B_IE_GPIO0B4_IE_SHIFT                     (4U)
#define GRF_GPIO0B_IE_GPIO0B4_IE_MASK                      (0x1U << GRF_GPIO0B_IE_GPIO0B4_IE_SHIFT)                     /* 0x00000010 */
#define GRF_GPIO0B_IE_GPIO0B5_IE_SHIFT                     (5U)
#define GRF_GPIO0B_IE_GPIO0B5_IE_MASK                      (0x1U << GRF_GPIO0B_IE_GPIO0B5_IE_SHIFT)                     /* 0x00000020 */
#define GRF_GPIO0B_IE_GPIO0B6_IE_SHIFT                     (6U)
#define GRF_GPIO0B_IE_GPIO0B6_IE_MASK                      (0x1U << GRF_GPIO0B_IE_GPIO0B6_IE_SHIFT)                     /* 0x00000040 */
#define GRF_GPIO0B_IE_GPIO0B7_IE_SHIFT                     (7U)
#define GRF_GPIO0B_IE_GPIO0B7_IE_MASK                      (0x1U << GRF_GPIO0B_IE_GPIO0B7_IE_SHIFT)                     /* 0x00000080 */
/* GPIO0C_IE_L */
#define GRF_GPIO0C_IE_L_OFFSET                             (0x20058U)
#define GRF_GPIO0C_IE_L_GPIO0C0_IE_SHIFT                   (0U)
#define GRF_GPIO0C_IE_L_GPIO0C0_IE_MASK                    (0x1U << GRF_GPIO0C_IE_L_GPIO0C0_IE_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO0C_IE_L_GPIO0C1_IE_SHIFT                   (1U)
#define GRF_GPIO0C_IE_L_GPIO0C1_IE_MASK                    (0x1U << GRF_GPIO0C_IE_L_GPIO0C1_IE_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO0C_IE_L_GPIO0C2_IE_SHIFT                   (2U)
#define GRF_GPIO0C_IE_L_GPIO0C2_IE_MASK                    (0x1U << GRF_GPIO0C_IE_L_GPIO0C2_IE_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO0C_IE_L_GPIO0C3_IE_SHIFT                   (3U)
#define GRF_GPIO0C_IE_L_GPIO0C3_IE_MASK                    (0x1U << GRF_GPIO0C_IE_L_GPIO0C3_IE_SHIFT)                   /* 0x00000008 */
/* GPIO0A_SMT */
#define GRF_GPIO0A_SMT_OFFSET                              (0x20060U)
#define GRF_GPIO0A_SMT_GPIO0A0_SMT_SHIFT                   (0U)
#define GRF_GPIO0A_SMT_GPIO0A0_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO0A_SMT_GPIO0A1_SMT_SHIFT                   (1U)
#define GRF_GPIO0A_SMT_GPIO0A1_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO0A_SMT_GPIO0A2_SMT_SHIFT                   (2U)
#define GRF_GPIO0A_SMT_GPIO0A2_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO0A_SMT_GPIO0A3_SMT_SHIFT                   (3U)
#define GRF_GPIO0A_SMT_GPIO0A3_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO0A_SMT_GPIO0A4_SMT_SHIFT                   (4U)
#define GRF_GPIO0A_SMT_GPIO0A4_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO0A_SMT_GPIO0A5_SMT_SHIFT                   (5U)
#define GRF_GPIO0A_SMT_GPIO0A5_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO0A_SMT_GPIO0A6_SMT_SHIFT                   (6U)
#define GRF_GPIO0A_SMT_GPIO0A6_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO0A_SMT_GPIO0A7_SMT_SHIFT                   (7U)
#define GRF_GPIO0A_SMT_GPIO0A7_SMT_MASK                    (0x1U << GRF_GPIO0A_SMT_GPIO0A7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO0B_SMT */
#define GRF_GPIO0B_SMT_OFFSET                              (0x20064U)
#define GRF_GPIO0B_SMT_GPIO0B0_SMT_SHIFT                   (0U)
#define GRF_GPIO0B_SMT_GPIO0B0_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B0_SMT_SHIFT)                   /* 0x00000001 */
#define GRF_GPIO0B_SMT_GPIO0B1_SMT_SHIFT                   (1U)
#define GRF_GPIO0B_SMT_GPIO0B1_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B1_SMT_SHIFT)                   /* 0x00000002 */
#define GRF_GPIO0B_SMT_GPIO0B2_SMT_SHIFT                   (2U)
#define GRF_GPIO0B_SMT_GPIO0B2_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B2_SMT_SHIFT)                   /* 0x00000004 */
#define GRF_GPIO0B_SMT_GPIO0B3_SMT_SHIFT                   (3U)
#define GRF_GPIO0B_SMT_GPIO0B3_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B3_SMT_SHIFT)                   /* 0x00000008 */
#define GRF_GPIO0B_SMT_GPIO0B4_SMT_SHIFT                   (4U)
#define GRF_GPIO0B_SMT_GPIO0B4_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B4_SMT_SHIFT)                   /* 0x00000010 */
#define GRF_GPIO0B_SMT_GPIO0B5_SMT_SHIFT                   (5U)
#define GRF_GPIO0B_SMT_GPIO0B5_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B5_SMT_SHIFT)                   /* 0x00000020 */
#define GRF_GPIO0B_SMT_GPIO0B6_SMT_SHIFT                   (6U)
#define GRF_GPIO0B_SMT_GPIO0B6_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B6_SMT_SHIFT)                   /* 0x00000040 */
#define GRF_GPIO0B_SMT_GPIO0B7_SMT_SHIFT                   (7U)
#define GRF_GPIO0B_SMT_GPIO0B7_SMT_MASK                    (0x1U << GRF_GPIO0B_SMT_GPIO0B7_SMT_SHIFT)                   /* 0x00000080 */
/* GPIO0C_SMT_L */
#define GRF_GPIO0C_SMT_L_OFFSET                            (0x20068U)
#define GRF_GPIO0C_SMT_L_GPIO0C0_SMT_SHIFT                 (0U)
#define GRF_GPIO0C_SMT_L_GPIO0C0_SMT_MASK                  (0x1U << GRF_GPIO0C_SMT_L_GPIO0C0_SMT_SHIFT)                 /* 0x00000001 */
#define GRF_GPIO0C_SMT_L_GPIO0C1_SMT_SHIFT                 (1U)
#define GRF_GPIO0C_SMT_L_GPIO0C1_SMT_MASK                  (0x1U << GRF_GPIO0C_SMT_L_GPIO0C1_SMT_SHIFT)                 /* 0x00000002 */
#define GRF_GPIO0C_SMT_L_GPIO0C2_SMT_SHIFT                 (2U)
#define GRF_GPIO0C_SMT_L_GPIO0C2_SMT_MASK                  (0x1U << GRF_GPIO0C_SMT_L_GPIO0C2_SMT_SHIFT)                 /* 0x00000004 */
#define GRF_GPIO0C_SMT_L_GPIO0C3_SMT_SHIFT                 (3U)
#define GRF_GPIO0C_SMT_L_GPIO0C3_SMT_MASK                  (0x1U << GRF_GPIO0C_SMT_L_GPIO0C3_SMT_SHIFT)                 /* 0x00000008 */
/* PMU_SOC_CON0 */
#define GRF_PMU_SOC_CON0_OFFSET                            (0x20100U)
#define GRF_PMU_SOC_CON0_CLK32K_IOE_SHIFT                  (0U)
#define GRF_PMU_SOC_CON0_CLK32K_IOE_MASK                   (0x1U << GRF_PMU_SOC_CON0_CLK32K_IOE_SHIFT)                  /* 0x00000001 */
#define GRF_PMU_SOC_CON0_UART1_RTS_INV_SHIFT               (5U)
#define GRF_PMU_SOC_CON0_UART1_RTS_INV_MASK                (0x1U << GRF_PMU_SOC_CON0_UART1_RTS_INV_SHIFT)               /* 0x00000020 */
#define GRF_PMU_SOC_CON0_UART1_CTS_INV_SHIFT               (6U)
#define GRF_PMU_SOC_CON0_UART1_CTS_INV_MASK                (0x1U << GRF_PMU_SOC_CON0_UART1_CTS_INV_SHIFT)               /* 0x00000040 */
#define GRF_PMU_SOC_CON0_PMIC_SLEEP_SEL_SHIFT              (9U)
#define GRF_PMU_SOC_CON0_PMIC_SLEEP_SEL_MASK               (0x1U << GRF_PMU_SOC_CON0_PMIC_SLEEP_SEL_SHIFT)              /* 0x00000200 */
#define GRF_PMU_SOC_CON0_DDRPHY_BUFFEREN_SEL_SHIFT         (12U)
#define GRF_PMU_SOC_CON0_DDRPHY_BUFFEREN_SEL_MASK          (0x1U << GRF_PMU_SOC_CON0_DDRPHY_BUFFEREN_SEL_SHIFT)         /* 0x00001000 */
#define GRF_PMU_SOC_CON0_DDRPHY_BUFFEREN_CORE_SHIFT        (13U)
#define GRF_PMU_SOC_CON0_DDRPHY_BUFFEREN_CORE_MASK         (0x1U << GRF_PMU_SOC_CON0_DDRPHY_BUFFEREN_CORE_SHIFT)        /* 0x00002000 */
#define GRF_PMU_SOC_CON0_HOLD_RESET_DDRFAILSAFE_SHIFT      (15U)
#define GRF_PMU_SOC_CON0_HOLD_RESET_DDRFAILSAFE_MASK       (0x1U << GRF_PMU_SOC_CON0_HOLD_RESET_DDRFAILSAFE_SHIFT)      /* 0x00008000 */
/* PMU_SOC_CON1 */
#define GRF_PMU_SOC_CON1_OFFSET                            (0x20104U)
#define GRF_PMU_SOC_CON1_HOLD_DBRESET_GPIO0_SHIFT          (0U)
#define GRF_PMU_SOC_CON1_HOLD_DBRESET_GPIO0_MASK           (0x1U << GRF_PMU_SOC_CON1_HOLD_DBRESET_GPIO0_SHIFT)          /* 0x00000001 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_CHIPVEROTP_SHIFT      (1U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_CHIPVEROTP_MASK       (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_CHIPVEROTP_SHIFT)      /* 0x00000002 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_GPIO0_SHIFT           (2U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_GPIO0_MASK            (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_GPIO0_SHIFT)           /* 0x00000004 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_I2C0_SHIFT            (3U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_I2C0_MASK             (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_I2C0_SHIFT)            /* 0x00000008 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_I2C2_SHIFT            (4U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_I2C2_MASK             (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_I2C2_SHIFT)            /* 0x00000010 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PDPMU_NIU_SHIFT       (5U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PDPMU_NIU_MASK        (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_PDPMU_NIU_SHIFT)       /* 0x00000020 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PMUCRU_SHIFT          (6U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PMUCRU_MASK           (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_PMUCRU_SHIFT)          /* 0x00000040 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PMUGRF_SHIFT          (7U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PMUGRF_MASK           (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_PMUGRF_SHIFT)          /* 0x00000080 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PMUMEM_SHIFT          (8U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PMUMEM_MASK           (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_PMUMEM_SHIFT)          /* 0x00000100 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PMUPVTM_SHIFT         (9U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PMUPVTM_MASK          (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_PMUPVTM_SHIFT)         /* 0x00000200 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PMUSGRF_REMAP_SHIFT   (10U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PMUSGRF_REMAP_MASK    (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_PMUSGRF_REMAP_SHIFT)   /* 0x00000400 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PMUSGRF_SHIFT         (11U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PMUSGRF_MASK          (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_PMUSGRF_SHIFT)         /* 0x00000800 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PWM0_SHIFT            (12U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PWM0_MASK             (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_PWM0_SHIFT)            /* 0x00001000 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PWM1_SHIFT            (13U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_PWM1_MASK             (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_PWM1_SHIFT)            /* 0x00002000 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_SPI0_SHIFT            (14U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_SPI0_MASK             (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_SPI0_SHIFT)            /* 0x00004000 */
#define GRF_PMU_SOC_CON1_HOLD_PRESET_UART1_SHIFT           (15U)
#define GRF_PMU_SOC_CON1_HOLD_PRESET_UART1_MASK            (0x1U << GRF_PMU_SOC_CON1_HOLD_PRESET_UART1_SHIFT)           /* 0x00008000 */
/* PMU_SOC_CON2 */
#define GRF_PMU_SOC_CON2_OFFSET                            (0x20108U)
#define GRF_PMU_SOC_CON2_HOLD_RESET_DDR_FAIL_SAFE_SHIFT    (0U)
#define GRF_PMU_SOC_CON2_HOLD_RESET_DDR_FAIL_SAFE_MASK     (0x1U << GRF_PMU_SOC_CON2_HOLD_RESET_DDR_FAIL_SAFE_SHIFT)    /* 0x00000001 */
#define GRF_PMU_SOC_CON2_HOLD_RESET_I2C0_SHIFT             (1U)
#define GRF_PMU_SOC_CON2_HOLD_RESET_I2C0_MASK              (0x1U << GRF_PMU_SOC_CON2_HOLD_RESET_I2C0_SHIFT)             /* 0x00000002 */
#define GRF_PMU_SOC_CON2_HOLD_RESET_I2C2_SHIFT             (2U)
#define GRF_PMU_SOC_CON2_HOLD_RESET_I2C2_MASK              (0x1U << GRF_PMU_SOC_CON2_HOLD_RESET_I2C2_SHIFT)             /* 0x00000004 */
#define GRF_PMU_SOC_CON2_HOLD_RESET_PMUPVTM_SHIFT          (3U)
#define GRF_PMU_SOC_CON2_HOLD_RESET_PMUPVTM_MASK           (0x1U << GRF_PMU_SOC_CON2_HOLD_RESET_PMUPVTM_SHIFT)          /* 0x00000008 */
#define GRF_PMU_SOC_CON2_HOLD_RESET_PWM0_SHIFT             (4U)
#define GRF_PMU_SOC_CON2_HOLD_RESET_PWM0_MASK              (0x1U << GRF_PMU_SOC_CON2_HOLD_RESET_PWM0_SHIFT)             /* 0x00000010 */
#define GRF_PMU_SOC_CON2_HOLD_RESET_PWM1_SHIFT             (5U)
#define GRF_PMU_SOC_CON2_HOLD_RESET_PWM1_MASK              (0x1U << GRF_PMU_SOC_CON2_HOLD_RESET_PWM1_SHIFT)             /* 0x00000020 */
#define GRF_PMU_SOC_CON2_HOLD_RESET_SPI0_SHIFT             (6U)
#define GRF_PMU_SOC_CON2_HOLD_RESET_SPI0_MASK              (0x1U << GRF_PMU_SOC_CON2_HOLD_RESET_SPI0_SHIFT)             /* 0x00000040 */
#define GRF_PMU_SOC_CON2_HOLD_SRESET_UART1_SHIFT           (7U)
#define GRF_PMU_SOC_CON2_HOLD_SRESET_UART1_MASK            (0x1U << GRF_PMU_SOC_CON2_HOLD_SRESET_UART1_SHIFT)           /* 0x00000080 */
/* PMU_SOC_CON3 */
#define GRF_PMU_SOC_CON3_OFFSET                            (0x2010CU)
#define GRF_PMU_SOC_CON3_TSADC_SHUT_RESET_TRIGGER_EN_SHIFT (0U)
#define GRF_PMU_SOC_CON3_TSADC_SHUT_RESET_TRIGGER_EN_MASK  (0x1U << GRF_PMU_SOC_CON3_TSADC_SHUT_RESET_TRIGGER_EN_SHIFT) /* 0x00000001 */
#define GRF_PMU_SOC_CON3_WDT_RESET_TRIGGER_EN_SHIFT        (1U)
#define GRF_PMU_SOC_CON3_WDT_RESET_TRIGGER_EN_MASK         (0x1U << GRF_PMU_SOC_CON3_WDT_RESET_TRIGGER_EN_SHIFT)        /* 0x00000002 */
#define GRF_PMU_SOC_CON3_DDRIO_RET_EN_SHIFT                (2U)
#define GRF_PMU_SOC_CON3_DDRIO_RET_EN_MASK                 (0x1U << GRF_PMU_SOC_CON3_DDRIO_RET_EN_SHIFT)                /* 0x00000004 */
#define GRF_PMU_SOC_CON3_SREF_ENTER_EN_SHIFT               (3U)
#define GRF_PMU_SOC_CON3_SREF_ENTER_EN_MASK                (0x1U << GRF_PMU_SOC_CON3_SREF_ENTER_EN_SHIFT)               /* 0x00000008 */
#define GRF_PMU_SOC_CON3_DDRC_GATING_EN_SHIFT              (4U)
#define GRF_PMU_SOC_CON3_DDRC_GATING_EN_MASK               (0x1U << GRF_PMU_SOC_CON3_DDRC_GATING_EN_SHIFT)              /* 0x00000010 */
#define GRF_PMU_SOC_CON3_DDR_IO_RET_DE_REQ_SHIFT           (5U)
#define GRF_PMU_SOC_CON3_DDR_IO_RET_DE_REQ_MASK            (0x1U << GRF_PMU_SOC_CON3_DDR_IO_RET_DE_REQ_SHIFT)           /* 0x00000020 */
#define GRF_PMU_SOC_CON3_DDR_IO_RET_CFG_SHIFT              (6U)
#define GRF_PMU_SOC_CON3_DDR_IO_RET_CFG_MASK               (0x1U << GRF_PMU_SOC_CON3_DDR_IO_RET_CFG_SHIFT)              /* 0x00000040 */
#define GRF_PMU_SOC_CON3_DDR_IO_RET_OEN_CFG_SHIFT          (7U)
#define GRF_PMU_SOC_CON3_DDR_IO_RET_OEN_CFG_MASK           (0x1U << GRF_PMU_SOC_CON3_DDR_IO_RET_OEN_CFG_SHIFT)          /* 0x00000080 */
#define GRF_PMU_SOC_CON3_UPCTL_C_SYSREQ_CFG_SHIFT          (8U)
#define GRF_PMU_SOC_CON3_UPCTL_C_SYSREQ_CFG_MASK           (0x1U << GRF_PMU_SOC_CON3_UPCTL_C_SYSREQ_CFG_SHIFT)          /* 0x00000100 */
#define GRF_PMU_SOC_CON3_CLK_CPLL_LS_SEL_SHIFT             (9U)
#define GRF_PMU_SOC_CON3_CLK_CPLL_LS_SEL_MASK              (0x1U << GRF_PMU_SOC_CON3_CLK_CPLL_LS_SEL_SHIFT)             /* 0x00000200 */
#define GRF_PMU_SOC_CON3_CLK_GPLL_LS_SEL_SHIFT             (10U)
#define GRF_PMU_SOC_CON3_CLK_GPLL_LS_SEL_MASK              (0x1U << GRF_PMU_SOC_CON3_CLK_GPLL_LS_SEL_SHIFT)             /* 0x00000400 */
#define GRF_PMU_SOC_CON3_PMU_PWR_IDLEREQ_SHIFT             (11U)
#define GRF_PMU_SOC_CON3_PMU_PWR_IDLEREQ_MASK              (0x1U << GRF_PMU_SOC_CON3_PMU_PWR_IDLEREQ_SHIFT)             /* 0x00000800 */
/* PMU_SOC_CON4 */
#define GRF_PMU_SOC_CON4_OFFSET                            (0x20110U)
#define GRF_PMU_SOC_CON4_PMUSRAM_SPRACFG_SHIFT             (0U)
#define GRF_PMU_SOC_CON4_PMUSRAM_SPRACFG_MASK              (0x3FFFU << GRF_PMU_SOC_CON4_PMUSRAM_SPRACFG_SHIFT)          /* 0x00003FFF */
/* IOFUNC_CON4 */
#define GRF_IOFUNC_CON4_OFFSET                             (0x20114U)
#define GRF_IOFUNC_CON4_PWM0_IOMUX_SEL_SHIFT               (0U)
#define GRF_IOFUNC_CON4_PWM0_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON4_PWM0_IOMUX_SEL_SHIFT)               /* 0x00000001 */
#define GRF_IOFUNC_CON4_PWM1_IOMUX_SEL_SHIFT               (2U)
#define GRF_IOFUNC_CON4_PWM1_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON4_PWM1_IOMUX_SEL_SHIFT)               /* 0x00000004 */
#define GRF_IOFUNC_CON4_PWM2_IOMUX_SEL_SHIFT               (4U)
#define GRF_IOFUNC_CON4_PWM2_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON4_PWM2_IOMUX_SEL_SHIFT)               /* 0x00000010 */
#define GRF_IOFUNC_CON4_PWM3_IOMUX_SEL_SHIFT               (6U)
#define GRF_IOFUNC_CON4_PWM3_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON4_PWM3_IOMUX_SEL_SHIFT)               /* 0x00000040 */
#define GRF_IOFUNC_CON4_PWM4_IOMUX_SEL_SHIFT               (8U)
#define GRF_IOFUNC_CON4_PWM4_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON4_PWM4_IOMUX_SEL_SHIFT)               /* 0x00000100 */
#define GRF_IOFUNC_CON4_PWM5_IOMUX_SEL_SHIFT               (10U)
#define GRF_IOFUNC_CON4_PWM5_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON4_PWM5_IOMUX_SEL_SHIFT)               /* 0x00000400 */
#define GRF_IOFUNC_CON4_PWM6_IOMUX_SEL_SHIFT               (12U)
#define GRF_IOFUNC_CON4_PWM6_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON4_PWM6_IOMUX_SEL_SHIFT)               /* 0x00001000 */
#define GRF_IOFUNC_CON4_PWM7_IOMUX_SEL_SHIFT               (14U)
#define GRF_IOFUNC_CON4_PWM7_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON4_PWM7_IOMUX_SEL_SHIFT)               /* 0x00004000 */
/* IOFUNC_CON5 */
#define GRF_IOFUNC_CON5_OFFSET                             (0x20118U)
#define GRF_IOFUNC_CON5_SPI0_IOMUX_SEL_SHIFT               (0U)
#define GRF_IOFUNC_CON5_SPI0_IOMUX_SEL_MASK                (0x3U << GRF_IOFUNC_CON5_SPI0_IOMUX_SEL_SHIFT)               /* 0x00000003 */
#define GRF_IOFUNC_CON5_UART1_IOMUX_SEL_SHIFT              (2U)
#define GRF_IOFUNC_CON5_UART1_IOMUX_SEL_MASK               (0x1U << GRF_IOFUNC_CON5_UART1_IOMUX_SEL_SHIFT)              /* 0x00000004 */
#define GRF_IOFUNC_CON5_I2C2_IOMUX_SEL_SHIFT               (4U)
#define GRF_IOFUNC_CON5_I2C2_IOMUX_SEL_MASK                (0x1U << GRF_IOFUNC_CON5_I2C2_IOMUX_SEL_SHIFT)               /* 0x00000010 */
#define GRF_IOFUNC_CON5_PWM0_SWITCH_SEL_SHIFT              (8U)
#define GRF_IOFUNC_CON5_PWM0_SWITCH_SEL_MASK               (0x1U << GRF_IOFUNC_CON5_PWM0_SWITCH_SEL_SHIFT)              /* 0x00000100 */
#define GRF_IOFUNC_CON5_PWM1_SWITCH_SEL_SHIFT              (9U)
#define GRF_IOFUNC_CON5_PWM1_SWITCH_SEL_MASK               (0x1U << GRF_IOFUNC_CON5_PWM1_SWITCH_SEL_SHIFT)              /* 0x00000200 */
#define GRF_IOFUNC_CON5_PWM2_SWITCH_SEL_SHIFT              (10U)
#define GRF_IOFUNC_CON5_PWM2_SWITCH_SEL_MASK               (0x1U << GRF_IOFUNC_CON5_PWM2_SWITCH_SEL_SHIFT)              /* 0x00000400 */
#define GRF_IOFUNC_CON5_PWM3_SWITCH_SEL_SHIFT              (11U)
#define GRF_IOFUNC_CON5_PWM3_SWITCH_SEL_MASK               (0x1U << GRF_IOFUNC_CON5_PWM3_SWITCH_SEL_SHIFT)              /* 0x00000800 */
#define GRF_IOFUNC_CON5_PWM4_SWITCH_SEL_SHIFT              (12U)
#define GRF_IOFUNC_CON5_PWM4_SWITCH_SEL_MASK               (0x1U << GRF_IOFUNC_CON5_PWM4_SWITCH_SEL_SHIFT)              /* 0x00001000 */
#define GRF_IOFUNC_CON5_PWM5_SWITCH_SEL_SHIFT              (13U)
#define GRF_IOFUNC_CON5_PWM5_SWITCH_SEL_MASK               (0x1U << GRF_IOFUNC_CON5_PWM5_SWITCH_SEL_SHIFT)              /* 0x00002000 */
#define GRF_IOFUNC_CON5_PWM6_SWITCH_SEL_SHIFT              (14U)
#define GRF_IOFUNC_CON5_PWM6_SWITCH_SEL_MASK               (0x1U << GRF_IOFUNC_CON5_PWM6_SWITCH_SEL_SHIFT)              /* 0x00004000 */
#define GRF_IOFUNC_CON5_PWM7_SWITCH_SEL_SHIFT              (15U)
#define GRF_IOFUNC_CON5_PWM7_SWITCH_SEL_MASK               (0x1U << GRF_IOFUNC_CON5_PWM7_SWITCH_SEL_SHIFT)              /* 0x00008000 */
/* IO_VSEL */
#define GRF_IO_VSEL_OFFSET                                 (0x20140U)
#define GRF_IO_VSEL_FLASH_VOSEL_SHIFT                      (0U)
#define GRF_IO_VSEL_FLASH_VOSEL_MASK                       (0x1U << GRF_IO_VSEL_FLASH_VOSEL_SHIFT)                      /* 0x00000001 */
#define GRF_IO_VSEL_VCCIO1_VSEL_SHIFT                      (1U)
#define GRF_IO_VSEL_VCCIO1_VSEL_MASK                       (0x1U << GRF_IO_VSEL_VCCIO1_VSEL_SHIFT)                      /* 0x00000002 */
#define GRF_IO_VSEL_VCCIO2_VSEL_SHIFT                      (2U)
#define GRF_IO_VSEL_VCCIO2_VSEL_MASK                       (0x1U << GRF_IO_VSEL_VCCIO2_VSEL_SHIFT)                      /* 0x00000004 */
#define GRF_IO_VSEL_VCCIO3_VSEL_SHIFT                      (3U)
#define GRF_IO_VSEL_VCCIO3_VSEL_MASK                       (0x1U << GRF_IO_VSEL_VCCIO3_VSEL_SHIFT)                      /* 0x00000008 */
#define GRF_IO_VSEL_VCCIO4_VSEL_SHIFT                      (4U)
#define GRF_IO_VSEL_VCCIO4_VSEL_MASK                       (0x1U << GRF_IO_VSEL_VCCIO4_VSEL_SHIFT)                      /* 0x00000010 */
#define GRF_IO_VSEL_VCCIO5_VSEL_SHIFT                      (5U)
#define GRF_IO_VSEL_VCCIO5_VSEL_MASK                       (0x1U << GRF_IO_VSEL_VCCIO5_VSEL_SHIFT)                      /* 0x00000020 */
#define GRF_IO_VSEL_VCCIO6_VSEL_SHIFT                      (6U)
#define GRF_IO_VSEL_VCCIO6_VSEL_MASK                       (0x1U << GRF_IO_VSEL_VCCIO6_VSEL_SHIFT)                      /* 0x00000040 */
#define GRF_IO_VSEL_VCCIO7_VSEL_SHIFT                      (7U)
#define GRF_IO_VSEL_VCCIO7_VSEL_MASK                       (0x1U << GRF_IO_VSEL_VCCIO7_VSEL_SHIFT)                      /* 0x00000080 */
#define GRF_IO_VSEL_PMUIO0_VSEL_SHIFT                      (8U)
#define GRF_IO_VSEL_PMUIO0_VSEL_MASK                       (0x1U << GRF_IO_VSEL_PMUIO0_VSEL_SHIFT)                      /* 0x00000100 */
#define GRF_IO_VSEL_PMUIO1_VSEL_SHIFT                      (9U)
#define GRF_IO_VSEL_PMUIO1_VSEL_MASK                       (0x1U << GRF_IO_VSEL_PMUIO1_VSEL_SHIFT)                      /* 0x00000200 */
/* IO_VRET */
#define GRF_IO_VRET_OFFSET                                 (0x20144U)
#define GRF_IO_VRET_VCCIO1_RET_SHIFT                       (1U)
#define GRF_IO_VRET_VCCIO1_RET_MASK                        (0x1U << GRF_IO_VRET_VCCIO1_RET_SHIFT)                       /* 0x00000002 */
#define GRF_IO_VRET_VCCIO2_RET_SHIFT                       (2U)
#define GRF_IO_VRET_VCCIO2_RET_MASK                        (0x1U << GRF_IO_VRET_VCCIO2_RET_SHIFT)                       /* 0x00000004 */
#define GRF_IO_VRET_VCCIO3_RET_SHIFT                       (3U)
#define GRF_IO_VRET_VCCIO3_RET_MASK                        (0x1U << GRF_IO_VRET_VCCIO3_RET_SHIFT)                       /* 0x00000008 */
#define GRF_IO_VRET_VCCIO4_RET_SHIFT                       (4U)
#define GRF_IO_VRET_VCCIO4_RET_MASK                        (0x1U << GRF_IO_VRET_VCCIO4_RET_SHIFT)                       /* 0x00000010 */
#define GRF_IO_VRET_VCCIO5_RET_SHIFT                       (5U)
#define GRF_IO_VRET_VCCIO5_RET_MASK                        (0x1U << GRF_IO_VRET_VCCIO5_RET_SHIFT)                       /* 0x00000020 */
#define GRF_IO_VRET_VCCIO6_RET_SHIFT                       (6U)
#define GRF_IO_VRET_VCCIO6_RET_MASK                        (0x1U << GRF_IO_VRET_VCCIO6_RET_SHIFT)                       /* 0x00000040 */
#define GRF_IO_VRET_VCCIO7_RET_SHIFT                       (7U)
#define GRF_IO_VRET_VCCIO7_RET_MASK                        (0x1U << GRF_IO_VRET_VCCIO7_RET_SHIFT)                       /* 0x00000080 */
/* PMUPVTM_CLKDIV */
#define GRF_PMUPVTM_CLKDIV_OFFSET                          (0x20180U)
#define GRF_PMUPVTM_CLKDIV_PMUPVTM_CLKOUT_DIV_SHIFT        (2U)
#define GRF_PMUPVTM_CLKDIV_PMUPVTM_CLKOUT_DIV_MASK         (0x3FU << GRF_PMUPVTM_CLKDIV_PMUPVTM_CLKOUT_DIV_SHIFT)       /* 0x000000FC */
/* OS_REG0 */
#define GRF_OS_REG0_OFFSET                                 (0x20200U)
#define GRF_OS_REG0_OS_REG_SHIFT                           (0U)
#define GRF_OS_REG0_OS_REG_MASK                            (0xFFFFFFFFU << GRF_OS_REG0_OS_REG_SHIFT)                    /* 0xFFFFFFFF */
/* OS_REG1 */
#define GRF_OS_REG1_OFFSET                                 (0x20204U)
#define GRF_OS_REG1_OS_REG_SHIFT                           (0U)
#define GRF_OS_REG1_OS_REG_MASK                            (0xFFFFFFFFU << GRF_OS_REG1_OS_REG_SHIFT)                    /* 0xFFFFFFFF */
/* OS_REG2 */
#define GRF_OS_REG2_OFFSET                                 (0x20208U)
#define GRF_OS_REG2_OS_REG_SHIFT                           (0U)
#define GRF_OS_REG2_OS_REG_MASK                            (0xFFFFFFFFU << GRF_OS_REG2_OS_REG_SHIFT)                    /* 0xFFFFFFFF */
/* OS_REG3 */
#define GRF_OS_REG3_OFFSET                                 (0x2020CU)
#define GRF_OS_REG3_OS_REG_SHIFT                           (0U)
#define GRF_OS_REG3_OS_REG_MASK                            (0xFFFFFFFFU << GRF_OS_REG3_OS_REG_SHIFT)                    /* 0xFFFFFFFF */
/* OS_REG4 */
#define GRF_OS_REG4_OFFSET                                 (0x20210U)
#define GRF_OS_REG4_OS_REG_SHIFT                           (0U)
#define GRF_OS_REG4_OS_REG_MASK                            (0xFFFFFFFFU << GRF_OS_REG4_OS_REG_SHIFT)                    /* 0xFFFFFFFF */
/* OS_REG5 */
#define GRF_OS_REG5_OFFSET                                 (0x20214U)
#define GRF_OS_REG5_OS_REG_SHIFT                           (0U)
#define GRF_OS_REG5_OS_REG_MASK                            (0xFFFFFFFFU << GRF_OS_REG5_OS_REG_SHIFT)                    /* 0xFFFFFFFF */
/* OS_REG6 */
#define GRF_OS_REG6_OFFSET                                 (0x20218U)
#define GRF_OS_REG6_OS_REG_SHIFT                           (0U)
#define GRF_OS_REG6_OS_REG_MASK                            (0xFFFFFFFFU << GRF_OS_REG6_OS_REG_SHIFT)                    /* 0xFFFFFFFF */
/* OS_REG7 */
#define GRF_OS_REG7_OFFSET                                 (0x2021CU)
#define GRF_OS_REG7_OS_REG_SHIFT                           (0U)
#define GRF_OS_REG7_OS_REG_MASK                            (0xFFFFFFFFU << GRF_OS_REG7_OS_REG_SHIFT)                    /* 0xFFFFFFFF */
/* OS_REG8 */
#define GRF_OS_REG8_OFFSET                                 (0x20220U)
#define GRF_OS_REG8_OS_REG_SHIFT                           (0U)
#define GRF_OS_REG8_OS_REG_MASK                            (0xFFFFFFFFU << GRF_OS_REG8_OS_REG_SHIFT)                    /* 0xFFFFFFFF */
/* OS_REG9 */
#define GRF_OS_REG9_OFFSET                                 (0x20224U)
#define GRF_OS_REG9_OS_REG_SHIFT                           (0U)
#define GRF_OS_REG9_OS_REG_MASK                            (0xFFFFFFFFU << GRF_OS_REG9_OS_REG_SHIFT)                    /* 0xFFFFFFFF */
/* OS_REG10 */
#define GRF_OS_REG10_OFFSET                                (0x20228U)
#define GRF_OS_REG10_OS_REG_SHIFT                          (0U)
#define GRF_OS_REG10_OS_REG_MASK                           (0xFFFFFFFFU << GRF_OS_REG10_OS_REG_SHIFT)                   /* 0xFFFFFFFF */
/* OS_REG11 */
#define GRF_OS_REG11_OFFSET                                (0x2022CU)
#define GRF_OS_REG11_OS_REG_SHIFT                          (0U)
#define GRF_OS_REG11_OS_REG_MASK                           (0xFFFFFFFFU << GRF_OS_REG11_OS_REG_SHIFT)                   /* 0xFFFFFFFF */
/* RSTFUNC_STATUS */
#define GRF_RSTFUNC_STATUS_OFFSET                          (0x20230U)
#define GRF_RSTFUNC_STATUS                                 (0x0U)
#define GRF_RSTFUNC_STATUS_FIRST_RESET_SRC_SHIFT           (0U)
#define GRF_RSTFUNC_STATUS_FIRST_RESET_SRC_MASK            (0x1U << GRF_RSTFUNC_STATUS_FIRST_RESET_SRC_SHIFT)           /* 0x00000001 */
#define GRF_RSTFUNC_STATUS_WDT_RESET_SRC_SHIFT             (1U)
#define GRF_RSTFUNC_STATUS_WDT_RESET_SRC_MASK              (0x1U << GRF_RSTFUNC_STATUS_WDT_RESET_SRC_SHIFT)             /* 0x00000002 */
#define GRF_RSTFUNC_STATUS_TSADC_SHUT_RESET_SRC_SHIFT      (2U)
#define GRF_RSTFUNC_STATUS_TSADC_SHUT_RESET_SRC_MASK       (0x1U << GRF_RSTFUNC_STATUS_TSADC_SHUT_RESET_SRC_SHIFT)      /* 0x00000004 */
#define GRF_RSTFUNC_STATUS_DDR_FAIL_SAFE_SRC_SHIFT         (3U)
#define GRF_RSTFUNC_STATUS_DDR_FAIL_SAFE_SRC_MASK          (0x1U << GRF_RSTFUNC_STATUS_DDR_FAIL_SAFE_SRC_SHIFT)         /* 0x00000008 */
/* RSTFUNC_CLR */
#define GRF_RSTFUNC_CLR_OFFSET                             (0x20234U)
#define GRF_RSTFUNC_CLR_FIRST_RESET_SRC_CLR_SHIFT          (0U)
#define GRF_RSTFUNC_CLR_FIRST_RESET_SRC_CLR_MASK           (0x1U << GRF_RSTFUNC_CLR_FIRST_RESET_SRC_CLR_SHIFT)          /* 0x00000001 */
#define GRF_RSTFUNC_CLR_WDT_RESET_SRC_CLR_SHIFT            (1U)
#define GRF_RSTFUNC_CLR_WDT_RESET_SRC_CLR_MASK             (0x1U << GRF_RSTFUNC_CLR_WDT_RESET_SRC_CLR_SHIFT)            /* 0x00000002 */
#define GRF_RSTFUNC_CLR_TSADC_SHUT_RESET_SRC_CLR_SHIFT     (2U)
#define GRF_RSTFUNC_CLR_TSADC_SHUT_RESET_SRC_CLR_MASK      (0x1U << GRF_RSTFUNC_CLR_TSADC_SHUT_RESET_SRC_CLR_SHIFT)     /* 0x00000004 */
#define GRF_RSTFUNC_CLR_DDR_FAIL_SAFE_SRC_CLR_SHIFT        (3U)
#define GRF_RSTFUNC_CLR_DDR_FAIL_SAFE_SRC_CLR_MASK         (0x1U << GRF_RSTFUNC_CLR_DDR_FAIL_SAFE_SRC_CLR_SHIFT)        /* 0x00000008 */
/* SD_DETECT_CON */
#define GRF_SD_DETECT_CON_OFFSET                           (0x20380U)
#define GRF_SD_DETECT_CON_SIG_DETECT_RISE_EN_SHIFT         (0U)
#define GRF_SD_DETECT_CON_SIG_DETECT_RISE_EN_MASK          (0x1U << GRF_SD_DETECT_CON_SIG_DETECT_RISE_EN_SHIFT)         /* 0x00000001 */
#define GRF_SD_DETECT_CON_SIG_DETECT_FALL_EN_SHIFT         (1U)
#define GRF_SD_DETECT_CON_SIG_DETECT_FALL_EN_MASK          (0x1U << GRF_SD_DETECT_CON_SIG_DETECT_FALL_EN_SHIFT)         /* 0x00000002 */
/* SD_DETECT_STATUS */
#define GRF_SD_DETECT_STATUS_OFFSET                        (0x20390U)
#define GRF_SD_DETECT_STATUS_SIG_DETECT_RISE_IRQ_SHIFT     (0U)
#define GRF_SD_DETECT_STATUS_SIG_DETECT_RISE_IRQ_MASK      (0x1U << GRF_SD_DETECT_STATUS_SIG_DETECT_RISE_IRQ_SHIFT)     /* 0x00000001 */
#define GRF_SD_DETECT_STATUS_SIG_DETECT_FALL_IRQ_SHIFT     (1U)
#define GRF_SD_DETECT_STATUS_SIG_DETECT_FALL_IRQ_MASK      (0x1U << GRF_SD_DETECT_STATUS_SIG_DETECT_FALL_IRQ_SHIFT)     /* 0x00000002 */
/* SD_DETECT_CLR */
#define GRF_SD_DETECT_CLR_OFFSET                           (0x203A0U)
#define GRF_SD_DETECT_CLR_SIG_DETECT_RISE_CLR_SHIFT        (0U)
#define GRF_SD_DETECT_CLR_SIG_DETECT_RISE_CLR_MASK         (0x1U << GRF_SD_DETECT_CLR_SIG_DETECT_RISE_CLR_SHIFT)        /* 0x00000001 */
#define GRF_SD_DETECT_CLR_SIG_DETECT_FALL_CLR_SHIFT        (1U)
#define GRF_SD_DETECT_CLR_SIG_DETECT_FALL_CLR_MASK         (0x1U << GRF_SD_DETECT_CLR_SIG_DETECT_FALL_CLR_SHIFT)        /* 0x00000002 */
/* SD_DETECT_COUNT */
#define GRF_SD_DETECT_COUNT_OFFSET                         (0x203B0U)
#define GRF_SD_DETECT_COUNT_SDMMC_DET_COUNT_SHIFT          (0U)
#define GRF_SD_DETECT_COUNT_SDMMC_DET_COUNT_MASK           (0xFFFFFU << GRF_SD_DETECT_COUNT_SDMMC_DET_COUNT_SHIFT)      /* 0x000FFFFF */
/******************************************PMU*******************************************/
/* VERSION */
#define PMU_VERSION_OFFSET                                 (0x0U)
#define PMU_VERSION                                        (0x0U)
#define PMU_VERSION_VERSION_SHIFT                          (0U)
#define PMU_VERSION_VERSION_MASK                           (0xFFFFFFFFU << PMU_VERSION_VERSION_SHIFT)                   /* 0xFFFFFFFF */
/* PWR_CON */
#define PMU_PWR_CON_OFFSET                                 (0x4U)
#define PMU_PWR_CON_POWERMODE_EN_SHIFT                     (0U)
#define PMU_PWR_CON_POWERMODE_EN_MASK                      (0x1U << PMU_PWR_CON_POWERMODE_EN_SHIFT)                     /* 0x00000001 */
#define PMU_PWR_CON_SCU_BYPASS_SHIFT                       (1U)
#define PMU_PWR_CON_SCU_BYPASS_MASK                        (0x1U << PMU_PWR_CON_SCU_BYPASS_SHIFT)                       /* 0x00000002 */
#define PMU_PWR_CON_BUS_BYPASS_SHIFT                       (4U)
#define PMU_PWR_CON_BUS_BYPASS_MASK                        (0x1U << PMU_PWR_CON_BUS_BYPASS_SHIFT)                       /* 0x00000010 */
#define PMU_PWR_CON_DDR_BYPASS_SHIFT                       (5U)
#define PMU_PWR_CON_DDR_BYPASS_MASK                        (0x1U << PMU_PWR_CON_DDR_BYPASS_SHIFT)                       /* 0x00000020 */
#define PMU_PWR_CON_PWRDN_BYPASS_SHIFT                     (6U)
#define PMU_PWR_CON_PWRDN_BYPASS_MASK                      (0x1U << PMU_PWR_CON_PWRDN_BYPASS_SHIFT)                     /* 0x00000040 */
#define PMU_PWR_CON_CRU_BYPASS_SHIFT                       (7U)
#define PMU_PWR_CON_CRU_BYPASS_MASK                        (0x1U << PMU_PWR_CON_CRU_BYPASS_SHIFT)                       /* 0x00000080 */
#define PMU_PWR_CON_PMU_SLEEP_POL_SHIFT                    (15U)
#define PMU_PWR_CON_PMU_SLEEP_POL_MASK                     (0x1U << PMU_PWR_CON_PMU_SLEEP_POL_SHIFT)                    /* 0x00008000 */
/* MAIN_PWR_STATE */
#define PMU_MAIN_PWR_STATE_OFFSET                          (0x8U)
#define PMU_MAIN_PWR_STATE                                 (0x0U)
#define PMU_MAIN_PWR_STATE_PMU_POWER_STATE_SHIFT           (0U)
#define PMU_MAIN_PWR_STATE_PMU_POWER_STATE_MASK            (0xFU << PMU_MAIN_PWR_STATE_PMU_POWER_STATE_SHIFT)           /* 0x0000000F */
/* INT_MASK_CON */
#define PMU_INT_MASK_CON_OFFSET                            (0xCU)
#define PMU_INT_MASK_CON_GLB_INT_DISABLE_SHIFT             (0U)
#define PMU_INT_MASK_CON_GLB_INT_DISABLE_MASK              (0x1U << PMU_INT_MASK_CON_GLB_INT_DISABLE_SHIFT)             /* 0x00000001 */
/* WAKEUP_INT_CON */
#define PMU_WAKEUP_INT_CON_OFFSET                          (0x10U)
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU0_INT_EN_SHIFT        (0U)
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU0_INT_EN_MASK         (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_CPU0_INT_EN_SHIFT)        /* 0x00000001 */
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU1_INT_EN_SHIFT        (1U)
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU1_INT_EN_MASK         (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_CPU1_INT_EN_SHIFT)        /* 0x00000002 */
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU2_INT_EN_SHIFT        (2U)
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU2_INT_EN_MASK         (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_CPU2_INT_EN_SHIFT)        /* 0x00000004 */
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU3_INT_EN_SHIFT        (3U)
#define PMU_WAKEUP_INT_CON_WAKEUP_CPU3_INT_EN_MASK         (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_CPU3_INT_EN_SHIFT)        /* 0x00000008 */
#define PMU_WAKEUP_INT_CON_WAKEUP_GPIO0_INT_EN_SHIFT       (4U)
#define PMU_WAKEUP_INT_CON_WAKEUP_GPIO0_INT_EN_MASK        (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_GPIO0_INT_EN_SHIFT)       /* 0x00000010 */
#define PMU_WAKEUP_INT_CON_WAKEUP_SDMMC_EN_SHIFT           (5U)
#define PMU_WAKEUP_INT_CON_WAKEUP_SDMMC_EN_MASK            (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_SDMMC_EN_SHIFT)           /* 0x00000020 */
#define PMU_WAKEUP_INT_CON_WAKEUP_SDIO_EN_SHIFT            (6U)
#define PMU_WAKEUP_INT_CON_WAKEUP_SDIO_EN_MASK             (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_SDIO_EN_SHIFT)            /* 0x00000040 */
#define PMU_WAKEUP_INT_CON_WAKEUP_USB_EN_SHIFT             (7U)
#define PMU_WAKEUP_INT_CON_WAKEUP_USB_EN_MASK              (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_USB_EN_SHIFT)             /* 0x00000080 */
#define PMU_WAKEUP_INT_CON_WAKEUP_UART1_EN_SHIFT           (8U)
#define PMU_WAKEUP_INT_CON_WAKEUP_UART1_EN_MASK            (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_UART1_EN_SHIFT)           /* 0x00000100 */
#define PMU_WAKEUP_INT_CON_WAKEUP_SYS_INT_EN_SHIFT         (9U)
#define PMU_WAKEUP_INT_CON_WAKEUP_SYS_INT_EN_MASK          (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_SYS_INT_EN_SHIFT)         /* 0x00000200 */
#define PMU_WAKEUP_INT_CON_WAKEUP_TIMEROUT_EN_SHIFT        (10U)
#define PMU_WAKEUP_INT_CON_WAKEUP_TIMEROUT_EN_MASK         (0x1U << PMU_WAKEUP_INT_CON_WAKEUP_TIMEROUT_EN_SHIFT)        /* 0x00000400 */
/* WAKEUP_INT_ST */
#define PMU_WAKEUP_INT_ST_OFFSET                           (0x14U)
#define PMU_WAKEUP_INT_ST                                  (0x0U)
#define PMU_WAKEUP_INT_ST_WAKEUP_CPU0_INT_ST_SHIFT         (0U)
#define PMU_WAKEUP_INT_ST_WAKEUP_CPU0_INT_ST_MASK          (0x1U << PMU_WAKEUP_INT_ST_WAKEUP_CPU0_INT_ST_SHIFT)         /* 0x00000001 */
#define PMU_WAKEUP_INT_ST_WAKEUP_CPU1_INT_ST_SHIFT         (1U)
#define PMU_WAKEUP_INT_ST_WAKEUP_CPU1_INT_ST_MASK          (0x1U << PMU_WAKEUP_INT_ST_WAKEUP_CPU1_INT_ST_SHIFT)         /* 0x00000002 */
#define PMU_WAKEUP_INT_ST_WAKEUP_CPU2_INT_ST_SHIFT         (2U)
#define PMU_WAKEUP_INT_ST_WAKEUP_CPU2_INT_ST_MASK          (0x1U << PMU_WAKEUP_INT_ST_WAKEUP_CPU2_INT_ST_SHIFT)         /* 0x00000004 */
#define PMU_WAKEUP_INT_ST_WAKEUP_CPU3_INT_ST_SHIFT         (3U)
#define PMU_WAKEUP_INT_ST_WAKEUP_CPU3_INT_ST_MASK          (0x1U << PMU_WAKEUP_INT_ST_WAKEUP_CPU3_INT_ST_SHIFT)         /* 0x00000008 */
#define PMU_WAKEUP_INT_ST_WAKEUP_GPIO0_INT_ST_SHIFT        (4U)
#define PMU_WAKEUP_INT_ST_WAKEUP_GPIO0_INT_ST_MASK         (0x1U << PMU_WAKEUP_INT_ST_WAKEUP_GPIO0_INT_ST_SHIFT)        /* 0x00000010 */
#define PMU_WAKEUP_INT_ST_WAKEUP_SDMMC_INT_ST_SHIFT        (5U)
#define PMU_WAKEUP_INT_ST_WAKEUP_SDMMC_INT_ST_MASK         (0x1U << PMU_WAKEUP_INT_ST_WAKEUP_SDMMC_INT_ST_SHIFT)        /* 0x00000020 */
#define PMU_WAKEUP_INT_ST_WAKEUP_SDIO_INT_ST_SHIFT         (6U)
#define PMU_WAKEUP_INT_ST_WAKEUP_SDIO_INT_ST_MASK          (0x1U << PMU_WAKEUP_INT_ST_WAKEUP_SDIO_INT_ST_SHIFT)         /* 0x00000040 */
#define PMU_WAKEUP_INT_ST_WAKEUP_USB_INT_ST_SHIFT          (7U)
#define PMU_WAKEUP_INT_ST_WAKEUP_USB_INT_ST_MASK           (0x1U << PMU_WAKEUP_INT_ST_WAKEUP_USB_INT_ST_SHIFT)          /* 0x00000080 */
#define PMU_WAKEUP_INT_ST_WAKEUP_UART1_INT_ST_SHIFT        (8U)
#define PMU_WAKEUP_INT_ST_WAKEUP_UART1_INT_ST_MASK         (0x1U << PMU_WAKEUP_INT_ST_WAKEUP_UART1_INT_ST_SHIFT)        /* 0x00000100 */
#define PMU_WAKEUP_INT_ST_WAKEUP_SYS_INT_ST_SHIFT          (9U)
#define PMU_WAKEUP_INT_ST_WAKEUP_SYS_INT_ST_MASK           (0x1U << PMU_WAKEUP_INT_ST_WAKEUP_SYS_INT_ST_SHIFT)          /* 0x00000200 */
#define PMU_WAKEUP_INT_ST_WAKEUP_TIMEROUT_INT_ST_SHIFT     (10U)
#define PMU_WAKEUP_INT_ST_WAKEUP_TIMEROUT_INT_ST_MASK      (0x1U << PMU_WAKEUP_INT_ST_WAKEUP_TIMEROUT_INT_ST_SHIFT)     /* 0x00000400 */
/* WAKEUP_EDGE_CON */
#define PMU_WAKEUP_EDGE_CON_OFFSET                         (0x18U)
#define PMU_WAKEUP_EDGE_CON_EDGE_WAKEUP_EN_SHIFT           (0U)
#define PMU_WAKEUP_EDGE_CON_EDGE_WAKEUP_EN_MASK            (0xFFFFFU << PMU_WAKEUP_EDGE_CON_EDGE_WAKEUP_EN_SHIFT)       /* 0x000FFFFF */
/* WAKEUP_EDGE_ST */
#define PMU_WAKEUP_EDGE_ST_OFFSET                          (0x1CU)
#define PMU_WAKEUP_EDGE_ST_EDGE_STATUS_SHIFT               (0U)
#define PMU_WAKEUP_EDGE_ST_EDGE_STATUS_MASK                (0xFFFFFU << PMU_WAKEUP_EDGE_ST_EDGE_STATUS_SHIFT)           /* 0x000FFFFF */
/* SCU_STABLE_CNT */
#define PMU_SCU_STABLE_CNT_OFFSET                          (0x20U)
#define PMU_SCU_STABLE_CNT_STABLE_CNT_SHIFT                (0U)
#define PMU_SCU_STABLE_CNT_STABLE_CNT_MASK                 (0xFFFFFU << PMU_SCU_STABLE_CNT_STABLE_CNT_SHIFT)            /* 0x000FFFFF */
/* PMIC_STABLE_CNT */
#define PMU_PMIC_STABLE_CNT_OFFSET                         (0x24U)
#define PMU_PMIC_STABLE_CNT_STABLE_CNT_SHIFT               (0U)
#define PMU_PMIC_STABLE_CNT_STABLE_CNT_MASK                (0xFFFFFU << PMU_PMIC_STABLE_CNT_STABLE_CNT_SHIFT)           /* 0x000FFFFF */
/* OSC_STABLE_CNT */
#define PMU_OSC_STABLE_CNT_OFFSET                          (0x28U)
#define PMU_OSC_STABLE_CNT_STABLE_CNT_SHIFT                (0U)
#define PMU_OSC_STABLE_CNT_STABLE_CNT_MASK                 (0xFFFFFU << PMU_OSC_STABLE_CNT_STABLE_CNT_SHIFT)            /* 0x000FFFFF */
/* WAKEUP_RSTCLR_CNT */
#define PMU_WAKEUP_RSTCLR_CNT_OFFSET                       (0x2CU)
#define PMU_WAKEUP_RSTCLR_CNT_WAKEUP_RSTCLR_CNT_SHIFT      (0U)
#define PMU_WAKEUP_RSTCLR_CNT_WAKEUP_RSTCLR_CNT_MASK       (0xFFFFFU << PMU_WAKEUP_RSTCLR_CNT_WAKEUP_RSTCLR_CNT_SHIFT)  /* 0x000FFFFF */
/* PLL_LOCK_CNT */
#define PMU_PLL_LOCK_CNT_OFFSET                            (0x30U)
#define PMU_PLL_LOCK_CNT_PLL_LOCK_CNT_SHIFT                (0U)
#define PMU_PLL_LOCK_CNT_PLL_LOCK_CNT_MASK                 (0xFFFFFU << PMU_PLL_LOCK_CNT_PLL_LOCK_CNT_SHIFT)            /* 0x000FFFFF */
/* SCU_PWRUP_CNT */
#define PMU_SCU_PWRUP_CNT_OFFSET                           (0x38U)
#define PMU_SCU_PWRUP_CNT_STABLE_CNT_SHIFT                 (0U)
#define PMU_SCU_PWRUP_CNT_STABLE_CNT_MASK                  (0xFFFFFU << PMU_SCU_PWRUP_CNT_STABLE_CNT_SHIFT)             /* 0x000FFFFF */
/* SCU_PWRDN_CNT */
#define PMU_SCU_PWRDN_CNT_OFFSET                           (0x3CU)
#define PMU_SCU_PWRDN_CNT_STABLE_CNT_SHIFT                 (0U)
#define PMU_SCU_PWRDN_CNT_STABLE_CNT_MASK                  (0xFFFFFU << PMU_SCU_PWRDN_CNT_STABLE_CNT_SHIFT)             /* 0x000FFFFF */
/* SCU_VOLUP_CNT */
#define PMU_SCU_VOLUP_CNT_OFFSET                           (0x40U)
#define PMU_SCU_VOLUP_CNT_STABLE_CNT_SHIFT                 (0U)
#define PMU_SCU_VOLUP_CNT_STABLE_CNT_MASK                  (0xFFFFFU << PMU_SCU_VOLUP_CNT_STABLE_CNT_SHIFT)             /* 0x000FFFFF */
/* SCU_VOLDN_CNT */
#define PMU_SCU_VOLDN_CNT_OFFSET                           (0x44U)
#define PMU_SCU_VOLDN_CNT_STABLE_CNT_SHIFT                 (0U)
#define PMU_SCU_VOLDN_CNT_STABLE_CNT_MASK                  (0xFFFFFU << PMU_SCU_VOLDN_CNT_STABLE_CNT_SHIFT)             /* 0x000FFFFF */
/* WAKEUP_TIMEOUT_CNT */
#define PMU_WAKEUP_TIMEOUT_CNT_OFFSET                      (0x48U)
#define PMU_WAKEUP_TIMEOUT_CNT_WAKEUP_TIMEOUT_CNT_SHIFT    (0U)
#define PMU_WAKEUP_TIMEOUT_CNT_WAKEUP_TIMEOUT_CNT_MASK     (0xFFFFFFFFU << PMU_WAKEUP_TIMEOUT_CNT_WAKEUP_TIMEOUT_CNT_SHIFT) /* 0xFFFFFFFF */
/* PWM_SWITCH_CNT */
#define PMU_PWM_SWITCH_CNT_OFFSET                          (0x4CU)
#define PMU_PWM_SWITCH_CNT_STABLE_CNT_SHIFT                (0U)
#define PMU_PWM_SWITCH_CNT_STABLE_CNT_MASK                 (0xFFFFFFFFU << PMU_PWM_SWITCH_CNT_STABLE_CNT_SHIFT)         /* 0xFFFFFFFF */
/* SCU_PWR_CON */
#define PMU_SCU_PWR_CON_OFFSET                             (0x80U)
#define PMU_SCU_PWR_CON_SCU_PWRDN_ENA_SHIFT                (2U)
#define PMU_SCU_PWR_CON_SCU_PWRDN_ENA_MASK                 (0x1U << PMU_SCU_PWR_CON_SCU_PWRDN_ENA_SHIFT)                /* 0x00000004 */
#define PMU_SCU_PWR_CON_SCU_PWROFF_ENA_SHIFT               (3U)
#define PMU_SCU_PWR_CON_SCU_PWROFF_ENA_MASK                (0x1U << PMU_SCU_PWR_CON_SCU_PWROFF_ENA_SHIFT)               /* 0x00000008 */
#define PMU_SCU_PWR_CON_CLUSTER_CPU_PWRDN_ENA_SHIFT        (5U)
#define PMU_SCU_PWR_CON_CLUSTER_CPU_PWRDN_ENA_MASK         (0x1U << PMU_SCU_PWR_CON_CLUSTER_CPU_PWRDN_ENA_SHIFT)        /* 0x00000020 */
#define PMU_SCU_PWR_CON_SCU_VOL_GATE_ENA_SHIFT             (6U)
#define PMU_SCU_PWR_CON_SCU_VOL_GATE_ENA_MASK              (0x1U << PMU_SCU_PWR_CON_SCU_VOL_GATE_ENA_SHIFT)             /* 0x00000040 */
#define PMU_SCU_PWR_CON_CLUSTER_CLK_SRC_GATE_ENA_SHIFT     (7U)
#define PMU_SCU_PWR_CON_CLUSTER_CLK_SRC_GATE_ENA_MASK      (0x1U << PMU_SCU_PWR_CON_CLUSTER_CLK_SRC_GATE_ENA_SHIFT)     /* 0x00000080 */
/* SCU_PWR_SFTCON */
#define PMU_SCU_PWR_SFTCON_OFFSET                          (0x84U)
#define PMU_SCU_PWR_SFTCON_SCU_PWRDN_ENA_SHIFT             (2U)
#define PMU_SCU_PWR_SFTCON_SCU_PWRDN_ENA_MASK              (0x1U << PMU_SCU_PWR_SFTCON_SCU_PWRDN_ENA_SHIFT)             /* 0x00000004 */
#define PMU_SCU_PWR_SFTCON_SCU_PWROFF_ENA_SHIFT            (3U)
#define PMU_SCU_PWR_SFTCON_SCU_PWROFF_ENA_MASK             (0x1U << PMU_SCU_PWR_SFTCON_SCU_PWROFF_ENA_SHIFT)            /* 0x00000008 */
/* SCU_AUTO_CON */
#define PMU_SCU_AUTO_CON_OFFSET                            (0x88U)
#define PMU_SCU_AUTO_CON_SCU_LP_ENA_SHIFT                  (0U)
#define PMU_SCU_AUTO_CON_SCU_LP_ENA_MASK                   (0x1U << PMU_SCU_AUTO_CON_SCU_LP_ENA_SHIFT)                  /* 0x00000001 */
#define PMU_SCU_AUTO_CON_SCU_INT_WAKEUP_CLUSTER_ENA_SHIFT  (1U)
#define PMU_SCU_AUTO_CON_SCU_INT_WAKEUP_CLUSTER_ENA_MASK   (0x1U << PMU_SCU_AUTO_CON_SCU_INT_WAKEUP_CLUSTER_ENA_SHIFT)  /* 0x00000002 */
#define PMU_SCU_AUTO_CON_SCU_INT_MASK_ENA_SHIFT            (2U)
#define PMU_SCU_AUTO_CON_SCU_INT_MASK_ENA_MASK             (0x1U << PMU_SCU_AUTO_CON_SCU_INT_MASK_ENA_SHIFT)            /* 0x00000004 */
#define PMU_SCU_AUTO_CON_SCU_SFT_WAKEUP_CLUSTER_ENA_SHIFT  (3U)
#define PMU_SCU_AUTO_CON_SCU_SFT_WAKEUP_CLUSTER_ENA_MASK   (0x1U << PMU_SCU_AUTO_CON_SCU_SFT_WAKEUP_CLUSTER_ENA_SHIFT)  /* 0x00000008 */
/* SCU_PWR_STATE */
#define PMU_SCU_PWR_STATE_OFFSET                           (0x8CU)
#define PMU_SCU_PWR_STATE                                  (0x0U)
#define PMU_SCU_PWR_STATE_SCU_POWER_STATE_SHIFT            (0U)
#define PMU_SCU_PWR_STATE_SCU_POWER_STATE_MASK             (0xFU << PMU_SCU_PWR_STATE_SCU_POWER_STATE_SHIFT)            /* 0x0000000F */
/* CPU_AUTO_PWR_CON */
#define PMU_CPU_AUTO_PWR_CON_OFFSET                        (0x90U)
#define PMU_CPU_AUTO_PWR_CON_CPU0_AUTO_PWRDN_ENA_SHIFT     (0U)
#define PMU_CPU_AUTO_PWR_CON_CPU0_AUTO_PWRDN_ENA_MASK      (0x1U << PMU_CPU_AUTO_PWR_CON_CPU0_AUTO_PWRDN_ENA_SHIFT)     /* 0x00000001 */
#define PMU_CPU_AUTO_PWR_CON_CPU0_INT_WAKEUP_ENA_SHIFT     (1U)
#define PMU_CPU_AUTO_PWR_CON_CPU0_INT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU_AUTO_PWR_CON_CPU0_INT_WAKEUP_ENA_SHIFT)     /* 0x00000002 */
#define PMU_CPU_AUTO_PWR_CON_CPU0_INT_MASK_ENA_SHIFT       (2U)
#define PMU_CPU_AUTO_PWR_CON_CPU0_INT_MASK_ENA_MASK        (0x1U << PMU_CPU_AUTO_PWR_CON_CPU0_INT_MASK_ENA_SHIFT)       /* 0x00000004 */
#define PMU_CPU_AUTO_PWR_CON_CPU0_SFT_WAKEUP_CLUSTER_ENA_SHIFT (3U)
#define PMU_CPU_AUTO_PWR_CON_CPU0_SFT_WAKEUP_CLUSTER_ENA_MASK (0x1U << PMU_CPU_AUTO_PWR_CON_CPU0_SFT_WAKEUP_CLUSTER_ENA_SHIFT) /* 0x00000008 */
#define PMU_CPU_AUTO_PWR_CON_CPU1_AUTO_PWRDN_ENA_SHIFT     (4U)
#define PMU_CPU_AUTO_PWR_CON_CPU1_AUTO_PWRDN_ENA_MASK      (0x1U << PMU_CPU_AUTO_PWR_CON_CPU1_AUTO_PWRDN_ENA_SHIFT)     /* 0x00000010 */
#define PMU_CPU_AUTO_PWR_CON_CPU1_INT_WAKEUP_ENA_SHIFT     (5U)
#define PMU_CPU_AUTO_PWR_CON_CPU1_INT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU_AUTO_PWR_CON_CPU1_INT_WAKEUP_ENA_SHIFT)     /* 0x00000020 */
#define PMU_CPU_AUTO_PWR_CON_CPU1_INT_MASK_ENA_SHIFT       (6U)
#define PMU_CPU_AUTO_PWR_CON_CPU1_INT_MASK_ENA_MASK        (0x1U << PMU_CPU_AUTO_PWR_CON_CPU1_INT_MASK_ENA_SHIFT)       /* 0x00000040 */
#define PMU_CPU_AUTO_PWR_CON_CPU1_SFT_WAKEUP_CLUSTER_ENA_SHIFT (7U)
#define PMU_CPU_AUTO_PWR_CON_CPU1_SFT_WAKEUP_CLUSTER_ENA_MASK (0x1U << PMU_CPU_AUTO_PWR_CON_CPU1_SFT_WAKEUP_CLUSTER_ENA_SHIFT) /* 0x00000080 */
#define PMU_CPU_AUTO_PWR_CON_CPU2_AUTO_PWRDN_ENA_SHIFT     (8U)
#define PMU_CPU_AUTO_PWR_CON_CPU2_AUTO_PWRDN_ENA_MASK      (0x1U << PMU_CPU_AUTO_PWR_CON_CPU2_AUTO_PWRDN_ENA_SHIFT)     /* 0x00000100 */
#define PMU_CPU_AUTO_PWR_CON_CPU2_INT_WAKEUP_ENA_SHIFT     (9U)
#define PMU_CPU_AUTO_PWR_CON_CPU2_INT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU_AUTO_PWR_CON_CPU2_INT_WAKEUP_ENA_SHIFT)     /* 0x00000200 */
#define PMU_CPU_AUTO_PWR_CON_CPU2_INT_MASK_ENA_SHIFT       (10U)
#define PMU_CPU_AUTO_PWR_CON_CPU2_INT_MASK_ENA_MASK        (0x1U << PMU_CPU_AUTO_PWR_CON_CPU2_INT_MASK_ENA_SHIFT)       /* 0x00000400 */
#define PMU_CPU_AUTO_PWR_CON_CPU2_SFT_WAKEUP_CLUSTER_ENA_SHIFT (11U)
#define PMU_CPU_AUTO_PWR_CON_CPU2_SFT_WAKEUP_CLUSTER_ENA_MASK (0x1U << PMU_CPU_AUTO_PWR_CON_CPU2_SFT_WAKEUP_CLUSTER_ENA_SHIFT) /* 0x00000800 */
#define PMU_CPU_AUTO_PWR_CON_CPU3_AUTO_PWRDN_ENA_SHIFT     (12U)
#define PMU_CPU_AUTO_PWR_CON_CPU3_AUTO_PWRDN_ENA_MASK      (0x1U << PMU_CPU_AUTO_PWR_CON_CPU3_AUTO_PWRDN_ENA_SHIFT)     /* 0x00001000 */
#define PMU_CPU_AUTO_PWR_CON_CPU3_INT_WAKEUP_ENA_SHIFT     (13U)
#define PMU_CPU_AUTO_PWR_CON_CPU3_INT_WAKEUP_ENA_MASK      (0x1U << PMU_CPU_AUTO_PWR_CON_CPU3_INT_WAKEUP_ENA_SHIFT)     /* 0x00002000 */
#define PMU_CPU_AUTO_PWR_CON_CPU3_INT_MASK_ENA_SHIFT       (14U)
#define PMU_CPU_AUTO_PWR_CON_CPU3_INT_MASK_ENA_MASK        (0x1U << PMU_CPU_AUTO_PWR_CON_CPU3_INT_MASK_ENA_SHIFT)       /* 0x00004000 */
#define PMU_CPU_AUTO_PWR_CON_CPU3_SFT_WAKEUP_CLUSTER_ENA_SHIFT (15U)
#define PMU_CPU_AUTO_PWR_CON_CPU3_SFT_WAKEUP_CLUSTER_ENA_MASK (0x1U << PMU_CPU_AUTO_PWR_CON_CPU3_SFT_WAKEUP_CLUSTER_ENA_SHIFT) /* 0x00008000 */
/* CPU_PWR_SFTCON */
#define PMU_CPU_PWR_SFTCON_OFFSET                          (0x94U)
#define PMU_CPU_PWR_SFTCON_CPU0_SFT_PWRDN_ENA_SHIFT        (0U)
#define PMU_CPU_PWR_SFTCON_CPU0_SFT_PWRDN_ENA_MASK         (0x1U << PMU_CPU_PWR_SFTCON_CPU0_SFT_PWRDN_ENA_SHIFT)        /* 0x00000001 */
#define PMU_CPU_PWR_SFTCON_CPU1_SFT_PWRDN_ENA_SHIFT        (1U)
#define PMU_CPU_PWR_SFTCON_CPU1_SFT_PWRDN_ENA_MASK         (0x1U << PMU_CPU_PWR_SFTCON_CPU1_SFT_PWRDN_ENA_SHIFT)        /* 0x00000002 */
#define PMU_CPU_PWR_SFTCON_CPU2_SFT_PWRDN_ENA_SHIFT        (2U)
#define PMU_CPU_PWR_SFTCON_CPU2_SFT_PWRDN_ENA_MASK         (0x1U << PMU_CPU_PWR_SFTCON_CPU2_SFT_PWRDN_ENA_SHIFT)        /* 0x00000004 */
#define PMU_CPU_PWR_SFTCON_CPU3_SFT_PWRDN_ENA_SHIFT        (3U)
#define PMU_CPU_PWR_SFTCON_CPU3_SFT_PWRDN_ENA_MASK         (0x1U << PMU_CPU_PWR_SFTCON_CPU3_SFT_PWRDN_ENA_SHIFT)        /* 0x00000008 */
/* CLUSTER_PWR_ST */
#define PMU_CLUSTER_PWR_ST_OFFSET                          (0x9CU)
#define PMU_CLUSTER_PWR_ST                                 (0x0U)
#define PMU_CLUSTER_PWR_ST_STANDBYWFIL2_SHIFT              (1U)
#define PMU_CLUSTER_PWR_ST_STANDBYWFIL2_MASK               (0x1U << PMU_CLUSTER_PWR_ST_STANDBYWFIL2_SHIFT)              /* 0x00000002 */
#define PMU_CLUSTER_PWR_ST_SCU_DWN_STATE_SHIFT             (2U)
#define PMU_CLUSTER_PWR_ST_SCU_DWN_STATE_MASK              (0x1U << PMU_CLUSTER_PWR_ST_SCU_DWN_STATE_SHIFT)             /* 0x00000004 */
#define PMU_CLUSTER_PWR_ST_CPU0_DWN_STATE_SHIFT            (4U)
#define PMU_CLUSTER_PWR_ST_CPU0_DWN_STATE_MASK             (0x1U << PMU_CLUSTER_PWR_ST_CPU0_DWN_STATE_SHIFT)            /* 0x00000010 */
#define PMU_CLUSTER_PWR_ST_CPU1_DWN_STATE_SHIFT            (5U)
#define PMU_CLUSTER_PWR_ST_CPU1_DWN_STATE_MASK             (0x1U << PMU_CLUSTER_PWR_ST_CPU1_DWN_STATE_SHIFT)            /* 0x00000020 */
#define PMU_CLUSTER_PWR_ST_CPU2_DWN_STATE_SHIFT            (6U)
#define PMU_CLUSTER_PWR_ST_CPU2_DWN_STATE_MASK             (0x1U << PMU_CLUSTER_PWR_ST_CPU2_DWN_STATE_SHIFT)            /* 0x00000040 */
#define PMU_CLUSTER_PWR_ST_CPU3_DWN_STATE_SHIFT            (7U)
#define PMU_CLUSTER_PWR_ST_CPU3_DWN_STATE_MASK             (0x1U << PMU_CLUSTER_PWR_ST_CPU3_DWN_STATE_SHIFT)            /* 0x00000080 */
#define PMU_CLUSTER_PWR_ST_CPU0_STANDBYWFI_SHIFT           (8U)
#define PMU_CLUSTER_PWR_ST_CPU0_STANDBYWFI_MASK            (0x1U << PMU_CLUSTER_PWR_ST_CPU0_STANDBYWFI_SHIFT)           /* 0x00000100 */
#define PMU_CLUSTER_PWR_ST_CPU1_STANDBYWFI_SHIFT           (9U)
#define PMU_CLUSTER_PWR_ST_CPU1_STANDBYWFI_MASK            (0x1U << PMU_CLUSTER_PWR_ST_CPU1_STANDBYWFI_SHIFT)           /* 0x00000200 */
#define PMU_CLUSTER_PWR_ST_CPU2_STANDBYWFI_SHIFT           (10U)
#define PMU_CLUSTER_PWR_ST_CPU2_STANDBYWFI_MASK            (0x1U << PMU_CLUSTER_PWR_ST_CPU2_STANDBYWFI_SHIFT)           /* 0x00000400 */
#define PMU_CLUSTER_PWR_ST_CPU3_STANDBYWFI_SHIFT           (11U)
#define PMU_CLUSTER_PWR_ST_CPU3_STANDBYWFI_MASK            (0x1U << PMU_CLUSTER_PWR_ST_CPU3_STANDBYWFI_SHIFT)           /* 0x00000800 */
/* CLUSTER_IDLE_CON */
#define PMU_CLUSTER_IDLE_CON_OFFSET                        (0xA0U)
#define PMU_CLUSTER_IDLE_CON_IDLE_REQ_CPU_SHIFT            (4U)
#define PMU_CLUSTER_IDLE_CON_IDLE_REQ_CPU_MASK             (0x1U << PMU_CLUSTER_IDLE_CON_IDLE_REQ_CPU_SHIFT)            /* 0x00000010 */
/* CLUSTER_IDLE_SFTCON */
#define PMU_CLUSTER_IDLE_SFTCON_OFFSET                     (0xA4U)
#define PMU_CLUSTER_IDLE_SFTCON_IDLE_REQ_CPU_SHIFT         (4U)
#define PMU_CLUSTER_IDLE_SFTCON_IDLE_REQ_CPU_MASK          (0x1U << PMU_CLUSTER_IDLE_SFTCON_IDLE_REQ_CPU_SHIFT)         /* 0x00000010 */
/* BUS_IDLE_CON0 */
#define PMU_BUS_IDLE_CON0_OFFSET                           (0xB0U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_MSCH_SHIFT              (0U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_MSCH_MASK               (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_MSCH_SHIFT)              /* 0x00000001 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_BUSHOLD_SHIFT           (1U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_BUSHOLD_MASK            (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_BUSHOLD_SHIFT)           /* 0x00000002 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_BUSNOC1_SHIFT           (2U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_BUSNOC1_MASK            (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_BUSNOC1_SHIFT)           /* 0x00000004 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_BUSNOC2_SHIFT           (3U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_BUSNOC2_MASK            (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_BUSNOC2_SHIFT)           /* 0x00000008 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_BUSNOC3_SHIFT           (4U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_BUSNOC3_MASK            (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_BUSNOC3_SHIFT)           /* 0x00000010 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_AUDIO_SHIFT             (5U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_AUDIO_MASK              (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_AUDIO_SHIFT)             /* 0x00000020 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_VI_SHIFT                (6U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_VI_MASK                 (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_VI_SHIFT)                /* 0x00000040 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_VO_SHIFT                (7U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_VO_MASK                 (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_VO_SHIFT)                /* 0x00000080 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_ISPP_SHIFT              (8U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_ISPP_MASK               (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_ISPP_SHIFT)              /* 0x00000100 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_VEPU_SHIFT              (9U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_VEPU_MASK               (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_VEPU_SHIFT)              /* 0x00000200 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_VDPU_SHIFT              (10U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_VDPU_MASK               (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_VDPU_SHIFT)              /* 0x00000400 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_NVM_SHIFT               (11U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_NVM_MASK                (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_NVM_SHIFT)               /* 0x00000800 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_SDCARD_SHIFT            (12U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_SDCARD_MASK             (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_SDCARD_SHIFT)            /* 0x00001000 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_SDIO_SHIFT              (13U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_SDIO_MASK               (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_SDIO_SHIFT)              /* 0x00002000 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_GMAC_SHIFT              (14U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_GMAC_MASK               (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_GMAC_SHIFT)              /* 0x00004000 */
#define PMU_BUS_IDLE_CON0_IDLE_REQ_USB_SHIFT               (15U)
#define PMU_BUS_IDLE_CON0_IDLE_REQ_USB_MASK                (0x1U << PMU_BUS_IDLE_CON0_IDLE_REQ_USB_SHIFT)               /* 0x00008000 */
/* BUS_IDLE_CON1 */
#define PMU_BUS_IDLE_CON1_OFFSET                           (0xB4U)
#define PMU_BUS_IDLE_CON1_IDLE_REQ_PHP_SHIFT               (0U)
#define PMU_BUS_IDLE_CON1_IDLE_REQ_PHP_MASK                (0x1U << PMU_BUS_IDLE_CON1_IDLE_REQ_PHP_SHIFT)               /* 0x00000001 */
#define PMU_BUS_IDLE_CON1_IDLE_REQ_PMU_SHIFT               (1U)
#define PMU_BUS_IDLE_CON1_IDLE_REQ_PMU_MASK                (0x1U << PMU_BUS_IDLE_CON1_IDLE_REQ_PMU_SHIFT)               /* 0x00000002 */
#define PMU_BUS_IDLE_CON1_IDLE_REQ_NPU_SHIFT               (2U)
#define PMU_BUS_IDLE_CON1_IDLE_REQ_NPU_MASK                (0x1U << PMU_BUS_IDLE_CON1_IDLE_REQ_NPU_SHIFT)               /* 0x00000004 */
#define PMU_BUS_IDLE_CON1_IDLE_REQ_TOPAPB_SHIFT            (3U)
#define PMU_BUS_IDLE_CON1_IDLE_REQ_TOPAPB_MASK             (0x1U << PMU_BUS_IDLE_CON1_IDLE_REQ_TOPAPB_SHIFT)            /* 0x00000008 */
#define PMU_BUS_IDLE_CON1_IDLE_REQ_CRYPT_SHIFT             (4U)
#define PMU_BUS_IDLE_CON1_IDLE_REQ_CRYPT_MASK              (0x1U << PMU_BUS_IDLE_CON1_IDLE_REQ_CRYPT_SHIFT)             /* 0x00000010 */
/* BUS_IDLE_SFTCON0 */
#define PMU_BUS_IDLE_SFTCON0_OFFSET                        (0xC0U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_MSCH_SHIFT           (0U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_MSCH_MASK            (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_MSCH_SHIFT)           /* 0x00000001 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_BUSHOLD_SHIFT        (1U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_BUSHOLD_MASK         (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_BUSHOLD_SHIFT)        /* 0x00000002 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_BUSNOC1_SHIFT        (2U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_BUSNOC1_MASK         (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_BUSNOC1_SHIFT)        /* 0x00000004 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_BUSNOC2_SHIFT        (3U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_BUSNOC2_MASK         (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_BUSNOC2_SHIFT)        /* 0x00000008 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_BUSNOC3_SHIFT        (4U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_BUSNOC3_MASK         (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_BUSNOC3_SHIFT)        /* 0x00000010 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_AUDIO_SHIFT          (5U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_AUDIO_MASK           (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_AUDIO_SHIFT)          /* 0x00000020 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_VI_SHIFT             (6U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_VI_MASK              (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_VI_SHIFT)             /* 0x00000040 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_VO_SHIFT             (7U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_VO_MASK              (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_VO_SHIFT)             /* 0x00000080 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_ISPP_SHIFT           (8U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_ISPP_MASK            (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_ISPP_SHIFT)           /* 0x00000100 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_VEPU_SHIFT           (9U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_VEPU_MASK            (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_VEPU_SHIFT)           /* 0x00000200 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_VDPU_SHIFT           (10U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_VDPU_MASK            (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_VDPU_SHIFT)           /* 0x00000400 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_NVM_SHIFT            (11U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_NVM_MASK             (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_NVM_SHIFT)            /* 0x00000800 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_SDCARD_SHIFT         (12U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_SDCARD_MASK          (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_SDCARD_SHIFT)         /* 0x00001000 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_SDIO_SHIFT           (13U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_SDIO_MASK            (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_SDIO_SHIFT)           /* 0x00002000 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_GMAC_SHIFT           (14U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_GMAC_MASK            (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_GMAC_SHIFT)           /* 0x00004000 */
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_USB_SHIFT            (15U)
#define PMU_BUS_IDLE_SFTCON0_IDLE_REQ_USB_MASK             (0x1U << PMU_BUS_IDLE_SFTCON0_IDLE_REQ_USB_SHIFT)            /* 0x00008000 */
/* BUS_IDLE_SFTCON1 */
#define PMU_BUS_IDLE_SFTCON1_OFFSET                        (0xC4U)
#define PMU_BUS_IDLE_SFTCON1_IDLE_REQ_PHP_SHIFT            (0U)
#define PMU_BUS_IDLE_SFTCON1_IDLE_REQ_PHP_MASK             (0x1U << PMU_BUS_IDLE_SFTCON1_IDLE_REQ_PHP_SHIFT)            /* 0x00000001 */
#define PMU_BUS_IDLE_SFTCON1_IDLE_REQ_PMU_SHIFT            (1U)
#define PMU_BUS_IDLE_SFTCON1_IDLE_REQ_PMU_MASK             (0x1U << PMU_BUS_IDLE_SFTCON1_IDLE_REQ_PMU_SHIFT)            /* 0x00000002 */
#define PMU_BUS_IDLE_SFTCON1_IDLE_REQ_NPU_SHIFT            (2U)
#define PMU_BUS_IDLE_SFTCON1_IDLE_REQ_NPU_MASK             (0x1U << PMU_BUS_IDLE_SFTCON1_IDLE_REQ_NPU_SHIFT)            /* 0x00000004 */
#define PMU_BUS_IDLE_SFTCON1_IDLE_REQ_TOPAPB_SHIFT         (3U)
#define PMU_BUS_IDLE_SFTCON1_IDLE_REQ_TOPAPB_MASK          (0x1U << PMU_BUS_IDLE_SFTCON1_IDLE_REQ_TOPAPB_SHIFT)         /* 0x00000008 */
#define PMU_BUS_IDLE_SFTCON1_IDLE_REQ_CRYPT_SHIFT          (4U)
#define PMU_BUS_IDLE_SFTCON1_IDLE_REQ_CRYPT_MASK           (0x1U << PMU_BUS_IDLE_SFTCON1_IDLE_REQ_CRYPT_SHIFT)          /* 0x00000010 */
/* BUS_IDLE_ACK */
#define PMU_BUS_IDLE_ACK_OFFSET                            (0xD0U)
#define PMU_BUS_IDLE_ACK                                   (0x0U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_MSCH_SHIFT               (0U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_MSCH_MASK                (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_MSCH_SHIFT)               /* 0x00000001 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_BUSHOLD_SHIFT            (1U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_BUSHOLD_MASK             (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_BUSHOLD_SHIFT)            /* 0x00000002 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_BUSNOC1_SHIFT            (2U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_BUSNOC1_MASK             (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_BUSNOC1_SHIFT)            /* 0x00000004 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_BUSNOC2_SHIFT            (3U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_BUSNOC2_MASK             (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_BUSNOC2_SHIFT)            /* 0x00000008 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_BUSNOC3_SHIFT            (4U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_BUSNOC3_MASK             (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_BUSNOC3_SHIFT)            /* 0x00000010 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_AUDIO_SHIFT              (5U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_AUDIO_MASK               (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_AUDIO_SHIFT)              /* 0x00000020 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_VI_SHIFT                 (6U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_VI_MASK                  (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_VI_SHIFT)                 /* 0x00000040 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_VO_SHIFT                 (7U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_VO_MASK                  (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_VO_SHIFT)                 /* 0x00000080 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_ISPP_SHIFT               (8U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_ISPP_MASK                (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_ISPP_SHIFT)               /* 0x00000100 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_VEPU_SHIFT               (9U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_VEPU_MASK                (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_VEPU_SHIFT)               /* 0x00000200 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_VDPU_SHIFT               (10U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_VDPU_MASK                (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_VDPU_SHIFT)               /* 0x00000400 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_NVM_SHIFT                (11U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_NVM_MASK                 (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_NVM_SHIFT)                /* 0x00000800 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_SDCARD_SHIFT             (12U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_SDCARD_MASK              (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_SDCARD_SHIFT)             /* 0x00001000 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_SDIO_SHIFT               (13U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_SDIO_MASK                (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_SDIO_SHIFT)               /* 0x00002000 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_GMAC_SHIFT               (14U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_GMAC_MASK                (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_GMAC_SHIFT)               /* 0x00004000 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_USB_SHIFT                (15U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_USB_MASK                 (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_USB_SHIFT)                /* 0x00008000 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_PHP_SHIFT                (16U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_PHP_MASK                 (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_PHP_SHIFT)                /* 0x00010000 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_PMU_SHIFT                (17U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_PMU_MASK                 (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_PMU_SHIFT)                /* 0x00020000 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_NPU_SHIFT                (18U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_NPU_MASK                 (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_NPU_SHIFT)                /* 0x00040000 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_TOPAPB_SHIFT             (19U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_TOPAPB_MASK              (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_TOPAPB_SHIFT)             /* 0x00080000 */
#define PMU_BUS_IDLE_ACK_IDLE_ACK_CRYPT_SHIFT              (20U)
#define PMU_BUS_IDLE_ACK_IDLE_ACK_CRYPT_MASK               (0x1U << PMU_BUS_IDLE_ACK_IDLE_ACK_CRYPT_SHIFT)              /* 0x00100000 */
/* BUS_IDLE_ST */
#define PMU_BUS_IDLE_ST_OFFSET                             (0xD8U)
#define PMU_BUS_IDLE_ST                                    (0x0U)
#define PMU_BUS_IDLE_ST_IDLE_MSCH_SHIFT                    (0U)
#define PMU_BUS_IDLE_ST_IDLE_MSCH_MASK                     (0x1U << PMU_BUS_IDLE_ST_IDLE_MSCH_SHIFT)                    /* 0x00000001 */
#define PMU_BUS_IDLE_ST_IDLE_BUSHOLD_SHIFT                 (1U)
#define PMU_BUS_IDLE_ST_IDLE_BUSHOLD_MASK                  (0x1U << PMU_BUS_IDLE_ST_IDLE_BUSHOLD_SHIFT)                 /* 0x00000002 */
#define PMU_BUS_IDLE_ST_IDLE_BUSNOC1_SHIFT                 (2U)
#define PMU_BUS_IDLE_ST_IDLE_BUSNOC1_MASK                  (0x1U << PMU_BUS_IDLE_ST_IDLE_BUSNOC1_SHIFT)                 /* 0x00000004 */
#define PMU_BUS_IDLE_ST_IDLE_BUSNOC2_SHIFT                 (3U)
#define PMU_BUS_IDLE_ST_IDLE_BUSNOC2_MASK                  (0x1U << PMU_BUS_IDLE_ST_IDLE_BUSNOC2_SHIFT)                 /* 0x00000008 */
#define PMU_BUS_IDLE_ST_IDLE_BUSNOC3_SHIFT                 (4U)
#define PMU_BUS_IDLE_ST_IDLE_BUSNOC3_MASK                  (0x1U << PMU_BUS_IDLE_ST_IDLE_BUSNOC3_SHIFT)                 /* 0x00000010 */
#define PMU_BUS_IDLE_ST_IDLE_AUDIO_SHIFT                   (5U)
#define PMU_BUS_IDLE_ST_IDLE_AUDIO_MASK                    (0x1U << PMU_BUS_IDLE_ST_IDLE_AUDIO_SHIFT)                   /* 0x00000020 */
#define PMU_BUS_IDLE_ST_IDLE_VI_SHIFT                      (6U)
#define PMU_BUS_IDLE_ST_IDLE_VI_MASK                       (0x1U << PMU_BUS_IDLE_ST_IDLE_VI_SHIFT)                      /* 0x00000040 */
#define PMU_BUS_IDLE_ST_IDLE_VO_SHIFT                      (7U)
#define PMU_BUS_IDLE_ST_IDLE_VO_MASK                       (0x1U << PMU_BUS_IDLE_ST_IDLE_VO_SHIFT)                      /* 0x00000080 */
#define PMU_BUS_IDLE_ST_IDLE_ISPP_SHIFT                    (8U)
#define PMU_BUS_IDLE_ST_IDLE_ISPP_MASK                     (0x1U << PMU_BUS_IDLE_ST_IDLE_ISPP_SHIFT)                    /* 0x00000100 */
#define PMU_BUS_IDLE_ST_IDLE_VEPU_SHIFT                    (9U)
#define PMU_BUS_IDLE_ST_IDLE_VEPU_MASK                     (0x1U << PMU_BUS_IDLE_ST_IDLE_VEPU_SHIFT)                    /* 0x00000200 */
#define PMU_BUS_IDLE_ST_IDLE_VDPU_SHIFT                    (10U)
#define PMU_BUS_IDLE_ST_IDLE_VDPU_MASK                     (0x1U << PMU_BUS_IDLE_ST_IDLE_VDPU_SHIFT)                    /* 0x00000400 */
#define PMU_BUS_IDLE_ST_IDLE_NVM_SHIFT                     (11U)
#define PMU_BUS_IDLE_ST_IDLE_NVM_MASK                      (0x1U << PMU_BUS_IDLE_ST_IDLE_NVM_SHIFT)                     /* 0x00000800 */
#define PMU_BUS_IDLE_ST_IDLE_SDCARD_SHIFT                  (12U)
#define PMU_BUS_IDLE_ST_IDLE_SDCARD_MASK                   (0x1U << PMU_BUS_IDLE_ST_IDLE_SDCARD_SHIFT)                  /* 0x00001000 */
#define PMU_BUS_IDLE_ST_IDLE_SDIO_SHIFT                    (13U)
#define PMU_BUS_IDLE_ST_IDLE_SDIO_MASK                     (0x1U << PMU_BUS_IDLE_ST_IDLE_SDIO_SHIFT)                    /* 0x00002000 */
#define PMU_BUS_IDLE_ST_IDLE_GMAC_SHIFT                    (14U)
#define PMU_BUS_IDLE_ST_IDLE_GMAC_MASK                     (0x1U << PMU_BUS_IDLE_ST_IDLE_GMAC_SHIFT)                    /* 0x00004000 */
#define PMU_BUS_IDLE_ST_IDLE_USB_SHIFT                     (15U)
#define PMU_BUS_IDLE_ST_IDLE_USB_MASK                      (0x1U << PMU_BUS_IDLE_ST_IDLE_USB_SHIFT)                     /* 0x00008000 */
#define PMU_BUS_IDLE_ST_IDLE_PHP_SHIFT                     (16U)
#define PMU_BUS_IDLE_ST_IDLE_PHP_MASK                      (0x1U << PMU_BUS_IDLE_ST_IDLE_PHP_SHIFT)                     /* 0x00010000 */
#define PMU_BUS_IDLE_ST_IDLE_PMU_SHIFT                     (17U)
#define PMU_BUS_IDLE_ST_IDLE_PMU_MASK                      (0x1U << PMU_BUS_IDLE_ST_IDLE_PMU_SHIFT)                     /* 0x00020000 */
#define PMU_BUS_IDLE_ST_IDLE_NPU_SHIFT                     (18U)
#define PMU_BUS_IDLE_ST_IDLE_NPU_MASK                      (0x1U << PMU_BUS_IDLE_ST_IDLE_NPU_SHIFT)                     /* 0x00040000 */
#define PMU_BUS_IDLE_ST_IDLE_TOPAPB_SHIFT                  (19U)
#define PMU_BUS_IDLE_ST_IDLE_TOPAPB_MASK                   (0x1U << PMU_BUS_IDLE_ST_IDLE_TOPAPB_SHIFT)                  /* 0x00080000 */
#define PMU_BUS_IDLE_ST_IDLE_CRYPT_SHIFT                   (20U)
#define PMU_BUS_IDLE_ST_IDLE_CRYPT_MASK                    (0x1U << PMU_BUS_IDLE_ST_IDLE_CRYPT_SHIFT)                   /* 0x00100000 */
/* NOC_AUTO_CON0 */
#define PMU_NOC_AUTO_CON0_OFFSET                           (0xE0U)
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_MSCH_SHIFT             (0U)
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_MSCH_MASK              (0x1U << PMU_NOC_AUTO_CON0_AUTO_IDLE_MSCH_SHIFT)             /* 0x00000001 */
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_BUS_SHIFT              (1U)
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_BUS_MASK               (0xFU << PMU_NOC_AUTO_CON0_AUTO_IDLE_BUS_SHIFT)              /* 0x0000001E */
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_AUDIO_SHIFT            (5U)
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_AUDIO_MASK             (0x1U << PMU_NOC_AUTO_CON0_AUTO_IDLE_AUDIO_SHIFT)            /* 0x00000020 */
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_VI_SHIFT               (6U)
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_VI_MASK                (0x1U << PMU_NOC_AUTO_CON0_AUTO_IDLE_VI_SHIFT)               /* 0x00000040 */
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_VO_SHIFT               (7U)
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_VO_MASK                (0x1U << PMU_NOC_AUTO_CON0_AUTO_IDLE_VO_SHIFT)               /* 0x00000080 */
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_ISPP_SHIFT             (8U)
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_ISPP_MASK              (0x1U << PMU_NOC_AUTO_CON0_AUTO_IDLE_ISPP_SHIFT)             /* 0x00000100 */
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_VEPU_SHIFT             (9U)
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_VEPU_MASK              (0x1U << PMU_NOC_AUTO_CON0_AUTO_IDLE_VEPU_SHIFT)             /* 0x00000200 */
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_VDPU_SHIFT             (10U)
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_VDPU_MASK              (0x1U << PMU_NOC_AUTO_CON0_AUTO_IDLE_VDPU_SHIFT)             /* 0x00000400 */
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_NVM_SHIFT              (11U)
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_NVM_MASK               (0x1U << PMU_NOC_AUTO_CON0_AUTO_IDLE_NVM_SHIFT)              /* 0x00000800 */
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_SDCARD_SHIFT           (12U)
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_SDCARD_MASK            (0x1U << PMU_NOC_AUTO_CON0_AUTO_IDLE_SDCARD_SHIFT)           /* 0x00001000 */
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_SDIO_SHIFT             (13U)
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_SDIO_MASK              (0x1U << PMU_NOC_AUTO_CON0_AUTO_IDLE_SDIO_SHIFT)             /* 0x00002000 */
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_GMAC_SHIFT             (14U)
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_GMAC_MASK              (0x1U << PMU_NOC_AUTO_CON0_AUTO_IDLE_GMAC_SHIFT)             /* 0x00004000 */
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_USB_SHIFT              (15U)
#define PMU_NOC_AUTO_CON0_AUTO_IDLE_USB_MASK               (0x1U << PMU_NOC_AUTO_CON0_AUTO_IDLE_USB_SHIFT)              /* 0x00008000 */
/* NOC_AUTO_CON1 */
#define PMU_NOC_AUTO_CON1_OFFSET                           (0xE4U)
#define PMU_NOC_AUTO_CON1_AUTO_IDLE_PHP_SHIFT              (0U)
#define PMU_NOC_AUTO_CON1_AUTO_IDLE_PHP_MASK               (0x1U << PMU_NOC_AUTO_CON1_AUTO_IDLE_PHP_SHIFT)              /* 0x00000001 */
#define PMU_NOC_AUTO_CON1_AUTO_IDLE_PMU_SHIFT              (1U)
#define PMU_NOC_AUTO_CON1_AUTO_IDLE_PMU_MASK               (0x1U << PMU_NOC_AUTO_CON1_AUTO_IDLE_PMU_SHIFT)              /* 0x00000002 */
#define PMU_NOC_AUTO_CON1_AUTO_IDLE_NPU_SHIFT              (2U)
#define PMU_NOC_AUTO_CON1_AUTO_IDLE_NPU_MASK               (0x1U << PMU_NOC_AUTO_CON1_AUTO_IDLE_NPU_SHIFT)              /* 0x00000004 */
#define PMU_NOC_AUTO_CON1_AUTO_IDLE_TOPAPB_SHIFT           (3U)
#define PMU_NOC_AUTO_CON1_AUTO_IDLE_TOPAPB_MASK            (0x1U << PMU_NOC_AUTO_CON1_AUTO_IDLE_TOPAPB_SHIFT)           /* 0x00000008 */
#define PMU_NOC_AUTO_CON1_AUTO_IDLE_CRYPT_SHIFT            (4U)
#define PMU_NOC_AUTO_CON1_AUTO_IDLE_CRYPT_MASK             (0x1U << PMU_NOC_AUTO_CON1_AUTO_IDLE_CRYPT_SHIFT)            /* 0x00000010 */
#define PMU_NOC_AUTO_CON1_AUTO_IDLE_CPU_SHIFT              (5U)
#define PMU_NOC_AUTO_CON1_AUTO_IDLE_CPU_MASK               (0x1U << PMU_NOC_AUTO_CON1_AUTO_IDLE_CPU_SHIFT)              /* 0x00000020 */
/* DDR_PWR_CON */
#define PMU_DDR_PWR_CON_OFFSET                             (0xF0U)
#define PMU_DDR_PWR_CON_DDR_SREF_ENA_SHIFT                 (0U)
#define PMU_DDR_PWR_CON_DDR_SREF_ENA_MASK                  (0x1U << PMU_DDR_PWR_CON_DDR_SREF_ENA_SHIFT)                 /* 0x00000001 */
#define PMU_DDR_PWR_CON_DDRIO_RET_ENA_SHIFT                (1U)
#define PMU_DDR_PWR_CON_DDRIO_RET_ENA_MASK                 (0x1U << PMU_DDR_PWR_CON_DDRIO_RET_ENA_SHIFT)                /* 0x00000002 */
#define PMU_DDR_PWR_CON_DDRIO_RET_EXIT_ENA_SHIFT           (2U)
#define PMU_DDR_PWR_CON_DDRIO_RET_EXIT_ENA_MASK            (0x1U << PMU_DDR_PWR_CON_DDRIO_RET_EXIT_ENA_SHIFT)           /* 0x00000004 */
#define PMU_DDR_PWR_CON_DDRPHY_AUTO_GATING_ENA_SHIFT       (4U)
#define PMU_DDR_PWR_CON_DDRPHY_AUTO_GATING_ENA_MASK        (0x1U << PMU_DDR_PWR_CON_DDRPHY_AUTO_GATING_ENA_SHIFT)       /* 0x00000010 */
/* DDR_PWR_SFTCON */
#define PMU_DDR_PWR_SFTCON_OFFSET                          (0xF4U)
#define PMU_DDR_PWR_SFTCON_SW_DDR_SREF_REQ_SHIFT           (0U)
#define PMU_DDR_PWR_SFTCON_SW_DDR_SREF_REQ_MASK            (0x1U << PMU_DDR_PWR_SFTCON_SW_DDR_SREF_REQ_SHIFT)           /* 0x00000001 */
#define PMU_DDR_PWR_SFTCON_SW_DDRIO_RET_REQ_SHIFT          (1U)
#define PMU_DDR_PWR_SFTCON_SW_DDRIO_RET_REQ_MASK           (0x1U << PMU_DDR_PWR_SFTCON_SW_DDRIO_RET_REQ_SHIFT)          /* 0x00000002 */
#define PMU_DDR_PWR_SFTCON_SW_DDRIO_RET_EXIT_SHIFT         (2U)
#define PMU_DDR_PWR_SFTCON_SW_DDRIO_RET_EXIT_MASK          (0x1U << PMU_DDR_PWR_SFTCON_SW_DDRIO_RET_EXIT_SHIFT)         /* 0x00000004 */
#define PMU_DDR_PWR_SFTCON_DDRCTL_ACTIVE_WAIT_SHIFT        (3U)
#define PMU_DDR_PWR_SFTCON_DDRCTL_ACTIVE_WAIT_MASK         (0x1U << PMU_DDR_PWR_SFTCON_DDRCTL_ACTIVE_WAIT_SHIFT)        /* 0x00000008 */
/* DDR_PWR_STATE */
#define PMU_DDR_PWR_STATE_OFFSET                           (0xF8U)
#define PMU_DDR_PWR_STATE                                  (0x0U)
#define PMU_DDR_PWR_STATE_DDR_POWER_STATE_SHIFT            (0U)
#define PMU_DDR_PWR_STATE_DDR_POWER_STATE_MASK             (0x7U << PMU_DDR_PWR_STATE_DDR_POWER_STATE_SHIFT)            /* 0x00000007 */
/* DDR_PWR_ST */
#define PMU_DDR_PWR_ST_OFFSET                              (0xFCU)
#define PMU_DDR_PWR_ST                                     (0x0U)
#define PMU_DDR_PWR_ST_DDRCTL_C_SYSACK_SHIFT               (0U)
#define PMU_DDR_PWR_ST_DDRCTL_C_SYSACK_MASK                (0x1U << PMU_DDR_PWR_ST_DDRCTL_C_SYSACK_SHIFT)               /* 0x00000001 */
#define PMU_DDR_PWR_ST_DDRCTL_C_ACTIVE_SHIFT               (1U)
#define PMU_DDR_PWR_ST_DDRCTL_C_ACTIVE_MASK                (0x1U << PMU_DDR_PWR_ST_DDRCTL_C_ACTIVE_SHIFT)               /* 0x00000002 */
#define PMU_DDR_PWR_ST_DDRIO_RET_SHIFT                     (2U)
#define PMU_DDR_PWR_ST_DDRIO_RET_MASK                      (0x1U << PMU_DDR_PWR_ST_DDRIO_RET_SHIFT)                     /* 0x00000004 */
/* PWR_GATE_CON */
#define PMU_PWR_GATE_CON_OFFSET                            (0x100U)
#define PMU_PWR_GATE_CON_PD_NPU_DWN_ENA_SHIFT              (0U)
#define PMU_PWR_GATE_CON_PD_NPU_DWN_ENA_MASK               (0x1U << PMU_PWR_GATE_CON_PD_NPU_DWN_ENA_SHIFT)              /* 0x00000001 */
#define PMU_PWR_GATE_CON_PD_ISPP_DWN_ENA_SHIFT             (1U)
#define PMU_PWR_GATE_CON_PD_ISPP_DWN_ENA_MASK              (0x1U << PMU_PWR_GATE_CON_PD_ISPP_DWN_ENA_SHIFT)             /* 0x00000002 */
#define PMU_PWR_GATE_CON_PD_VEPU_DWN_ENA_SHIFT             (2U)
#define PMU_PWR_GATE_CON_PD_VEPU_DWN_ENA_MASK              (0x1U << PMU_PWR_GATE_CON_PD_VEPU_DWN_ENA_SHIFT)             /* 0x00000004 */
#define PMU_PWR_GATE_CON_PD_VDPU_DWN_ENA_SHIFT             (3U)
#define PMU_PWR_GATE_CON_PD_VDPU_DWN_ENA_MASK              (0x1U << PMU_PWR_GATE_CON_PD_VDPU_DWN_ENA_SHIFT)             /* 0x00000008 */
#define PMU_PWR_GATE_CON_PD_VI_DWN_ENA_SHIFT               (4U)
#define PMU_PWR_GATE_CON_PD_VI_DWN_ENA_MASK                (0x1U << PMU_PWR_GATE_CON_PD_VI_DWN_ENA_SHIFT)               /* 0x00000010 */
#define PMU_PWR_GATE_CON_PD_VO_DWN_ENA_SHIFT               (5U)
#define PMU_PWR_GATE_CON_PD_VO_DWN_ENA_MASK                (0x1U << PMU_PWR_GATE_CON_PD_VO_DWN_ENA_SHIFT)               /* 0x00000020 */
#define PMU_PWR_GATE_CON_PD_DDR_DWN_ENA_SHIFT              (6U)
#define PMU_PWR_GATE_CON_PD_DDR_DWN_ENA_MASK               (0x1U << PMU_PWR_GATE_CON_PD_DDR_DWN_ENA_SHIFT)              /* 0x00000040 */
#define PMU_PWR_GATE_CON_PD_NVM_DWN_ENA_SHIFT              (7U)
#define PMU_PWR_GATE_CON_PD_NVM_DWN_ENA_MASK               (0x1U << PMU_PWR_GATE_CON_PD_NVM_DWN_ENA_SHIFT)              /* 0x00000080 */
#define PMU_PWR_GATE_CON_PD_SDIO_DWN_ENA_SHIFT             (8U)
#define PMU_PWR_GATE_CON_PD_SDIO_DWN_ENA_MASK              (0x1U << PMU_PWR_GATE_CON_PD_SDIO_DWN_ENA_SHIFT)             /* 0x00000100 */
#define PMU_PWR_GATE_CON_PD_USB_DWN_ENA_SHIFT              (9U)
#define PMU_PWR_GATE_CON_PD_USB_DWN_ENA_MASK               (0x1U << PMU_PWR_GATE_CON_PD_USB_DWN_ENA_SHIFT)              /* 0x00000200 */
#define PMU_PWR_GATE_CON_PD_CRYPT_DWN_ENA_SHIFT            (10U)
#define PMU_PWR_GATE_CON_PD_CRYPT_DWN_ENA_MASK             (0x1U << PMU_PWR_GATE_CON_PD_CRYPT_DWN_ENA_SHIFT)            /* 0x00000400 */
/* PWR_GATE_STATE */
#define PMU_PWR_GATE_STATE_OFFSET                          (0x104U)
#define PMU_PWR_GATE_STATE                                 (0x0U)
#define PMU_PWR_GATE_STATE_POWER_GATE_STATE_SHIFT          (0U)
#define PMU_PWR_GATE_STATE_POWER_GATE_STATE_MASK           (0x7U << PMU_PWR_GATE_STATE_POWER_GATE_STATE_SHIFT)          /* 0x00000007 */
/* PWR_DWN_ST */
#define PMU_PWR_DWN_ST_OFFSET                              (0x108U)
#define PMU_PWR_DWN_ST                                     (0x0U)
#define PMU_PWR_DWN_ST_PD_NPU_DWN_STAT_SHIFT               (0U)
#define PMU_PWR_DWN_ST_PD_NPU_DWN_STAT_MASK                (0x1U << PMU_PWR_DWN_ST_PD_NPU_DWN_STAT_SHIFT)               /* 0x00000001 */
#define PMU_PWR_DWN_ST_PD_ISPP_DWN_STAT_SHIFT              (1U)
#define PMU_PWR_DWN_ST_PD_ISPP_DWN_STAT_MASK               (0x1U << PMU_PWR_DWN_ST_PD_ISPP_DWN_STAT_SHIFT)              /* 0x00000002 */
#define PMU_PWR_DWN_ST_PD_VEPU_DWN_STAT_SHIFT              (2U)
#define PMU_PWR_DWN_ST_PD_VEPU_DWN_STAT_MASK               (0x1U << PMU_PWR_DWN_ST_PD_VEPU_DWN_STAT_SHIFT)              /* 0x00000004 */
#define PMU_PWR_DWN_ST_PD_VDPU_DWN_STAT_SHIFT              (3U)
#define PMU_PWR_DWN_ST_PD_VDPU_DWN_STAT_MASK               (0x1U << PMU_PWR_DWN_ST_PD_VDPU_DWN_STAT_SHIFT)              /* 0x00000008 */
#define PMU_PWR_DWN_ST_PD_VI_DWN_STAT_SHIFT                (4U)
#define PMU_PWR_DWN_ST_PD_VI_DWN_STAT_MASK                 (0x1U << PMU_PWR_DWN_ST_PD_VI_DWN_STAT_SHIFT)                /* 0x00000010 */
#define PMU_PWR_DWN_ST_PD_VO_DWN_STAT_SHIFT                (5U)
#define PMU_PWR_DWN_ST_PD_VO_DWN_STAT_MASK                 (0x1U << PMU_PWR_DWN_ST_PD_VO_DWN_STAT_SHIFT)                /* 0x00000020 */
#define PMU_PWR_DWN_ST_PD_DDR_DWN_STAT_SHIFT               (6U)
#define PMU_PWR_DWN_ST_PD_DDR_DWN_STAT_MASK                (0x1U << PMU_PWR_DWN_ST_PD_DDR_DWN_STAT_SHIFT)               /* 0x00000040 */
#define PMU_PWR_DWN_ST_PD_NVM_DWN_STAT_SHIFT               (7U)
#define PMU_PWR_DWN_ST_PD_NVM_DWN_STAT_MASK                (0x1U << PMU_PWR_DWN_ST_PD_NVM_DWN_STAT_SHIFT)               /* 0x00000080 */
#define PMU_PWR_DWN_ST_PD_SDIO_DWN_STAT_SHIFT              (8U)
#define PMU_PWR_DWN_ST_PD_SDIO_DWN_STAT_MASK               (0x1U << PMU_PWR_DWN_ST_PD_SDIO_DWN_STAT_SHIFT)              /* 0x00000100 */
#define PMU_PWR_DWN_ST_PD_USB_DWN_STAT_SHIFT               (9U)
#define PMU_PWR_DWN_ST_PD_USB_DWN_STAT_MASK                (0x1U << PMU_PWR_DWN_ST_PD_USB_DWN_STAT_SHIFT)               /* 0x00000200 */
#define PMU_PWR_DWN_ST_PD_CRYPT_DWN_STAT_SHIFT             (10U)
#define PMU_PWR_DWN_ST_PD_CRYPT_DWN_STAT_MASK              (0x1U << PMU_PWR_DWN_ST_PD_CRYPT_DWN_STAT_SHIFT)             /* 0x00000400 */
/* PWR_GATE_SFTCON */
#define PMU_PWR_GATE_SFTCON_OFFSET                         (0x110U)
#define PMU_PWR_GATE_SFTCON_PD_NPU_DWN_ENA_SHIFT           (0U)
#define PMU_PWR_GATE_SFTCON_PD_NPU_DWN_ENA_MASK            (0x1U << PMU_PWR_GATE_SFTCON_PD_NPU_DWN_ENA_SHIFT)           /* 0x00000001 */
#define PMU_PWR_GATE_SFTCON_PD_ISPP_DWN_ENA_SHIFT          (1U)
#define PMU_PWR_GATE_SFTCON_PD_ISPP_DWN_ENA_MASK           (0x1U << PMU_PWR_GATE_SFTCON_PD_ISPP_DWN_ENA_SHIFT)          /* 0x00000002 */
#define PMU_PWR_GATE_SFTCON_PD_VEPU_DWN_ENA_SHIFT          (2U)
#define PMU_PWR_GATE_SFTCON_PD_VEPU_DWN_ENA_MASK           (0x1U << PMU_PWR_GATE_SFTCON_PD_VEPU_DWN_ENA_SHIFT)          /* 0x00000004 */
#define PMU_PWR_GATE_SFTCON_PD_VDPU_DWN_ENA_SHIFT          (3U)
#define PMU_PWR_GATE_SFTCON_PD_VDPU_DWN_ENA_MASK           (0x1U << PMU_PWR_GATE_SFTCON_PD_VDPU_DWN_ENA_SHIFT)          /* 0x00000008 */
#define PMU_PWR_GATE_SFTCON_PD_VI_DWN_ENA_SHIFT            (4U)
#define PMU_PWR_GATE_SFTCON_PD_VI_DWN_ENA_MASK             (0x1U << PMU_PWR_GATE_SFTCON_PD_VI_DWN_ENA_SHIFT)            /* 0x00000010 */
#define PMU_PWR_GATE_SFTCON_PD_VO_DWN_ENA_SHIFT            (5U)
#define PMU_PWR_GATE_SFTCON_PD_VO_DWN_ENA_MASK             (0x1U << PMU_PWR_GATE_SFTCON_PD_VO_DWN_ENA_SHIFT)            /* 0x00000020 */
#define PMU_PWR_GATE_SFTCON_PD_DDR_DWN_ENA_SHIFT           (6U)
#define PMU_PWR_GATE_SFTCON_PD_DDR_DWN_ENA_MASK            (0x1U << PMU_PWR_GATE_SFTCON_PD_DDR_DWN_ENA_SHIFT)           /* 0x00000040 */
#define PMU_PWR_GATE_SFTCON_PD_NVM_DWN_ENA_SHIFT           (7U)
#define PMU_PWR_GATE_SFTCON_PD_NVM_DWN_ENA_MASK            (0x1U << PMU_PWR_GATE_SFTCON_PD_NVM_DWN_ENA_SHIFT)           /* 0x00000080 */
#define PMU_PWR_GATE_SFTCON_PD_SDIO_DWN_ENA_SHIFT          (8U)
#define PMU_PWR_GATE_SFTCON_PD_SDIO_DWN_ENA_MASK           (0x1U << PMU_PWR_GATE_SFTCON_PD_SDIO_DWN_ENA_SHIFT)          /* 0x00000100 */
#define PMU_PWR_GATE_SFTCON_PD_USB_DWN_ENA_SHIFT           (9U)
#define PMU_PWR_GATE_SFTCON_PD_USB_DWN_ENA_MASK            (0x1U << PMU_PWR_GATE_SFTCON_PD_USB_DWN_ENA_SHIFT)           /* 0x00000200 */
#define PMU_PWR_GATE_SFTCON_PD_CRYPT_DWN_ENA_SHIFT         (10U)
#define PMU_PWR_GATE_SFTCON_PD_CRYPT_DWN_ENA_MASK          (0x1U << PMU_PWR_GATE_SFTCON_PD_CRYPT_DWN_ENA_SHIFT)         /* 0x00000400 */
/* VOL_GATE_SFTCON */
#define PMU_VOL_GATE_SFTCON_OFFSET                         (0x118U)
#define PMU_VOL_GATE_SFTCON_VD_NPU_ENA_SHIFT               (0U)
#define PMU_VOL_GATE_SFTCON_VD_NPU_ENA_MASK                (0x1U << PMU_VOL_GATE_SFTCON_VD_NPU_ENA_SHIFT)               /* 0x00000001 */
#define PMU_VOL_GATE_SFTCON_VD_VEPU_ENA_SHIFT              (2U)
#define PMU_VOL_GATE_SFTCON_VD_VEPU_ENA_MASK               (0x1U << PMU_VOL_GATE_SFTCON_VD_VEPU_ENA_SHIFT)              /* 0x00000004 */
/* CRU_PWR_CON */
#define PMU_CRU_PWR_CON_OFFSET                             (0x120U)
#define PMU_CRU_PWR_CON_ALIVE_32K_ENA_SHIFT                (0U)
#define PMU_CRU_PWR_CON_ALIVE_32K_ENA_MASK                 (0x1U << PMU_CRU_PWR_CON_ALIVE_32K_ENA_SHIFT)                /* 0x00000001 */
#define PMU_CRU_PWR_CON_OSC_DIS_ENA_SHIFT                  (1U)
#define PMU_CRU_PWR_CON_OSC_DIS_ENA_MASK                   (0x1U << PMU_CRU_PWR_CON_OSC_DIS_ENA_SHIFT)                  /* 0x00000002 */
#define PMU_CRU_PWR_CON_WAKEUP_RST_ENA_SHIFT               (2U)
#define PMU_CRU_PWR_CON_WAKEUP_RST_ENA_MASK                (0x1U << PMU_CRU_PWR_CON_WAKEUP_RST_ENA_SHIFT)               /* 0x00000004 */
#define PMU_CRU_PWR_CON_INPUT_CLAMP_ENA_SHIFT              (3U)
#define PMU_CRU_PWR_CON_INPUT_CLAMP_ENA_MASK               (0x1U << PMU_CRU_PWR_CON_INPUT_CLAMP_ENA_SHIFT)              /* 0x00000008 */
#define PMU_CRU_PWR_CON_ALIVE_OSC_ENA_SHIFT                (4U)
#define PMU_CRU_PWR_CON_ALIVE_OSC_ENA_MASK                 (0x1U << PMU_CRU_PWR_CON_ALIVE_OSC_ENA_SHIFT)                /* 0x00000010 */
#define PMU_CRU_PWR_CON_POWER_OFF_ENA_SHIFT                (5U)
#define PMU_CRU_PWR_CON_POWER_OFF_ENA_MASK                 (0x1U << PMU_CRU_PWR_CON_POWER_OFF_ENA_SHIFT)                /* 0x00000020 */
#define PMU_CRU_PWR_CON_PWM_SWITCH_ENA_SHIFT               (6U)
#define PMU_CRU_PWR_CON_PWM_SWITCH_ENA_MASK                (0x1U << PMU_CRU_PWR_CON_PWM_SWITCH_ENA_SHIFT)               /* 0x00000040 */
#define PMU_CRU_PWR_CON_PWM_GPIO_IOE_ENA_SHIFT             (7U)
#define PMU_CRU_PWR_CON_PWM_GPIO_IOE_ENA_MASK              (0x1U << PMU_CRU_PWR_CON_PWM_GPIO_IOE_ENA_SHIFT)             /* 0x00000080 */
#define PMU_CRU_PWR_CON_PWM_SWITCH_IOUT_SHIFT              (8U)
#define PMU_CRU_PWR_CON_PWM_SWITCH_IOUT_MASK               (0x1U << PMU_CRU_PWR_CON_PWM_SWITCH_IOUT_SHIFT)              /* 0x00000100 */
#define PMU_CRU_PWR_CON_PD_BUS_CLK_SRC_GATE_ENA_SHIFT      (9U)
#define PMU_CRU_PWR_CON_PD_BUS_CLK_SRC_GATE_ENA_MASK       (0x1U << PMU_CRU_PWR_CON_PD_BUS_CLK_SRC_GATE_ENA_SHIFT)      /* 0x00000200 */
#define PMU_CRU_PWR_CON_PD_PERI_CLK_SRC_GATE_ENA_SHIFT     (10U)
#define PMU_CRU_PWR_CON_PD_PERI_CLK_SRC_GATE_ENA_MASK      (0x1U << PMU_CRU_PWR_CON_PD_PERI_CLK_SRC_GATE_ENA_SHIFT)     /* 0x00000400 */
#define PMU_CRU_PWR_CON_PD_AUDIO_CLK_SRC_GATE_ENA_SHIFT    (11U)
#define PMU_CRU_PWR_CON_PD_AUDIO_CLK_SRC_GATE_ENA_MASK     (0x1U << PMU_CRU_PWR_CON_PD_AUDIO_CLK_SRC_GATE_ENA_SHIFT)    /* 0x00000800 */
/* CRU_PWR_SFTCON */
#define PMU_CRU_PWR_SFTCON_OFFSET                          (0x124U)
#define PMU_CRU_PWR_SFTCON_ALIVE_32K_ENA_SHIFT             (0U)
#define PMU_CRU_PWR_SFTCON_ALIVE_32K_ENA_MASK              (0x1U << PMU_CRU_PWR_SFTCON_ALIVE_32K_ENA_SHIFT)             /* 0x00000001 */
#define PMU_CRU_PWR_SFTCON_OSC_DIS_ENA_SHIFT               (1U)
#define PMU_CRU_PWR_SFTCON_OSC_DIS_ENA_MASK                (0x1U << PMU_CRU_PWR_SFTCON_OSC_DIS_ENA_SHIFT)               /* 0x00000002 */
#define PMU_CRU_PWR_SFTCON_WAKEUP_RST_ENA_SHIFT            (2U)
#define PMU_CRU_PWR_SFTCON_WAKEUP_RST_ENA_MASK             (0x1U << PMU_CRU_PWR_SFTCON_WAKEUP_RST_ENA_SHIFT)            /* 0x00000004 */
#define PMU_CRU_PWR_SFTCON_INPUT_CLAMP_ENA_SHIFT           (3U)
#define PMU_CRU_PWR_SFTCON_INPUT_CLAMP_ENA_MASK            (0x1U << PMU_CRU_PWR_SFTCON_INPUT_CLAMP_ENA_SHIFT)           /* 0x00000008 */
#define PMU_CRU_PWR_SFTCON_ALIVE_OSC_ENA_SHIFT             (4U)
#define PMU_CRU_PWR_SFTCON_ALIVE_OSC_ENA_MASK              (0x1U << PMU_CRU_PWR_SFTCON_ALIVE_OSC_ENA_SHIFT)             /* 0x00000010 */
#define PMU_CRU_PWR_SFTCON_POWER_OFF_ENA_SHIFT             (5U)
#define PMU_CRU_PWR_SFTCON_POWER_OFF_ENA_MASK              (0x1U << PMU_CRU_PWR_SFTCON_POWER_OFF_ENA_SHIFT)             /* 0x00000020 */
/* CRU_PWR_STATE */
#define PMU_CRU_PWR_STATE_OFFSET                           (0x128U)
#define PMU_CRU_PWR_STATE                                  (0x0U)
#define PMU_CRU_PWR_STATE_CRU_POWER_STATE_SHIFT            (0U)
#define PMU_CRU_PWR_STATE_CRU_POWER_STATE_MASK             (0xFU << PMU_CRU_PWR_STATE_CRU_POWER_STATE_SHIFT)            /* 0x0000000F */
/* PLLPD_CON */
#define PMU_PLLPD_CON_OFFSET                               (0x130U)
#define PMU_PLLPD_CON_APLL_PD_ENA_SHIFT                    (0U)
#define PMU_PLLPD_CON_APLL_PD_ENA_MASK                     (0x1U << PMU_PLLPD_CON_APLL_PD_ENA_SHIFT)                    /* 0x00000001 */
#define PMU_PLLPD_CON_DPLL_PD_ENA_SHIFT                    (1U)
#define PMU_PLLPD_CON_DPLL_PD_ENA_MASK                     (0x1U << PMU_PLLPD_CON_DPLL_PD_ENA_SHIFT)                    /* 0x00000002 */
#define PMU_PLLPD_CON_CPLL_PD_ENA_SHIFT                    (2U)
#define PMU_PLLPD_CON_CPLL_PD_ENA_MASK                     (0x1U << PMU_PLLPD_CON_CPLL_PD_ENA_SHIFT)                    /* 0x00000004 */
#define PMU_PLLPD_CON_HPLL_PD_ENA_SHIFT                    (3U)
#define PMU_PLLPD_CON_HPLL_PD_ENA_MASK                     (0x1U << PMU_PLLPD_CON_HPLL_PD_ENA_SHIFT)                    /* 0x00000008 */
#define PMU_PLLPD_CON_GPLL_PD_ENA_SHIFT                    (4U)
#define PMU_PLLPD_CON_GPLL_PD_ENA_MASK                     (0x1U << PMU_PLLPD_CON_GPLL_PD_ENA_SHIFT)                    /* 0x00000010 */
/* PLLPD_SFTCON */
#define PMU_PLLPD_SFTCON_OFFSET                            (0x134U)
#define PMU_PLLPD_SFTCON_APLL_PD_ENA_SHIFT                 (0U)
#define PMU_PLLPD_SFTCON_APLL_PD_ENA_MASK                  (0x1U << PMU_PLLPD_SFTCON_APLL_PD_ENA_SHIFT)                 /* 0x00000001 */
#define PMU_PLLPD_SFTCON_DPLL_PD_ENA_SHIFT                 (1U)
#define PMU_PLLPD_SFTCON_DPLL_PD_ENA_MASK                  (0x1U << PMU_PLLPD_SFTCON_DPLL_PD_ENA_SHIFT)                 /* 0x00000002 */
#define PMU_PLLPD_SFTCON_CPLL_PD_ENA_SHIFT                 (2U)
#define PMU_PLLPD_SFTCON_CPLL_PD_ENA_MASK                  (0x1U << PMU_PLLPD_SFTCON_CPLL_PD_ENA_SHIFT)                 /* 0x00000004 */
#define PMU_PLLPD_SFTCON_HPLL_PD_ENA_SHIFT                 (3U)
#define PMU_PLLPD_SFTCON_HPLL_PD_ENA_MASK                  (0x1U << PMU_PLLPD_SFTCON_HPLL_PD_ENA_SHIFT)                 /* 0x00000008 */
#define PMU_PLLPD_SFTCON_GPLL_PD_ENA_SHIFT                 (4U)
#define PMU_PLLPD_SFTCON_GPLL_PD_ENA_MASK                  (0x1U << PMU_PLLPD_SFTCON_GPLL_PD_ENA_SHIFT)                 /* 0x00000010 */
/* INFO_TX_CON */
#define PMU_INFO_TX_CON_OFFSET                             (0x150U)
#define PMU_INFO_TX_CON_INFO_TX_EN_SHIFT                   (0U)
#define PMU_INFO_TX_CON_INFO_TX_EN_MASK                    (0x1U << PMU_INFO_TX_CON_INFO_TX_EN_SHIFT)                   /* 0x00000001 */
#define PMU_INFO_TX_CON_INFO_TX_CON_SHIFT                  (4U)
#define PMU_INFO_TX_CON_INFO_TX_CON_MASK                   (0x7U << PMU_INFO_TX_CON_INFO_TX_CON_SHIFT)                  /* 0x00000070 */
#define PMU_INFO_TX_CON_INFO_TX_INTV_TIME_SHIFT            (8U)
#define PMU_INFO_TX_CON_INFO_TX_INTV_TIME_MASK             (0xFFU << PMU_INFO_TX_CON_INFO_TX_INTV_TIME_SHIFT)           /* 0x0000FF00 */
/* SYS_REG0 */
#define PMU_SYS_REG0_OFFSET                                (0x1C0U)
#define PMU_SYS_REG0_PMU_SYS_REG_SHIFT                     (0U)
#define PMU_SYS_REG0_PMU_SYS_REG_MASK                      (0xFFFFFFFFU << PMU_SYS_REG0_PMU_SYS_REG_SHIFT)              /* 0xFFFFFFFF */
/* SYS_REG1 */
#define PMU_SYS_REG1_OFFSET                                (0x1C4U)
#define PMU_SYS_REG1_PMU_SYS_REG_SHIFT                     (0U)
#define PMU_SYS_REG1_PMU_SYS_REG_MASK                      (0xFFFFFFFFU << PMU_SYS_REG1_PMU_SYS_REG_SHIFT)              /* 0xFFFFFFFF */
/* SYS_REG2 */
#define PMU_SYS_REG2_OFFSET                                (0x1C8U)
#define PMU_SYS_REG2_PMU_SYS_REG_SHIFT                     (0U)
#define PMU_SYS_REG2_PMU_SYS_REG_MASK                      (0xFFFFFFFFU << PMU_SYS_REG2_PMU_SYS_REG_SHIFT)              /* 0xFFFFFFFF */
/* SYS_REG3 */
#define PMU_SYS_REG3_OFFSET                                (0x1CCU)
#define PMU_SYS_REG3_PMU_SYS_REG_SHIFT                     (0U)
#define PMU_SYS_REG3_PMU_SYS_REG_MASK                      (0xFFFFFFFFU << PMU_SYS_REG3_PMU_SYS_REG_SHIFT)              /* 0xFFFFFFFF */
/* SYS_REG4 */
#define PMU_SYS_REG4_OFFSET                                (0x1D0U)
#define PMU_SYS_REG4_PMU_SYS_REG_SHIFT                     (0U)
#define PMU_SYS_REG4_PMU_SYS_REG_MASK                      (0xFFFFFFFFU << PMU_SYS_REG4_PMU_SYS_REG_SHIFT)              /* 0xFFFFFFFF */
/* SYS_REG5 */
#define PMU_SYS_REG5_OFFSET                                (0x1D4U)
#define PMU_SYS_REG5_PMU_SYS_REG_SHIFT                     (0U)
#define PMU_SYS_REG5_PMU_SYS_REG_MASK                      (0xFFFFFFFFU << PMU_SYS_REG5_PMU_SYS_REG_SHIFT)              /* 0xFFFFFFFF */
/* SYS_REG6 */
#define PMU_SYS_REG6_OFFSET                                (0x1D8U)
#define PMU_SYS_REG6_PMU_SYS_REG_SHIFT                     (0U)
#define PMU_SYS_REG6_PMU_SYS_REG_MASK                      (0xFFFFFFFFU << PMU_SYS_REG6_PMU_SYS_REG_SHIFT)              /* 0xFFFFFFFF */
/* SYS_REG7 */
#define PMU_SYS_REG7_OFFSET                                (0x1DCU)
#define PMU_SYS_REG7_PMU_SYS_REG_SHIFT                     (0U)
#define PMU_SYS_REG7_PMU_SYS_REG_MASK                      (0xFFFFFFFFU << PMU_SYS_REG7_PMU_SYS_REG_SHIFT)              /* 0xFFFFFFFF */
/******************************************I2C*******************************************/
/* CON */
#define I2C_CON_OFFSET                                     (0x0U)
#define I2C_CON_I2C_EN_SHIFT                               (0U)
#define I2C_CON_I2C_EN_MASK                                (0x1U << I2C_CON_I2C_EN_SHIFT)                               /* 0x00000001 */
#define I2C_CON_I2C_MODE_SHIFT                             (1U)
#define I2C_CON_I2C_MODE_MASK                              (0x3U << I2C_CON_I2C_MODE_SHIFT)                             /* 0x00000006 */
#define I2C_CON_START_SHIFT                                (3U)
#define I2C_CON_START_MASK                                 (0x1U << I2C_CON_START_SHIFT)                                /* 0x00000008 */
#define I2C_CON_STOP_SHIFT                                 (4U)
#define I2C_CON_STOP_MASK                                  (0x1U << I2C_CON_STOP_SHIFT)                                 /* 0x00000010 */
#define I2C_CON_ACK_SHIFT                                  (5U)
#define I2C_CON_ACK_MASK                                   (0x1U << I2C_CON_ACK_SHIFT)                                  /* 0x00000020 */
#define I2C_CON_ACT2NAK_SHIFT                              (6U)
#define I2C_CON_ACT2NAK_MASK                               (0x1U << I2C_CON_ACT2NAK_SHIFT)                              /* 0x00000040 */
#define I2C_CON_DATA_UPD_ST_SHIFT                          (8U)
#define I2C_CON_DATA_UPD_ST_MASK                           (0x7U << I2C_CON_DATA_UPD_ST_SHIFT)                          /* 0x00000700 */
#define I2C_CON_START_SETUP_SHIFT                          (12U)
#define I2C_CON_START_SETUP_MASK                           (0x3U << I2C_CON_START_SETUP_SHIFT)                          /* 0x00003000 */
#define I2C_CON_STOP_SETUP_SHIFT                           (14U)
#define I2C_CON_STOP_SETUP_MASK                            (0x3U << I2C_CON_STOP_SETUP_SHIFT)                           /* 0x0000C000 */
#define I2C_CON_VERSION_SHIFT                              (16U)
#define I2C_CON_VERSION_MASK                               (0xFFFFU << I2C_CON_VERSION_SHIFT)                           /* 0xFFFF0000 */
/* CLKDIV */
#define I2C_CLKDIV_OFFSET                                  (0x4U)
#define I2C_CLKDIV_CLKDIVL_SHIFT                           (0U)
#define I2C_CLKDIV_CLKDIVL_MASK                            (0xFFFFU << I2C_CLKDIV_CLKDIVL_SHIFT)                        /* 0x0000FFFF */
#define I2C_CLKDIV_CLKDIVH_SHIFT                           (16U)
#define I2C_CLKDIV_CLKDIVH_MASK                            (0xFFFFU << I2C_CLKDIV_CLKDIVH_SHIFT)                        /* 0xFFFF0000 */
/* MRXADDR */
#define I2C_MRXADDR_OFFSET                                 (0x8U)
#define I2C_MRXADDR_SADDR_SHIFT                            (0U)
#define I2C_MRXADDR_SADDR_MASK                             (0xFFFFFFU << I2C_MRXADDR_SADDR_SHIFT)                       /* 0x00FFFFFF */
#define I2C_MRXADDR_ADDLVLD_SHIFT                          (24U)
#define I2C_MRXADDR_ADDLVLD_MASK                           (0x1U << I2C_MRXADDR_ADDLVLD_SHIFT)                          /* 0x01000000 */
#define I2C_MRXADDR_ADDMVLD_SHIFT                          (25U)
#define I2C_MRXADDR_ADDMVLD_MASK                           (0x1U << I2C_MRXADDR_ADDMVLD_SHIFT)                          /* 0x02000000 */
#define I2C_MRXADDR_ADDHVLD_SHIFT                          (26U)
#define I2C_MRXADDR_ADDHVLD_MASK                           (0x1U << I2C_MRXADDR_ADDHVLD_SHIFT)                          /* 0x04000000 */
/* MRXRADDR */
#define I2C_MRXRADDR_OFFSET                                (0xCU)
#define I2C_MRXRADDR_SRADDR_SHIFT                          (0U)
#define I2C_MRXRADDR_SRADDR_MASK                           (0xFFFFFFU << I2C_MRXRADDR_SRADDR_SHIFT)                     /* 0x00FFFFFF */
#define I2C_MRXRADDR_SRADDLVLD_SHIFT                       (24U)
#define I2C_MRXRADDR_SRADDLVLD_MASK                        (0x1U << I2C_MRXRADDR_SRADDLVLD_SHIFT)                       /* 0x01000000 */
#define I2C_MRXRADDR_SRADDMVLD_SHIFT                       (25U)
#define I2C_MRXRADDR_SRADDMVLD_MASK                        (0x1U << I2C_MRXRADDR_SRADDMVLD_SHIFT)                       /* 0x02000000 */
#define I2C_MRXRADDR_SRADDHVLD_SHIFT                       (26U)
#define I2C_MRXRADDR_SRADDHVLD_MASK                        (0x1U << I2C_MRXRADDR_SRADDHVLD_SHIFT)                       /* 0x04000000 */
/* MTXCNT */
#define I2C_MTXCNT_OFFSET                                  (0x10U)
#define I2C_MTXCNT_MTXCNT_SHIFT                            (0U)
#define I2C_MTXCNT_MTXCNT_MASK                             (0x3FU << I2C_MTXCNT_MTXCNT_SHIFT)                           /* 0x0000003F */
/* MRXCNT */
#define I2C_MRXCNT_OFFSET                                  (0x14U)
#define I2C_MRXCNT_MRXCNT_SHIFT                            (0U)
#define I2C_MRXCNT_MRXCNT_MASK                             (0x3FU << I2C_MRXCNT_MRXCNT_SHIFT)                           /* 0x0000003F */
/* IEN */
#define I2C_IEN_OFFSET                                     (0x18U)
#define I2C_IEN_BTFIEN_SHIFT                               (0U)
#define I2C_IEN_BTFIEN_MASK                                (0x1U << I2C_IEN_BTFIEN_SHIFT)                               /* 0x00000001 */
#define I2C_IEN_BRFIEN_SHIFT                               (1U)
#define I2C_IEN_BRFIEN_MASK                                (0x1U << I2C_IEN_BRFIEN_SHIFT)                               /* 0x00000002 */
#define I2C_IEN_MBTFIEN_SHIFT                              (2U)
#define I2C_IEN_MBTFIEN_MASK                               (0x1U << I2C_IEN_MBTFIEN_SHIFT)                              /* 0x00000004 */
#define I2C_IEN_MBRFIEN_SHIFT                              (3U)
#define I2C_IEN_MBRFIEN_MASK                               (0x1U << I2C_IEN_MBRFIEN_SHIFT)                              /* 0x00000008 */
#define I2C_IEN_STARTIEN_SHIFT                             (4U)
#define I2C_IEN_STARTIEN_MASK                              (0x1U << I2C_IEN_STARTIEN_SHIFT)                             /* 0x00000010 */
#define I2C_IEN_STOPIEN_SHIFT                              (5U)
#define I2C_IEN_STOPIEN_MASK                               (0x1U << I2C_IEN_STOPIEN_SHIFT)                              /* 0x00000020 */
#define I2C_IEN_NAKRCVIEN_SHIFT                            (6U)
#define I2C_IEN_NAKRCVIEN_MASK                             (0x1U << I2C_IEN_NAKRCVIEN_SHIFT)                            /* 0x00000040 */
#define I2C_IEN_SLAVEHDSCLEN_SHIFT                         (7U)
#define I2C_IEN_SLAVEHDSCLEN_MASK                          (0x1U << I2C_IEN_SLAVEHDSCLEN_SHIFT)                         /* 0x00000080 */
/* IPD */
#define I2C_IPD_OFFSET                                     (0x1CU)
#define I2C_IPD_BTFIPD_SHIFT                               (0U)
#define I2C_IPD_BTFIPD_MASK                                (0x1U << I2C_IPD_BTFIPD_SHIFT)                               /* 0x00000001 */
#define I2C_IPD_BRFIPD_SHIFT                               (1U)
#define I2C_IPD_BRFIPD_MASK                                (0x1U << I2C_IPD_BRFIPD_SHIFT)                               /* 0x00000002 */
#define I2C_IPD_MBTFIPD_SHIFT                              (2U)
#define I2C_IPD_MBTFIPD_MASK                               (0x1U << I2C_IPD_MBTFIPD_SHIFT)                              /* 0x00000004 */
#define I2C_IPD_MBRFIPD_SHIFT                              (3U)
#define I2C_IPD_MBRFIPD_MASK                               (0x1U << I2C_IPD_MBRFIPD_SHIFT)                              /* 0x00000008 */
#define I2C_IPD_STARTIPD_SHIFT                             (4U)
#define I2C_IPD_STARTIPD_MASK                              (0x1U << I2C_IPD_STARTIPD_SHIFT)                             /* 0x00000010 */
#define I2C_IPD_STOPIPD_SHIFT                              (5U)
#define I2C_IPD_STOPIPD_MASK                               (0x1U << I2C_IPD_STOPIPD_SHIFT)                              /* 0x00000020 */
#define I2C_IPD_NAKRCVIPD_SHIFT                            (6U)
#define I2C_IPD_NAKRCVIPD_MASK                             (0x1U << I2C_IPD_NAKRCVIPD_SHIFT)                            /* 0x00000040 */
#define I2C_IPD_SLAVEHDSCLIPD_SHIFT                        (7U)
#define I2C_IPD_SLAVEHDSCLIPD_MASK                         (0x1U << I2C_IPD_SLAVEHDSCLIPD_SHIFT)                        /* 0x00000080 */
/* FCNT */
#define I2C_FCNT_OFFSET                                    (0x20U)
#define I2C_FCNT                                           (0x0U)
#define I2C_FCNT_FCNT_SHIFT                                (0U)
#define I2C_FCNT_FCNT_MASK                                 (0x3FU << I2C_FCNT_FCNT_SHIFT)                               /* 0x0000003F */
/* SCL_OE_DB */
#define I2C_SCL_OE_DB_OFFSET                               (0x24U)
#define I2C_SCL_OE_DB_SCL_OE_DB_SHIFT                      (0U)
#define I2C_SCL_OE_DB_SCL_OE_DB_MASK                       (0xFFU << I2C_SCL_OE_DB_SCL_OE_DB_SHIFT)                     /* 0x000000FF */
/* TXDATA0 */
#define I2C_TXDATA0_OFFSET                                 (0x100U)
#define I2C_TXDATA0_TXDATA0_SHIFT                          (0U)
#define I2C_TXDATA0_TXDATA0_MASK                           (0xFFFFFFFFU << I2C_TXDATA0_TXDATA0_SHIFT)                   /* 0xFFFFFFFF */
/* TXDATA1 */
#define I2C_TXDATA1_OFFSET                                 (0x104U)
#define I2C_TXDATA1_TXDATA1_SHIFT                          (0U)
#define I2C_TXDATA1_TXDATA1_MASK                           (0xFFFFFFFFU << I2C_TXDATA1_TXDATA1_SHIFT)                   /* 0xFFFFFFFF */
/* TXDATA2 */
#define I2C_TXDATA2_OFFSET                                 (0x108U)
#define I2C_TXDATA2_TXDATA2_SHIFT                          (0U)
#define I2C_TXDATA2_TXDATA2_MASK                           (0xFFFFFFFFU << I2C_TXDATA2_TXDATA2_SHIFT)                   /* 0xFFFFFFFF */
/* TXDATA3 */
#define I2C_TXDATA3_OFFSET                                 (0x10CU)
#define I2C_TXDATA3_TXDATA3_SHIFT                          (0U)
#define I2C_TXDATA3_TXDATA3_MASK                           (0xFFFFFFFFU << I2C_TXDATA3_TXDATA3_SHIFT)                   /* 0xFFFFFFFF */
/* TXDATA4 */
#define I2C_TXDATA4_OFFSET                                 (0x110U)
#define I2C_TXDATA4_TXDATA4_SHIFT                          (0U)
#define I2C_TXDATA4_TXDATA4_MASK                           (0xFFFFFFFFU << I2C_TXDATA4_TXDATA4_SHIFT)                   /* 0xFFFFFFFF */
/* TXDATA5 */
#define I2C_TXDATA5_OFFSET                                 (0x114U)
#define I2C_TXDATA5_TXDATA5_SHIFT                          (0U)
#define I2C_TXDATA5_TXDATA5_MASK                           (0xFFFFFFFFU << I2C_TXDATA5_TXDATA5_SHIFT)                   /* 0xFFFFFFFF */
/* TXDATA6 */
#define I2C_TXDATA6_OFFSET                                 (0x118U)
#define I2C_TXDATA6_TXDATA6_SHIFT                          (0U)
#define I2C_TXDATA6_TXDATA6_MASK                           (0xFFFFFFFFU << I2C_TXDATA6_TXDATA6_SHIFT)                   /* 0xFFFFFFFF */
/* TXDATA7 */
#define I2C_TXDATA7_OFFSET                                 (0x11CU)
#define I2C_TXDATA7_TXDATA7_SHIFT                          (0U)
#define I2C_TXDATA7_TXDATA7_MASK                           (0xFFFFFFFFU << I2C_TXDATA7_TXDATA7_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA0 */
#define I2C_RXDATA0_OFFSET                                 (0x200U)
#define I2C_RXDATA0                                        (0x0U)
#define I2C_RXDATA0_RXDATA0_SHIFT                          (0U)
#define I2C_RXDATA0_RXDATA0_MASK                           (0xFFFFFFFFU << I2C_RXDATA0_RXDATA0_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA1 */
#define I2C_RXDATA1_OFFSET                                 (0x204U)
#define I2C_RXDATA1                                        (0x0U)
#define I2C_RXDATA1_RXDATA1_SHIFT                          (0U)
#define I2C_RXDATA1_RXDATA1_MASK                           (0xFFFFFFFFU << I2C_RXDATA1_RXDATA1_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA2 */
#define I2C_RXDATA2_OFFSET                                 (0x208U)
#define I2C_RXDATA2                                        (0x0U)
#define I2C_RXDATA2_RXDATA2_SHIFT                          (0U)
#define I2C_RXDATA2_RXDATA2_MASK                           (0xFFFFFFFFU << I2C_RXDATA2_RXDATA2_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA3 */
#define I2C_RXDATA3_OFFSET                                 (0x20CU)
#define I2C_RXDATA3                                        (0x0U)
#define I2C_RXDATA3_RXDATA3_SHIFT                          (0U)
#define I2C_RXDATA3_RXDATA3_MASK                           (0xFFFFFFFFU << I2C_RXDATA3_RXDATA3_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA4 */
#define I2C_RXDATA4_OFFSET                                 (0x210U)
#define I2C_RXDATA4                                        (0x0U)
#define I2C_RXDATA4_RXDATA4_SHIFT                          (0U)
#define I2C_RXDATA4_RXDATA4_MASK                           (0xFFFFFFFFU << I2C_RXDATA4_RXDATA4_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA5 */
#define I2C_RXDATA5_OFFSET                                 (0x214U)
#define I2C_RXDATA5                                        (0x0U)
#define I2C_RXDATA5_RXDATA5_SHIFT                          (0U)
#define I2C_RXDATA5_RXDATA5_MASK                           (0xFFFFFFFFU << I2C_RXDATA5_RXDATA5_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA6 */
#define I2C_RXDATA6_OFFSET                                 (0x218U)
#define I2C_RXDATA6                                        (0x0U)
#define I2C_RXDATA6_RXDATA6_SHIFT                          (0U)
#define I2C_RXDATA6_RXDATA6_MASK                           (0xFFFFFFFFU << I2C_RXDATA6_RXDATA6_SHIFT)                   /* 0xFFFFFFFF */
/* RXDATA7 */
#define I2C_RXDATA7_OFFSET                                 (0x21CU)
#define I2C_RXDATA7                                        (0x0U)
#define I2C_RXDATA7_RXDATA7_SHIFT                          (0U)
#define I2C_RXDATA7_RXDATA7_MASK                           (0xFFFFFFFFU << I2C_RXDATA7_RXDATA7_SHIFT)                   /* 0xFFFFFFFF */
/* ST */
#define I2C_ST_OFFSET                                      (0x220U)
#define I2C_ST                                             (0x0U)
#define I2C_ST_SDA_ST_SHIFT                                (0U)
#define I2C_ST_SDA_ST_MASK                                 (0x1U << I2C_ST_SDA_ST_SHIFT)                                /* 0x00000001 */
#define I2C_ST_SCL_ST_SHIFT                                (1U)
#define I2C_ST_SCL_ST_MASK                                 (0x1U << I2C_ST_SCL_ST_SHIFT)                                /* 0x00000002 */
/* DBGCTRL */
#define I2C_DBGCTRL_OFFSET                                 (0x224U)
#define I2C_DBGCTRL_FLT_F_SHIFT                            (0U)
#define I2C_DBGCTRL_FLT_F_MASK                             (0xFU << I2C_DBGCTRL_FLT_F_SHIFT)                            /* 0x0000000F */
#define I2C_DBGCTRL_FLT_R_SHIFT                            (4U)
#define I2C_DBGCTRL_FLT_R_MASK                             (0xFU << I2C_DBGCTRL_FLT_R_SHIFT)                            /* 0x000000F0 */
#define I2C_DBGCTRL_SLV_HOLD_SCL_TH_SHIFT                  (8U)
#define I2C_DBGCTRL_SLV_HOLD_SCL_TH_MASK                   (0xFU << I2C_DBGCTRL_SLV_HOLD_SCL_TH_SHIFT)                  /* 0x00000F00 */
#define I2C_DBGCTRL_FLT_EN_SHIFT                           (12U)
#define I2C_DBGCTRL_FLT_EN_MASK                            (0x1U << I2C_DBGCTRL_FLT_EN_SHIFT)                           /* 0x00001000 */
#define I2C_DBGCTRL_NAK_RELEASE_SCL_SHIFT                  (13U)
#define I2C_DBGCTRL_NAK_RELEASE_SCL_MASK                   (0x1U << I2C_DBGCTRL_NAK_RELEASE_SCL_SHIFT)                  /* 0x00002000 */
#define I2C_DBGCTRL_H0_CHECK_SCL_SHIFT                     (14U)
#define I2C_DBGCTRL_H0_CHECK_SCL_MASK                      (0x1U << I2C_DBGCTRL_H0_CHECK_SCL_SHIFT)                     /* 0x00004000 */
/******************************************UART******************************************/
/* RBR */
#define UART_RBR_OFFSET                                    (0x0U)
#define UART_RBR                                           (0x0U)
#define UART_RBR_DATA_INPUT_SHIFT                          (0U)
#define UART_RBR_DATA_INPUT_MASK                           (0xFFU << UART_RBR_DATA_INPUT_SHIFT)                         /* 0x000000FF */
/* DLL */
#define UART_DLL_OFFSET                                    (0x0U)
#define UART_DLL_BAUD_RATE_DIVISOR_L_SHIFT                 (0U)
#define UART_DLL_BAUD_RATE_DIVISOR_L_MASK                  (0xFFU << UART_DLL_BAUD_RATE_DIVISOR_L_SHIFT)                /* 0x000000FF */
/* THR */
#define UART_THR_OFFSET                                    (0x0U)
#define UART_THR_DATA_OUTPUT_SHIFT                         (0U)
#define UART_THR_DATA_OUTPUT_MASK                          (0xFFU << UART_THR_DATA_OUTPUT_SHIFT)                        /* 0x000000FF */
/* DLH */
#define UART_DLH_OFFSET                                    (0x4U)
#define UART_DLH_BAUD_RATE_DIVISOR_H_SHIFT                 (0U)
#define UART_DLH_BAUD_RATE_DIVISOR_H_MASK                  (0xFFU << UART_DLH_BAUD_RATE_DIVISOR_H_SHIFT)                /* 0x000000FF */
/* IER */
#define UART_IER_OFFSET                                    (0x4U)
#define UART_IER_RECEIVE_DATA_AVAILABLE_INT_EN_SHIFT       (0U)
#define UART_IER_RECEIVE_DATA_AVAILABLE_INT_EN_MASK        (0x1U << UART_IER_RECEIVE_DATA_AVAILABLE_INT_EN_SHIFT)       /* 0x00000001 */
#define UART_IER_TRANS_HOLD_EMPTY_INT_EN_SHIFT             (1U)
#define UART_IER_TRANS_HOLD_EMPTY_INT_EN_MASK              (0x1U << UART_IER_TRANS_HOLD_EMPTY_INT_EN_SHIFT)             /* 0x00000002 */
#define UART_IER_RECEIVE_LINE_STATUS_INT_EN_SHIFT          (2U)
#define UART_IER_RECEIVE_LINE_STATUS_INT_EN_MASK           (0x1U << UART_IER_RECEIVE_LINE_STATUS_INT_EN_SHIFT)          /* 0x00000004 */
#define UART_IER_MODEM_STATUS_INT_EN_SHIFT                 (3U)
#define UART_IER_MODEM_STATUS_INT_EN_MASK                  (0x1U << UART_IER_MODEM_STATUS_INT_EN_SHIFT)                 /* 0x00000008 */
#define UART_IER_PROG_THRE_INT_EN_SHIFT                    (7U)
#define UART_IER_PROG_THRE_INT_EN_MASK                     (0x1U << UART_IER_PROG_THRE_INT_EN_SHIFT)                    /* 0x00000080 */
/* FCR */
#define UART_FCR_OFFSET                                    (0x8U)
#define UART_FCR_FIFO_EN_SHIFT                             (0U)
#define UART_FCR_FIFO_EN_MASK                              (0x1U << UART_FCR_FIFO_EN_SHIFT)                             /* 0x00000001 */
#define UART_FCR_RCVR_FIFO_RESET_SHIFT                     (1U)
#define UART_FCR_RCVR_FIFO_RESET_MASK                      (0x1U << UART_FCR_RCVR_FIFO_RESET_SHIFT)                     /* 0x00000002 */
#define UART_FCR_XMIT_FIFO_RESET_SHIFT                     (2U)
#define UART_FCR_XMIT_FIFO_RESET_MASK                      (0x1U << UART_FCR_XMIT_FIFO_RESET_SHIFT)                     /* 0x00000004 */
#define UART_FCR_DMA_MODE_SHIFT                            (3U)
#define UART_FCR_DMA_MODE_MASK                             (0x1U << UART_FCR_DMA_MODE_SHIFT)                            /* 0x00000008 */
#define UART_FCR_TX_EMPTY_TRIGGER_SHIFT                    (4U)
#define UART_FCR_TX_EMPTY_TRIGGER_MASK                     (0x3U << UART_FCR_TX_EMPTY_TRIGGER_SHIFT)                    /* 0x00000030 */
#define UART_FCR_RCVR_TRIGGER_SHIFT                        (6U)
#define UART_FCR_RCVR_TRIGGER_MASK                         (0x3U << UART_FCR_RCVR_TRIGGER_SHIFT)                        /* 0x000000C0 */
/* IIR */
#define UART_IIR_OFFSET                                    (0x8U)
#define UART_IIR                                           (0x1U)
#define UART_IIR_INT_ID_SHIFT                              (0U)
#define UART_IIR_INT_ID_MASK                               (0xFU << UART_IIR_INT_ID_SHIFT)                              /* 0x0000000F */
#define UART_IIR_FIFOS_EN_SHIFT                            (6U)
#define UART_IIR_FIFOS_EN_MASK                             (0x3U << UART_IIR_FIFOS_EN_SHIFT)                            /* 0x000000C0 */
/* LCR */
#define UART_LCR_OFFSET                                    (0xCU)
#define UART_LCR_DATA_LENGTH_SEL_SHIFT                     (0U)
#define UART_LCR_DATA_LENGTH_SEL_MASK                      (0x3U << UART_LCR_DATA_LENGTH_SEL_SHIFT)                     /* 0x00000003 */
#define UART_LCR_STOP_BITS_NUM_SHIFT                       (2U)
#define UART_LCR_STOP_BITS_NUM_MASK                        (0x1U << UART_LCR_STOP_BITS_NUM_SHIFT)                       /* 0x00000004 */
#define UART_LCR_PARITY_EN_SHIFT                           (3U)
#define UART_LCR_PARITY_EN_MASK                            (0x1U << UART_LCR_PARITY_EN_SHIFT)                           /* 0x00000008 */
#define UART_LCR_EVEN_PARITY_SEL_SHIFT                     (4U)
#define UART_LCR_EVEN_PARITY_SEL_MASK                      (0x1U << UART_LCR_EVEN_PARITY_SEL_SHIFT)                     /* 0x00000010 */
#define UART_LCR_BREAK_CTRL_SHIFT                          (6U)
#define UART_LCR_BREAK_CTRL_MASK                           (0x1U << UART_LCR_BREAK_CTRL_SHIFT)                          /* 0x00000040 */
#define UART_LCR_DIV_LAT_ACCESS_SHIFT                      (7U)
#define UART_LCR_DIV_LAT_ACCESS_MASK                       (0x1U << UART_LCR_DIV_LAT_ACCESS_SHIFT)                      /* 0x00000080 */
/* MCR */
#define UART_MCR_OFFSET                                    (0x10U)
#define UART_MCR_DATA_TERMINAL_READY_SHIFT                 (0U)
#define UART_MCR_DATA_TERMINAL_READY_MASK                  (0x1U << UART_MCR_DATA_TERMINAL_READY_SHIFT)                 /* 0x00000001 */
#define UART_MCR_REQ_TO_SEND_SHIFT                         (1U)
#define UART_MCR_REQ_TO_SEND_MASK                          (0x1U << UART_MCR_REQ_TO_SEND_SHIFT)                         /* 0x00000002 */
#define UART_MCR_OUT1_SHIFT                                (2U)
#define UART_MCR_OUT1_MASK                                 (0x1U << UART_MCR_OUT1_SHIFT)                                /* 0x00000004 */
#define UART_MCR_OUT2_SHIFT                                (3U)
#define UART_MCR_OUT2_MASK                                 (0x1U << UART_MCR_OUT2_SHIFT)                                /* 0x00000008 */
#define UART_MCR_LOOPBACK_SHIFT                            (4U)
#define UART_MCR_LOOPBACK_MASK                             (0x1U << UART_MCR_LOOPBACK_SHIFT)                            /* 0x00000010 */
#define UART_MCR_AUTO_FLOW_CTRL_EN_SHIFT                   (5U)
#define UART_MCR_AUTO_FLOW_CTRL_EN_MASK                    (0x1U << UART_MCR_AUTO_FLOW_CTRL_EN_SHIFT)                   /* 0x00000020 */
#define UART_MCR_SIR_MODE_EN_SHIFT                         (6U)
#define UART_MCR_SIR_MODE_EN_MASK                          (0x1U << UART_MCR_SIR_MODE_EN_SHIFT)                         /* 0x00000040 */
/* LSR */
#define UART_LSR_OFFSET                                    (0x14U)
#define UART_LSR                                           (0x60U)
#define UART_LSR_DATA_READY_SHIFT                          (0U)
#define UART_LSR_DATA_READY_MASK                           (0x1U << UART_LSR_DATA_READY_SHIFT)                          /* 0x00000001 */
#define UART_LSR_OVERRUN_ERROR_SHIFT                       (1U)
#define UART_LSR_OVERRUN_ERROR_MASK                        (0x1U << UART_LSR_OVERRUN_ERROR_SHIFT)                       /* 0x00000002 */
#define UART_LSR_PARITY_EROR_SHIFT                         (2U)
#define UART_LSR_PARITY_EROR_MASK                          (0x1U << UART_LSR_PARITY_EROR_SHIFT)                         /* 0x00000004 */
#define UART_LSR_FRAMING_ERROR_SHIFT                       (3U)
#define UART_LSR_FRAMING_ERROR_MASK                        (0x1U << UART_LSR_FRAMING_ERROR_SHIFT)                       /* 0x00000008 */
#define UART_LSR_BREAK_INT_SHIFT                           (4U)
#define UART_LSR_BREAK_INT_MASK                            (0x1U << UART_LSR_BREAK_INT_SHIFT)                           /* 0x00000010 */
#define UART_LSR_TRANS_HOLD_REG_EMPTY_SHIFT                (5U)
#define UART_LSR_TRANS_HOLD_REG_EMPTY_MASK                 (0x1U << UART_LSR_TRANS_HOLD_REG_EMPTY_SHIFT)                /* 0x00000020 */
#define UART_LSR_TRANS_EMPTY_SHIFT                         (6U)
#define UART_LSR_TRANS_EMPTY_MASK                          (0x1U << UART_LSR_TRANS_EMPTY_SHIFT)                         /* 0x00000040 */
#define UART_LSR_RECEIVER_FIFO_ERROR_SHIFT                 (7U)
#define UART_LSR_RECEIVER_FIFO_ERROR_MASK                  (0x1U << UART_LSR_RECEIVER_FIFO_ERROR_SHIFT)                 /* 0x00000080 */
/* MSR */
#define UART_MSR_OFFSET                                    (0x18U)
#define UART_MSR                                           (0x0U)
#define UART_MSR_DELTA_CLEAR_TO_SEND_SHIFT                 (0U)
#define UART_MSR_DELTA_CLEAR_TO_SEND_MASK                  (0x1U << UART_MSR_DELTA_CLEAR_TO_SEND_SHIFT)                 /* 0x00000001 */
#define UART_MSR_DELTA_DATA_SET_READY_SHIFT                (1U)
#define UART_MSR_DELTA_DATA_SET_READY_MASK                 (0x1U << UART_MSR_DELTA_DATA_SET_READY_SHIFT)                /* 0x00000002 */
#define UART_MSR_TRAILING_EDGE_RING_INDICATOR_SHIFT        (2U)
#define UART_MSR_TRAILING_EDGE_RING_INDICATOR_MASK         (0x1U << UART_MSR_TRAILING_EDGE_RING_INDICATOR_SHIFT)        /* 0x00000004 */
#define UART_MSR_DELTA_DATA_CARRIER_DETECT_SHIFT           (3U)
#define UART_MSR_DELTA_DATA_CARRIER_DETECT_MASK            (0x1U << UART_MSR_DELTA_DATA_CARRIER_DETECT_SHIFT)           /* 0x00000008 */
#define UART_MSR_CLEAR_TO_SEND_SHIFT                       (4U)
#define UART_MSR_CLEAR_TO_SEND_MASK                        (0x1U << UART_MSR_CLEAR_TO_SEND_SHIFT)                       /* 0x00000010 */
#define UART_MSR_DATA_SET_READY_SHIFT                      (5U)
#define UART_MSR_DATA_SET_READY_MASK                       (0x1U << UART_MSR_DATA_SET_READY_SHIFT)                      /* 0x00000020 */
#define UART_MSR_RING_INDICATOR_SHIFT                      (6U)
#define UART_MSR_RING_INDICATOR_MASK                       (0x1U << UART_MSR_RING_INDICATOR_SHIFT)                      /* 0x00000040 */
#define UART_MSR_DATA_CARRIOR_DETECT_SHIFT                 (7U)
#define UART_MSR_DATA_CARRIOR_DETECT_MASK                  (0x1U << UART_MSR_DATA_CARRIOR_DETECT_SHIFT)                 /* 0x00000080 */
/* SCR */
#define UART_SCR_OFFSET                                    (0x1CU)
#define UART_SCR_TEMP_STORE_SPACE_SHIFT                    (0U)
#define UART_SCR_TEMP_STORE_SPACE_MASK                     (0xFFU << UART_SCR_TEMP_STORE_SPACE_SHIFT)                   /* 0x000000FF */
/* SRBR */
#define UART_SRBR_OFFSET                                   (0x30U)
#define UART_SRBR                                          (0x0U)
#define UART_SRBR_SHADOW_RBR_SHIFT                         (0U)
#define UART_SRBR_SHADOW_RBR_MASK                          (0xFFU << UART_SRBR_SHADOW_RBR_SHIFT)                        /* 0x000000FF */
/* STHR */
#define UART_STHR_OFFSET                                   (0x30U)
#define UART_STHR_SHADOW_THR_SHIFT                         (0U)
#define UART_STHR_SHADOW_THR_MASK                          (0xFFU << UART_STHR_SHADOW_THR_SHIFT)                        /* 0x000000FF */
/* FAR */
#define UART_FAR_OFFSET                                    (0x70U)
#define UART_FAR_FIFO_ACCESS_TEST_EN_SHIFT                 (0U)
#define UART_FAR_FIFO_ACCESS_TEST_EN_MASK                  (0x1U << UART_FAR_FIFO_ACCESS_TEST_EN_SHIFT)                 /* 0x00000001 */
/* TFR */
#define UART_TFR_OFFSET                                    (0x74U)
#define UART_TFR                                           (0x0U)
#define UART_TFR_TRANS_FIFO_READ_SHIFT                     (0U)
#define UART_TFR_TRANS_FIFO_READ_MASK                      (0xFFU << UART_TFR_TRANS_FIFO_READ_SHIFT)                    /* 0x000000FF */
/* RFW */
#define UART_RFW_OFFSET                                    (0x78U)
#define UART_RFW_RECEIVE_FIFO_WRITE_SHIFT                  (0U)
#define UART_RFW_RECEIVE_FIFO_WRITE_MASK                   (0xFFU << UART_RFW_RECEIVE_FIFO_WRITE_SHIFT)                 /* 0x000000FF */
#define UART_RFW_RECEIVE_FIFO_PARITY_ERROR_SHIFT           (8U)
#define UART_RFW_RECEIVE_FIFO_PARITY_ERROR_MASK            (0x1U << UART_RFW_RECEIVE_FIFO_PARITY_ERROR_SHIFT)           /* 0x00000100 */
#define UART_RFW_RECEIVE_FIFO_FRAMING_ERROR_SHIFT          (9U)
#define UART_RFW_RECEIVE_FIFO_FRAMING_ERROR_MASK           (0x1U << UART_RFW_RECEIVE_FIFO_FRAMING_ERROR_SHIFT)          /* 0x00000200 */
/* USR */
#define UART_USR_OFFSET                                    (0x7CU)
#define UART_USR                                           (0x6U)
#define UART_USR_UART_BUSY_SHIFT                           (0U)
#define UART_USR_UART_BUSY_MASK                            (0x1U << UART_USR_UART_BUSY_SHIFT)                           /* 0x00000001 */
#define UART_USR_TRANS_FIFO_NOT_FULL_SHIFT                 (1U)
#define UART_USR_TRANS_FIFO_NOT_FULL_MASK                  (0x1U << UART_USR_TRANS_FIFO_NOT_FULL_SHIFT)                 /* 0x00000002 */
#define UART_USR_TRASN_FIFO_EMPTY_SHIFT                    (2U)
#define UART_USR_TRASN_FIFO_EMPTY_MASK                     (0x1U << UART_USR_TRASN_FIFO_EMPTY_SHIFT)                    /* 0x00000004 */
#define UART_USR_RECEIVE_FIFO_NOT_EMPTY_SHIFT              (3U)
#define UART_USR_RECEIVE_FIFO_NOT_EMPTY_MASK               (0x1U << UART_USR_RECEIVE_FIFO_NOT_EMPTY_SHIFT)              /* 0x00000008 */
#define UART_USR_RECEIVE_FIFO_FULL_SHIFT                   (4U)
#define UART_USR_RECEIVE_FIFO_FULL_MASK                    (0x1U << UART_USR_RECEIVE_FIFO_FULL_SHIFT)                   /* 0x00000010 */
/* TFL */
#define UART_TFL_OFFSET                                    (0x80U)
#define UART_TFL                                           (0x0U)
#define UART_TFL_TRANS_FIFO_LEVEL_SHIFT                    (0U)
#define UART_TFL_TRANS_FIFO_LEVEL_MASK                     (0x3FU << UART_TFL_TRANS_FIFO_LEVEL_SHIFT)                   /* 0x0000003F */
/* RFL */
#define UART_RFL_OFFSET                                    (0x84U)
#define UART_RFL                                           (0x0U)
#define UART_RFL_RECEIVE_FIFO_LEVEL_SHIFT                  (0U)
#define UART_RFL_RECEIVE_FIFO_LEVEL_MASK                   (0x3FU << UART_RFL_RECEIVE_FIFO_LEVEL_SHIFT)                 /* 0x0000003F */
/* SRR */
#define UART_SRR_OFFSET                                    (0x88U)
#define UART_SRR_UART_RESET_SHIFT                          (0U)
#define UART_SRR_UART_RESET_MASK                           (0x1U << UART_SRR_UART_RESET_SHIFT)                          /* 0x00000001 */
#define UART_SRR_RCVR_FIFO_RESET_SHIFT                     (1U)
#define UART_SRR_RCVR_FIFO_RESET_MASK                      (0x1U << UART_SRR_RCVR_FIFO_RESET_SHIFT)                     /* 0x00000002 */
#define UART_SRR_XMIT_FIFO_RESET_SHIFT                     (2U)
#define UART_SRR_XMIT_FIFO_RESET_MASK                      (0x1U << UART_SRR_XMIT_FIFO_RESET_SHIFT)                     /* 0x00000004 */
/* SRTS */
#define UART_SRTS_OFFSET                                   (0x8CU)
#define UART_SRTS_SHADOW_REQ_TO_SEND_SHIFT                 (0U)
#define UART_SRTS_SHADOW_REQ_TO_SEND_MASK                  (0x1U << UART_SRTS_SHADOW_REQ_TO_SEND_SHIFT)                 /* 0x00000001 */
/* SBCR */
#define UART_SBCR_OFFSET                                   (0x90U)
#define UART_SBCR_SHADOW_BREAK_CTRL_SHIFT                  (0U)
#define UART_SBCR_SHADOW_BREAK_CTRL_MASK                   (0x1U << UART_SBCR_SHADOW_BREAK_CTRL_SHIFT)                  /* 0x00000001 */
/* SDMAM */
#define UART_SDMAM_OFFSET                                  (0x94U)
#define UART_SDMAM_SHADOW_DMA_MODE_SHIFT                   (0U)
#define UART_SDMAM_SHADOW_DMA_MODE_MASK                    (0x1U << UART_SDMAM_SHADOW_DMA_MODE_SHIFT)                   /* 0x00000001 */
/* SFE */
#define UART_SFE_OFFSET                                    (0x98U)
#define UART_SFE_SHADOW_FIFO_EN_SHIFT                      (0U)
#define UART_SFE_SHADOW_FIFO_EN_MASK                       (0x1U << UART_SFE_SHADOW_FIFO_EN_SHIFT)                      /* 0x00000001 */
/* SRT */
#define UART_SRT_OFFSET                                    (0x9CU)
#define UART_SRT_SHADOW_RCVR_TRIGGER_SHIFT                 (0U)
#define UART_SRT_SHADOW_RCVR_TRIGGER_MASK                  (0x3U << UART_SRT_SHADOW_RCVR_TRIGGER_SHIFT)                 /* 0x00000003 */
/* STET */
#define UART_STET_OFFSET                                   (0xA0U)
#define UART_STET_SHADOW_TX_EMPTY_TRIGGER_SHIFT            (0U)
#define UART_STET_SHADOW_TX_EMPTY_TRIGGER_MASK             (0x3U << UART_STET_SHADOW_TX_EMPTY_TRIGGER_SHIFT)            /* 0x00000003 */
/* HTX */
#define UART_HTX_OFFSET                                    (0xA4U)
#define UART_HTX_HALT_TX_EN_SHIFT                          (0U)
#define UART_HTX_HALT_TX_EN_MASK                           (0x1U << UART_HTX_HALT_TX_EN_SHIFT)                          /* 0x00000001 */
/* DMASA */
#define UART_DMASA_OFFSET                                  (0xA8U)
#define UART_DMASA_DMA_SOFTWARE_ACK_SHIFT                  (0U)
#define UART_DMASA_DMA_SOFTWARE_ACK_MASK                   (0x1U << UART_DMASA_DMA_SOFTWARE_ACK_SHIFT)                  /* 0x00000001 */
/* CPR */
#define UART_CPR_OFFSET                                    (0xF4U)
#define UART_CPR                                           (0x0U)
#define UART_CPR_APB_DATA_WIDTH_SHIFT                      (0U)
#define UART_CPR_APB_DATA_WIDTH_MASK                       (0x3U << UART_CPR_APB_DATA_WIDTH_SHIFT)                      /* 0x00000003 */
#define UART_CPR_AFCE_MODE_SHIFT                           (4U)
#define UART_CPR_AFCE_MODE_MASK                            (0x1U << UART_CPR_AFCE_MODE_SHIFT)                           /* 0x00000010 */
#define UART_CPR_THRE_MODE_SHIFT                           (5U)
#define UART_CPR_THRE_MODE_MASK                            (0x1U << UART_CPR_THRE_MODE_SHIFT)                           /* 0x00000020 */
#define UART_CPR_SIR_MODE_SHIFT                            (6U)
#define UART_CPR_SIR_MODE_MASK                             (0x1U << UART_CPR_SIR_MODE_SHIFT)                            /* 0x00000040 */
#define UART_CPR_SIR_LP_MODE_SHIFT                         (7U)
#define UART_CPR_SIR_LP_MODE_MASK                          (0x1U << UART_CPR_SIR_LP_MODE_SHIFT)                         /* 0x00000080 */
#define UART_CPR_NEW_FEAT_SHIFT                            (8U)
#define UART_CPR_NEW_FEAT_MASK                             (0x1U << UART_CPR_NEW_FEAT_SHIFT)                            /* 0x00000100 */
#define UART_CPR_FIFO_ACCESS_SHIFT                         (9U)
#define UART_CPR_FIFO_ACCESS_MASK                          (0x1U << UART_CPR_FIFO_ACCESS_SHIFT)                         /* 0x00000200 */
#define UART_CPR_FIFO_STAT_SHIFT                           (10U)
#define UART_CPR_FIFO_STAT_MASK                            (0x1U << UART_CPR_FIFO_STAT_SHIFT)                           /* 0x00000400 */
#define UART_CPR_SHADOW_SHIFT                              (11U)
#define UART_CPR_SHADOW_MASK                               (0x1U << UART_CPR_SHADOW_SHIFT)                              /* 0x00000800 */
#define UART_CPR_UART_ADD_ENCODED_PARAMS_SHIFT             (12U)
#define UART_CPR_UART_ADD_ENCODED_PARAMS_MASK              (0x1U << UART_CPR_UART_ADD_ENCODED_PARAMS_SHIFT)             /* 0x00001000 */
#define UART_CPR_DMA_EXTRA_SHIFT                           (13U)
#define UART_CPR_DMA_EXTRA_MASK                            (0x1U << UART_CPR_DMA_EXTRA_SHIFT)                           /* 0x00002000 */
#define UART_CPR_FIFO_MODE_SHIFT                           (16U)
#define UART_CPR_FIFO_MODE_MASK                            (0xFFU << UART_CPR_FIFO_MODE_SHIFT)                          /* 0x00FF0000 */
/* UCV */
#define UART_UCV_OFFSET                                    (0xF8U)
#define UART_UCV                                           (0x330372AU)
#define UART_UCV_VER_SHIFT                                 (0U)
#define UART_UCV_VER_MASK                                  (0xFFFFFFFFU << UART_UCV_VER_SHIFT)                          /* 0xFFFFFFFF */
/* CTR */
#define UART_CTR_OFFSET                                    (0xFCU)
#define UART_CTR                                           (0x44570110U)
#define UART_CTR_PERIPHERAL_ID_SHIFT                       (0U)
#define UART_CTR_PERIPHERAL_ID_MASK                        (0xFFFFFFFFU << UART_CTR_PERIPHERAL_ID_SHIFT)                /* 0xFFFFFFFF */
/******************************************SPI*******************************************/
/* CTRLR0 */
#define SPI_CTRLR0_OFFSET                                  (0x0U)
#define SPI_CTRLR0_DFS_SHIFT                               (0U)
#define SPI_CTRLR0_DFS_MASK                                (0x3U << SPI_CTRLR0_DFS_SHIFT)                               /* 0x00000003 */
#define SPI_CTRLR0_CFS_SHIFT                               (2U)
#define SPI_CTRLR0_CFS_MASK                                (0xFU << SPI_CTRLR0_CFS_SHIFT)                               /* 0x0000003C */
#define SPI_CTRLR0_SCPH_SHIFT                              (6U)
#define SPI_CTRLR0_SCPH_MASK                               (0x1U << SPI_CTRLR0_SCPH_SHIFT)                              /* 0x00000040 */
#define SPI_CTRLR0_SCPOL_SHIFT                             (7U)
#define SPI_CTRLR0_SCPOL_MASK                              (0x1U << SPI_CTRLR0_SCPOL_SHIFT)                             /* 0x00000080 */
#define SPI_CTRLR0_CSM_SHIFT                               (8U)
#define SPI_CTRLR0_CSM_MASK                                (0x3U << SPI_CTRLR0_CSM_SHIFT)                               /* 0x00000300 */
#define SPI_CTRLR0_SSD_SHIFT                               (10U)
#define SPI_CTRLR0_SSD_MASK                                (0x1U << SPI_CTRLR0_SSD_SHIFT)                               /* 0x00000400 */
#define SPI_CTRLR0_EM_SHIFT                                (11U)
#define SPI_CTRLR0_EM_MASK                                 (0x1U << SPI_CTRLR0_EM_SHIFT)                                /* 0x00000800 */
#define SPI_CTRLR0_FBM_SHIFT                               (12U)
#define SPI_CTRLR0_FBM_MASK                                (0x1U << SPI_CTRLR0_FBM_SHIFT)                               /* 0x00001000 */
#define SPI_CTRLR0_BHT_SHIFT                               (13U)
#define SPI_CTRLR0_BHT_MASK                                (0x1U << SPI_CTRLR0_BHT_SHIFT)                               /* 0x00002000 */
#define SPI_CTRLR0_RSD_SHIFT                               (14U)
#define SPI_CTRLR0_RSD_MASK                                (0x3U << SPI_CTRLR0_RSD_SHIFT)                               /* 0x0000C000 */
#define SPI_CTRLR0_FRF_SHIFT                               (16U)
#define SPI_CTRLR0_FRF_MASK                                (0x3U << SPI_CTRLR0_FRF_SHIFT)                               /* 0x00030000 */
#define SPI_CTRLR0_XFM_SHIFT                               (18U)
#define SPI_CTRLR0_XFM_MASK                                (0x3U << SPI_CTRLR0_XFM_SHIFT)                               /* 0x000C0000 */
#define SPI_CTRLR0_OPM_SHIFT                               (20U)
#define SPI_CTRLR0_OPM_MASK                                (0x1U << SPI_CTRLR0_OPM_SHIFT)                               /* 0x00100000 */
#define SPI_CTRLR0_MTM_SHIFT                               (21U)
#define SPI_CTRLR0_MTM_MASK                                (0x1U << SPI_CTRLR0_MTM_SHIFT)                               /* 0x00200000 */
#define SPI_CTRLR0_SOI_SHIFT                               (23U)
#define SPI_CTRLR0_SOI_MASK                                (0x3U << SPI_CTRLR0_SOI_SHIFT)                               /* 0x01800000 */
#define SPI_CTRLR0_LBK_SHIFT                               (25U)
#define SPI_CTRLR0_LBK_MASK                                (0x1U << SPI_CTRLR0_LBK_SHIFT)                               /* 0x02000000 */
/* CTRLR1 */
#define SPI_CTRLR1_OFFSET                                  (0x4U)
#define SPI_CTRLR1_NDM_SHIFT                               (0U)
#define SPI_CTRLR1_NDM_MASK                                (0xFFFFFFFFU << SPI_CTRLR1_NDM_SHIFT)                        /* 0xFFFFFFFF */
/* ENR */
#define SPI_ENR_OFFSET                                     (0x8U)
#define SPI_ENR_ENR_SHIFT                                  (0U)
#define SPI_ENR_ENR_MASK                                   (0x1U << SPI_ENR_ENR_SHIFT)                                  /* 0x00000001 */
/* SER */
#define SPI_SER_OFFSET                                     (0xCU)
#define SPI_SER_SER_SHIFT                                  (0U)
#define SPI_SER_SER_MASK                                   (0x3U << SPI_SER_SER_SHIFT)                                  /* 0x00000003 */
/* BAUDR */
#define SPI_BAUDR_OFFSET                                   (0x10U)
#define SPI_BAUDR_BAUDR_SHIFT                              (0U)
#define SPI_BAUDR_BAUDR_MASK                               (0xFFFFU << SPI_BAUDR_BAUDR_SHIFT)                           /* 0x0000FFFF */
/* TXFTLR */
#define SPI_TXFTLR_OFFSET                                  (0x14U)
#define SPI_TXFTLR_XFTLR_SHIFT                             (0U)
#define SPI_TXFTLR_XFTLR_MASK                              (0x3FU << SPI_TXFTLR_XFTLR_SHIFT)                            /* 0x0000003F */
/* RXFTLR */
#define SPI_RXFTLR_OFFSET                                  (0x18U)
#define SPI_RXFTLR_RXFTLR_SHIFT                            (0U)
#define SPI_RXFTLR_RXFTLR_MASK                             (0x3FU << SPI_RXFTLR_RXFTLR_SHIFT)                           /* 0x0000003F */
/* TXFLR */
#define SPI_TXFLR_OFFSET                                   (0x1CU)
#define SPI_TXFLR                                          (0x0U)
#define SPI_TXFLR_TXFLR_SHIFT                              (0U)
#define SPI_TXFLR_TXFLR_MASK                               (0x7FU << SPI_TXFLR_TXFLR_SHIFT)                             /* 0x0000007F */
/* RXFLR */
#define SPI_RXFLR_OFFSET                                   (0x20U)
#define SPI_RXFLR                                          (0x0U)
#define SPI_RXFLR_RXFLR_SHIFT                              (0U)
#define SPI_RXFLR_RXFLR_MASK                               (0x7FU << SPI_RXFLR_RXFLR_SHIFT)                             /* 0x0000007F */
/* SR */
#define SPI_SR_OFFSET                                      (0x24U)
#define SPI_SR                                             (0x4CU)
#define SPI_SR_BSF_SHIFT                                   (0U)
#define SPI_SR_BSF_MASK                                    (0x1U << SPI_SR_BSF_SHIFT)                                   /* 0x00000001 */
#define SPI_SR_TFF_SHIFT                                   (1U)
#define SPI_SR_TFF_MASK                                    (0x1U << SPI_SR_TFF_SHIFT)                                   /* 0x00000002 */
#define SPI_SR_TFE_SHIFT                                   (2U)
#define SPI_SR_TFE_MASK                                    (0x1U << SPI_SR_TFE_SHIFT)                                   /* 0x00000004 */
#define SPI_SR_RFE_SHIFT                                   (3U)
#define SPI_SR_RFE_MASK                                    (0x1U << SPI_SR_RFE_SHIFT)                                   /* 0x00000008 */
#define SPI_SR_RFF_SHIFT                                   (4U)
#define SPI_SR_RFF_MASK                                    (0x1U << SPI_SR_RFF_SHIFT)                                   /* 0x00000010 */
#define SPI_SR_STB_SHIFT                                   (5U)
#define SPI_SR_STB_MASK                                    (0x1U << SPI_SR_STB_SHIFT)                                   /* 0x00000020 */
#define SPI_SR_SSI_SHIFT                                   (6U)
#define SPI_SR_SSI_MASK                                    (0x1U << SPI_SR_SSI_SHIFT)                                   /* 0x00000040 */
/* IPR */
#define SPI_IPR_OFFSET                                     (0x28U)
#define SPI_IPR_IPR_SHIFT                                  (0U)
#define SPI_IPR_IPR_MASK                                   (0x1U << SPI_IPR_IPR_SHIFT)                                  /* 0x00000001 */
/* IMR */
#define SPI_IMR_OFFSET                                     (0x2CU)
#define SPI_IMR_TFEIM_SHIFT                                (0U)
#define SPI_IMR_TFEIM_MASK                                 (0x1U << SPI_IMR_TFEIM_SHIFT)                                /* 0x00000001 */
#define SPI_IMR_TFOIM_SHIFT                                (1U)
#define SPI_IMR_TFOIM_MASK                                 (0x1U << SPI_IMR_TFOIM_SHIFT)                                /* 0x00000002 */
#define SPI_IMR_RFUIM_SHIFT                                (2U)
#define SPI_IMR_RFUIM_MASK                                 (0x1U << SPI_IMR_RFUIM_SHIFT)                                /* 0x00000004 */
#define SPI_IMR_RFOIM_SHIFT                                (3U)
#define SPI_IMR_RFOIM_MASK                                 (0x1U << SPI_IMR_RFOIM_SHIFT)                                /* 0x00000008 */
#define SPI_IMR_RFFIM_SHIFT                                (4U)
#define SPI_IMR_RFFIM_MASK                                 (0x1U << SPI_IMR_RFFIM_SHIFT)                                /* 0x00000010 */
#define SPI_IMR_TOIM_SHIFT                                 (5U)
#define SPI_IMR_TOIM_MASK                                  (0x1U << SPI_IMR_TOIM_SHIFT)                                 /* 0x00000020 */
#define SPI_IMR_SSPIM_SHIFT                                (6U)
#define SPI_IMR_SSPIM_MASK                                 (0x1U << SPI_IMR_SSPIM_SHIFT)                                /* 0x00000040 */
#define SPI_IMR_TXFIM_SHIFT                                (7U)
#define SPI_IMR_TXFIM_MASK                                 (0x1U << SPI_IMR_TXFIM_SHIFT)                                /* 0x00000080 */
/* ISR */
#define SPI_ISR_OFFSET                                     (0x30U)
#define SPI_ISR_TFEIS_SHIFT                                (0U)
#define SPI_ISR_TFEIS_MASK                                 (0x1U << SPI_ISR_TFEIS_SHIFT)                                /* 0x00000001 */
#define SPI_ISR_TFOIS_SHIFT                                (1U)
#define SPI_ISR_TFOIS_MASK                                 (0x1U << SPI_ISR_TFOIS_SHIFT)                                /* 0x00000002 */
#define SPI_ISR_RFUIS_SHIFT                                (2U)
#define SPI_ISR_RFUIS_MASK                                 (0x1U << SPI_ISR_RFUIS_SHIFT)                                /* 0x00000004 */
#define SPI_ISR_RFOIS_SHIFT                                (3U)
#define SPI_ISR_RFOIS_MASK                                 (0x1U << SPI_ISR_RFOIS_SHIFT)                                /* 0x00000008 */
#define SPI_ISR_RFFIS_SHIFT                                (4U)
#define SPI_ISR_RFFIS_MASK                                 (0x1U << SPI_ISR_RFFIS_SHIFT)                                /* 0x00000010 */
#define SPI_ISR_TOIS_SHIFT                                 (5U)
#define SPI_ISR_TOIS_MASK                                  (0x1U << SPI_ISR_TOIS_SHIFT)                                 /* 0x00000020 */
#define SPI_ISR_SSPIS_SHIFT                                (6U)
#define SPI_ISR_SSPIS_MASK                                 (0x1U << SPI_ISR_SSPIS_SHIFT)                                /* 0x00000040 */
#define SPI_ISR_TXFIS_SHIFT                                (7U)
#define SPI_ISR_TXFIS_MASK                                 (0x1U << SPI_ISR_TXFIS_SHIFT)                                /* 0x00000080 */
/* RISR */
#define SPI_RISR_OFFSET                                    (0x34U)
#define SPI_RISR_TFERIS_SHIFT                              (0U)
#define SPI_RISR_TFERIS_MASK                               (0x1U << SPI_RISR_TFERIS_SHIFT)                              /* 0x00000001 */
#define SPI_RISR_TFORIS_SHIFT                              (1U)
#define SPI_RISR_TFORIS_MASK                               (0x1U << SPI_RISR_TFORIS_SHIFT)                              /* 0x00000002 */
#define SPI_RISR_RFURIS_SHIFT                              (2U)
#define SPI_RISR_RFURIS_MASK                               (0x1U << SPI_RISR_RFURIS_SHIFT)                              /* 0x00000004 */
#define SPI_RISR_RFORIS_SHIFT                              (3U)
#define SPI_RISR_RFORIS_MASK                               (0x1U << SPI_RISR_RFORIS_SHIFT)                              /* 0x00000008 */
#define SPI_RISR_RFFRIS_SHIFT                              (4U)
#define SPI_RISR_RFFRIS_MASK                               (0x1U << SPI_RISR_RFFRIS_SHIFT)                              /* 0x00000010 */
#define SPI_RISR_TORIS_SHIFT                               (5U)
#define SPI_RISR_TORIS_MASK                                (0x1U << SPI_RISR_TORIS_SHIFT)                               /* 0x00000020 */
#define SPI_RISR_SSPRIS_SHIFT                              (6U)
#define SPI_RISR_SSPRIS_MASK                               (0x1U << SPI_RISR_SSPRIS_SHIFT)                              /* 0x00000040 */
#define SPI_RISR_TXFRIS_SHIFT                              (7U)
#define SPI_RISR_TXFRIS_MASK                               (0x1U << SPI_RISR_TXFRIS_SHIFT)                              /* 0x00000080 */
/* ICR */
#define SPI_ICR_OFFSET                                     (0x38U)
#define SPI_ICR_CCI_SHIFT                                  (0U)
#define SPI_ICR_CCI_MASK                                   (0x1U << SPI_ICR_CCI_SHIFT)                                  /* 0x00000001 */
#define SPI_ICR_CRFUI_SHIFT                                (1U)
#define SPI_ICR_CRFUI_MASK                                 (0x1U << SPI_ICR_CRFUI_SHIFT)                                /* 0x00000002 */
#define SPI_ICR_CRFOI_SHIFT                                (2U)
#define SPI_ICR_CRFOI_MASK                                 (0x1U << SPI_ICR_CRFOI_SHIFT)                                /* 0x00000004 */
#define SPI_ICR_CTFOI_SHIFT                                (3U)
#define SPI_ICR_CTFOI_MASK                                 (0x1U << SPI_ICR_CTFOI_SHIFT)                                /* 0x00000008 */
#define SPI_ICR_CTOI_SHIFT                                 (4U)
#define SPI_ICR_CTOI_MASK                                  (0x1U << SPI_ICR_CTOI_SHIFT)                                 /* 0x00000010 */
#define SPI_ICR_CSSPI_SHIFT                                (5U)
#define SPI_ICR_CSSPI_MASK                                 (0x1U << SPI_ICR_CSSPI_SHIFT)                                /* 0x00000020 */
#define SPI_ICR_CTXFI_SHIFT                                (6U)
#define SPI_ICR_CTXFI_MASK                                 (0x1U << SPI_ICR_CTXFI_SHIFT)                                /* 0x00000040 */
/* DMACR */
#define SPI_DMACR_OFFSET                                   (0x3CU)
#define SPI_DMACR_RDE_SHIFT                                (0U)
#define SPI_DMACR_RDE_MASK                                 (0x1U << SPI_DMACR_RDE_SHIFT)                                /* 0x00000001 */
#define SPI_DMACR_TDE_SHIFT                                (1U)
#define SPI_DMACR_TDE_MASK                                 (0x1U << SPI_DMACR_TDE_SHIFT)                                /* 0x00000002 */
/* DMATDLR */
#define SPI_DMATDLR_OFFSET                                 (0x40U)
#define SPI_DMATDLR_TDL_SHIFT                              (0U)
#define SPI_DMATDLR_TDL_MASK                               (0x3FU << SPI_DMATDLR_TDL_SHIFT)                             /* 0x0000003F */
/* DMARDLR */
#define SPI_DMARDLR_OFFSET                                 (0x44U)
#define SPI_DMARDLR_RDL_SHIFT                              (0U)
#define SPI_DMARDLR_RDL_MASK                               (0x3FU << SPI_DMARDLR_RDL_SHIFT)                             /* 0x0000003F */
/* TIMEOUT */
#define SPI_TIMEOUT_OFFSET                                 (0x4CU)
#define SPI_TIMEOUT_TOV_SHIFT                              (0U)
#define SPI_TIMEOUT_TOV_MASK                               (0xFFFFU << SPI_TIMEOUT_TOV_SHIFT)                           /* 0x0000FFFF */
#define SPI_TIMEOUT_TOE_SHIFT                              (16U)
#define SPI_TIMEOUT_TOE_MASK                               (0x1U << SPI_TIMEOUT_TOE_SHIFT)                              /* 0x00010000 */
/* BYPASS */
#define SPI_BYPASS_OFFSET                                  (0x50U)
#define SPI_BYPASS_BYEN_SHIFT                              (0U)
#define SPI_BYPASS_BYEN_MASK                               (0x1U << SPI_BYPASS_BYEN_SHIFT)                              /* 0x00000001 */
#define SPI_BYPASS_FBM_SHIFT                               (1U)
#define SPI_BYPASS_FBM_MASK                                (0x1U << SPI_BYPASS_FBM_SHIFT)                               /* 0x00000002 */
#define SPI_BYPASS_END_SHIFT                               (2U)
#define SPI_BYPASS_END_MASK                                (0x1U << SPI_BYPASS_END_SHIFT)                               /* 0x00000004 */
#define SPI_BYPASS_RXCP_SHIFT                              (3U)
#define SPI_BYPASS_RXCP_MASK                               (0x1U << SPI_BYPASS_RXCP_SHIFT)                              /* 0x00000008 */
#define SPI_BYPASS_TXCP_SHIFT                              (4U)
#define SPI_BYPASS_TXCP_MASK                               (0x1U << SPI_BYPASS_TXCP_SHIFT)                              /* 0x00000010 */
/* TXDR */
#define SPI_TXDR_OFFSET                                    (0x400U)
#define SPI_TXDR_TXDR_SHIFT                                (0U)
#define SPI_TXDR_TXDR_MASK                                 (0xFFFFU << SPI_TXDR_TXDR_SHIFT)                             /* 0x0000FFFF */
/* RXDR */
#define SPI_RXDR_OFFSET                                    (0x800U)
#define SPI_RXDR                                           (0x0U)
#define SPI_RXDR_RXDR_SHIFT                                (0U)
#define SPI_RXDR_RXDR_MASK                                 (0xFFFFU << SPI_RXDR_RXDR_SHIFT)                             /* 0x0000FFFF */
/******************************************GPIO******************************************/
/* SWPORT_DR_L */
#define GPIO_SWPORT_DR_L_OFFSET                            (0x0U)
#define GPIO_SWPORT_DR_L_SWPORT_DR_LOW_SHIFT               (0U)
#define GPIO_SWPORT_DR_L_SWPORT_DR_LOW_MASK                (0xFFFFU << GPIO_SWPORT_DR_L_SWPORT_DR_LOW_SHIFT)            /* 0x0000FFFF */
/* SWPORT_DR_H */
#define GPIO_SWPORT_DR_H_OFFSET                            (0x4U)
#define GPIO_SWPORT_DR_H_SWPORT_DR_HIGH_SHIFT              (0U)
#define GPIO_SWPORT_DR_H_SWPORT_DR_HIGH_MASK               (0xFFFFU << GPIO_SWPORT_DR_H_SWPORT_DR_HIGH_SHIFT)           /* 0x0000FFFF */
/* SWPORT_DDR_L */
#define GPIO_SWPORT_DDR_L_OFFSET                           (0x8U)
#define GPIO_SWPORT_DDR_L_SWPORT_DDR_LOW_SHIFT             (0U)
#define GPIO_SWPORT_DDR_L_SWPORT_DDR_LOW_MASK              (0xFFFFU << GPIO_SWPORT_DDR_L_SWPORT_DDR_LOW_SHIFT)          /* 0x0000FFFF */
/* SWPORT_DDR_H */
#define GPIO_SWPORT_DDR_H_OFFSET                           (0xCU)
#define GPIO_SWPORT_DDR_H_SWPORT_DDR_HIGH_SHIFT            (0U)
#define GPIO_SWPORT_DDR_H_SWPORT_DDR_HIGH_MASK             (0xFFFFU << GPIO_SWPORT_DDR_H_SWPORT_DDR_HIGH_SHIFT)         /* 0x0000FFFF */
/* INT_EN_L */
#define GPIO_INT_EN_L_OFFSET                               (0x10U)
#define GPIO_INT_EN_L_INT_EN_LOW_SHIFT                     (0U)
#define GPIO_INT_EN_L_INT_EN_LOW_MASK                      (0xFFFFU << GPIO_INT_EN_L_INT_EN_LOW_SHIFT)                  /* 0x0000FFFF */
/* INT_EN_H */
#define GPIO_INT_EN_H_OFFSET                               (0x14U)
#define GPIO_INT_EN_H_INT_EN_HIGH_SHIFT                    (0U)
#define GPIO_INT_EN_H_INT_EN_HIGH_MASK                     (0xFFFFU << GPIO_INT_EN_H_INT_EN_HIGH_SHIFT)                 /* 0x0000FFFF */
/* INT_MASK_L */
#define GPIO_INT_MASK_L_OFFSET                             (0x18U)
#define GPIO_INT_MASK_L_INT_MASK_LOW_SHIFT                 (0U)
#define GPIO_INT_MASK_L_INT_MASK_LOW_MASK                  (0xFFFFU << GPIO_INT_MASK_L_INT_MASK_LOW_SHIFT)              /* 0x0000FFFF */
/* INT_MASK_H */
#define GPIO_INT_MASK_H_OFFSET                             (0x1CU)
#define GPIO_INT_MASK_H_INT_MASK_HIGH_SHIFT                (0U)
#define GPIO_INT_MASK_H_INT_MASK_HIGH_MASK                 (0xFFFFU << GPIO_INT_MASK_H_INT_MASK_HIGH_SHIFT)             /* 0x0000FFFF */
/* INT_TYPE_L */
#define GPIO_INT_TYPE_L_OFFSET                             (0x20U)
#define GPIO_INT_TYPE_L_INT_TYPE_LOW_SHIFT                 (0U)
#define GPIO_INT_TYPE_L_INT_TYPE_LOW_MASK                  (0xFFFFU << GPIO_INT_TYPE_L_INT_TYPE_LOW_SHIFT)              /* 0x0000FFFF */
/* INT_TYPE_H */
#define GPIO_INT_TYPE_H_OFFSET                             (0x24U)
#define GPIO_INT_TYPE_H_INT_TYPE_HIGH_SHIFT                (0U)
#define GPIO_INT_TYPE_H_INT_TYPE_HIGH_MASK                 (0xFFFFU << GPIO_INT_TYPE_H_INT_TYPE_HIGH_SHIFT)             /* 0x0000FFFF */
/* INT_POLARITY_L */
#define GPIO_INT_POLARITY_L_OFFSET                         (0x28U)
#define GPIO_INT_POLARITY_L_INT_POLARITY_LOW_SHIFT         (0U)
#define GPIO_INT_POLARITY_L_INT_POLARITY_LOW_MASK          (0xFFFFU << GPIO_INT_POLARITY_L_INT_POLARITY_LOW_SHIFT)      /* 0x0000FFFF */
/* INT_POLARITY_H */
#define GPIO_INT_POLARITY_H_OFFSET                         (0x2CU)
#define GPIO_INT_POLARITY_H_INT_POLARITY_HIGH_SHIFT        (0U)
#define GPIO_INT_POLARITY_H_INT_POLARITY_HIGH_MASK         (0xFFFFU << GPIO_INT_POLARITY_H_INT_POLARITY_HIGH_SHIFT)     /* 0x0000FFFF */
/* INT_BOTHEDGE_L */
#define GPIO_INT_BOTHEDGE_L_OFFSET                         (0x30U)
#define GPIO_INT_BOTHEDGE_L_INT_BOTHEDGE_LOW_SHIFT         (0U)
#define GPIO_INT_BOTHEDGE_L_INT_BOTHEDGE_LOW_MASK          (0xFFFFU << GPIO_INT_BOTHEDGE_L_INT_BOTHEDGE_LOW_SHIFT)      /* 0x0000FFFF */
/* INT_BOTHEDGE_H */
#define GPIO_INT_BOTHEDGE_H_OFFSET                         (0x34U)
#define GPIO_INT_BOTHEDGE_H_INT_BOTHEDGE_HIGH_SHIFT        (0U)
#define GPIO_INT_BOTHEDGE_H_INT_BOTHEDGE_HIGH_MASK         (0xFFFFU << GPIO_INT_BOTHEDGE_H_INT_BOTHEDGE_HIGH_SHIFT)     /* 0x0000FFFF */
/* DEBOUNCE_L */
#define GPIO_DEBOUNCE_L_OFFSET                             (0x38U)
#define GPIO_DEBOUNCE_L_DEBOUNCE_LOW_SHIFT                 (0U)
#define GPIO_DEBOUNCE_L_DEBOUNCE_LOW_MASK                  (0xFFFFU << GPIO_DEBOUNCE_L_DEBOUNCE_LOW_SHIFT)              /* 0x0000FFFF */
/* DEBOUNCE_H */
#define GPIO_DEBOUNCE_H_OFFSET                             (0x3CU)
#define GPIO_DEBOUNCE_H_DEBOUNCE_HIGH_SHIFT                (0U)
#define GPIO_DEBOUNCE_H_DEBOUNCE_HIGH_MASK                 (0xFFFFU << GPIO_DEBOUNCE_H_DEBOUNCE_HIGH_SHIFT)             /* 0x0000FFFF */
/* DBCLK_DIV_EN_L */
#define GPIO_DBCLK_DIV_EN_L_OFFSET                         (0x40U)
#define GPIO_DBCLK_DIV_EN_L_DBCLK_DIV_EN_LOW_SHIFT         (0U)
#define GPIO_DBCLK_DIV_EN_L_DBCLK_DIV_EN_LOW_MASK          (0xFFFFU << GPIO_DBCLK_DIV_EN_L_DBCLK_DIV_EN_LOW_SHIFT)      /* 0x0000FFFF */
/* DBCLK_DIV_EN_H */
#define GPIO_DBCLK_DIV_EN_H_OFFSET                         (0x44U)
#define GPIO_DBCLK_DIV_EN_H_DBCLK_DIV_EN_HIGH_SHIFT        (0U)
#define GPIO_DBCLK_DIV_EN_H_DBCLK_DIV_EN_HIGH_MASK         (0xFFFFU << GPIO_DBCLK_DIV_EN_H_DBCLK_DIV_EN_HIGH_SHIFT)     /* 0x0000FFFF */
/* DBCLK_DIV_CON */
#define GPIO_DBCLK_DIV_CON_OFFSET                          (0x48U)
#define GPIO_DBCLK_DIV_CON_DBCLK_DIV_CON_SHIFT             (0U)
#define GPIO_DBCLK_DIV_CON_DBCLK_DIV_CON_MASK              (0xFFFFFFU << GPIO_DBCLK_DIV_CON_DBCLK_DIV_CON_SHIFT)        /* 0x00FFFFFF */
/* INT_STATUS */
#define GPIO_INT_STATUS_OFFSET                             (0x50U)
#define GPIO_INT_STATUS                                    (0x0U)
#define GPIO_INT_STATUS_INT_STATUS_SHIFT                   (0U)
#define GPIO_INT_STATUS_INT_STATUS_MASK                    (0xFFFFFFFFU << GPIO_INT_STATUS_INT_STATUS_SHIFT)            /* 0xFFFFFFFF */
/* INT_RAWSTATUS */
#define GPIO_INT_RAWSTATUS_OFFSET                          (0x58U)
#define GPIO_INT_RAWSTATUS                                 (0x0U)
#define GPIO_INT_RAWSTATUS_INT_RAWSTATUS_SHIFT             (0U)
#define GPIO_INT_RAWSTATUS_INT_RAWSTATUS_MASK              (0xFFFFFFFFU << GPIO_INT_RAWSTATUS_INT_RAWSTATUS_SHIFT)      /* 0xFFFFFFFF */
/* PORT_EOI_L */
#define GPIO_PORT_EOI_L_OFFSET                             (0x60U)
#define GPIO_PORT_EOI_L_PORT_EOI_LOW_SHIFT                 (0U)
#define GPIO_PORT_EOI_L_PORT_EOI_LOW_MASK                  (0xFFFFU << GPIO_PORT_EOI_L_PORT_EOI_LOW_SHIFT)              /* 0x0000FFFF */
/* PORT_EOI_H */
#define GPIO_PORT_EOI_H_OFFSET                             (0x64U)
#define GPIO_PORT_EOI_H_PORT_EOI_HIGH_SHIFT                (0U)
#define GPIO_PORT_EOI_H_PORT_EOI_HIGH_MASK                 (0xFFFFU << GPIO_PORT_EOI_H_PORT_EOI_HIGH_SHIFT)             /* 0x0000FFFF */
/* EXT_PORT */
#define GPIO_EXT_PORT_OFFSET                               (0x70U)
#define GPIO_EXT_PORT                                      (0x0U)
#define GPIO_EXT_PORT_EXT_PORT_SHIFT                       (0U)
#define GPIO_EXT_PORT_EXT_PORT_MASK                        (0xFFFFFFFFU << GPIO_EXT_PORT_EXT_PORT_SHIFT)                /* 0xFFFFFFFF */
/* VER_ID */
#define GPIO_VER_ID_OFFSET                                 (0x78U)
#define GPIO_VER_ID                                        (0x1000C2BU)
#define GPIO_VER_ID_VER_ID_SHIFT                           (0U)
#define GPIO_VER_ID_VER_ID_MASK                            (0xFFFFFFFFU << GPIO_VER_ID_VER_ID_SHIFT)                    /* 0xFFFFFFFF */
/*****************************************PMUCRU*****************************************/
/* MODE_CON00 */
#define PMUCRU_MODE_CON00_OFFSET                           (0x0U)
#define PMUCRU_MODE_CON00_CLK_GPLL_MODE_SHIFT              (0U)
#define PMUCRU_MODE_CON00_CLK_GPLL_MODE_MASK               (0x3U << PMUCRU_MODE_CON00_CLK_GPLL_MODE_SHIFT)              /* 0x00000003 */
/* GPLL_CON0 */
#define PMUCRU_GPLL_CON0_OFFSET                            (0x10U)
#define PMUCRU_GPLL_CON0_FBDIV_SHIFT                       (0U)
#define PMUCRU_GPLL_CON0_FBDIV_MASK                        (0xFFFU << PMUCRU_GPLL_CON0_FBDIV_SHIFT)                     /* 0x00000FFF */
#define PMUCRU_GPLL_CON0_POSTDIV1_SHIFT                    (12U)
#define PMUCRU_GPLL_CON0_POSTDIV1_MASK                     (0x7U << PMUCRU_GPLL_CON0_POSTDIV1_SHIFT)                    /* 0x00007000 */
#define PMUCRU_GPLL_CON0_BYPASS_SHIFT                      (15U)
#define PMUCRU_GPLL_CON0_BYPASS_MASK                       (0x1U << PMUCRU_GPLL_CON0_BYPASS_SHIFT)                      /* 0x00008000 */
/* GPLL_CON1 */
#define PMUCRU_GPLL_CON1_OFFSET                            (0x14U)
#define PMUCRU_GPLL_CON1_REFDIV_SHIFT                      (0U)
#define PMUCRU_GPLL_CON1_REFDIV_MASK                       (0x3FU << PMUCRU_GPLL_CON1_REFDIV_SHIFT)                     /* 0x0000003F */
#define PMUCRU_GPLL_CON1_POSTDIV2_SHIFT                    (6U)
#define PMUCRU_GPLL_CON1_POSTDIV2_MASK                     (0x7U << PMUCRU_GPLL_CON1_POSTDIV2_SHIFT)                    /* 0x000001C0 */
#define PMUCRU_GPLL_CON1_PLL_LOCK_SHIFT                    (10U)
#define PMUCRU_GPLL_CON1_PLL_LOCK_MASK                     (0x1U << PMUCRU_GPLL_CON1_PLL_LOCK_SHIFT)                    /* 0x00000400 */
#define PMUCRU_GPLL_CON1_DSMPD_SHIFT                       (12U)
#define PMUCRU_GPLL_CON1_DSMPD_MASK                        (0x1U << PMUCRU_GPLL_CON1_DSMPD_SHIFT)                       /* 0x00001000 */
#define PMUCRU_GPLL_CON1_PLLPD0_SHIFT                      (13U)
#define PMUCRU_GPLL_CON1_PLLPD0_MASK                       (0x1U << PMUCRU_GPLL_CON1_PLLPD0_SHIFT)                      /* 0x00002000 */
#define PMUCRU_GPLL_CON1_PLLPD1_SHIFT                      (14U)
#define PMUCRU_GPLL_CON1_PLLPD1_MASK                       (0x1U << PMUCRU_GPLL_CON1_PLLPD1_SHIFT)                      /* 0x00004000 */
#define PMUCRU_GPLL_CON1_PLLPDSEL_SHIFT                    (15U)
#define PMUCRU_GPLL_CON1_PLLPDSEL_MASK                     (0x1U << PMUCRU_GPLL_CON1_PLLPDSEL_SHIFT)                    /* 0x00008000 */
/* GPLL_CON2 */
#define PMUCRU_GPLL_CON2_OFFSET                            (0x18U)
#define PMUCRU_GPLL_CON2_FRACDIV_SHIFT                     (0U)
#define PMUCRU_GPLL_CON2_FRACDIV_MASK                      (0xFFFFFFU << PMUCRU_GPLL_CON2_FRACDIV_SHIFT)                /* 0x00FFFFFF */
#define PMUCRU_GPLL_CON2_DACPD_SHIFT                       (24U)
#define PMUCRU_GPLL_CON2_DACPD_MASK                        (0x1U << PMUCRU_GPLL_CON2_DACPD_SHIFT)                       /* 0x01000000 */
#define PMUCRU_GPLL_CON2_FOUTPOSTDIVPD_SHIFT               (25U)
#define PMUCRU_GPLL_CON2_FOUTPOSTDIVPD_MASK                (0x1U << PMUCRU_GPLL_CON2_FOUTPOSTDIVPD_SHIFT)               /* 0x02000000 */
#define PMUCRU_GPLL_CON2_FOUTVCOPD_SHIFT                   (26U)
#define PMUCRU_GPLL_CON2_FOUTVCOPD_MASK                    (0x1U << PMUCRU_GPLL_CON2_FOUTVCOPD_SHIFT)                   /* 0x04000000 */
#define PMUCRU_GPLL_CON2_FOUT4PHASEPD_SHIFT                (27U)
#define PMUCRU_GPLL_CON2_FOUT4PHASEPD_MASK                 (0x1U << PMUCRU_GPLL_CON2_FOUT4PHASEPD_SHIFT)                /* 0x08000000 */
/* GPLL_CON3 */
#define PMUCRU_GPLL_CON3_OFFSET                            (0x1CU)
#define PMUCRU_GPLL_CON3_SSMOD_BP_SHIFT                    (0U)
#define PMUCRU_GPLL_CON3_SSMOD_BP_MASK                     (0x1U << PMUCRU_GPLL_CON3_SSMOD_BP_SHIFT)                    /* 0x00000001 */
#define PMUCRU_GPLL_CON3_SSMOD_DISABLE_SSCG_SHIFT          (1U)
#define PMUCRU_GPLL_CON3_SSMOD_DISABLE_SSCG_MASK           (0x1U << PMUCRU_GPLL_CON3_SSMOD_DISABLE_SSCG_SHIFT)          /* 0x00000002 */
#define PMUCRU_GPLL_CON3_SSMOD_RESET_SHIFT                 (2U)
#define PMUCRU_GPLL_CON3_SSMOD_RESET_MASK                  (0x1U << PMUCRU_GPLL_CON3_SSMOD_RESET_SHIFT)                 /* 0x00000004 */
#define PMUCRU_GPLL_CON3_SSMOD_DOWNSPREAD_SHIFT            (3U)
#define PMUCRU_GPLL_CON3_SSMOD_DOWNSPREAD_MASK             (0x1U << PMUCRU_GPLL_CON3_SSMOD_DOWNSPREAD_SHIFT)            /* 0x00000008 */
#define PMUCRU_GPLL_CON3_SSMOD_DIVVAL_SHIFT                (4U)
#define PMUCRU_GPLL_CON3_SSMOD_DIVVAL_MASK                 (0xFU << PMUCRU_GPLL_CON3_SSMOD_DIVVAL_SHIFT)                /* 0x000000F0 */
#define PMUCRU_GPLL_CON3_SSMOD_SPREAD_SHIFT                (8U)
#define PMUCRU_GPLL_CON3_SSMOD_SPREAD_MASK                 (0x1FU << PMUCRU_GPLL_CON3_SSMOD_SPREAD_SHIFT)               /* 0x00001F00 */
/* GPLL_CON4 */
#define PMUCRU_GPLL_CON4_OFFSET                            (0x20U)
#define PMUCRU_GPLL_CON4_SSMOD_SEL_EXT_WAVE_SHIFT          (0U)
#define PMUCRU_GPLL_CON4_SSMOD_SEL_EXT_WAVE_MASK           (0x1U << PMUCRU_GPLL_CON4_SSMOD_SEL_EXT_WAVE_SHIFT)          /* 0x00000001 */
#define PMUCRU_GPLL_CON4_SSMOD_EXT_MAXADDR_SHIFT           (8U)
#define PMUCRU_GPLL_CON4_SSMOD_EXT_MAXADDR_MASK            (0xFFU << PMUCRU_GPLL_CON4_SSMOD_EXT_MAXADDR_SHIFT)          /* 0x0000FF00 */
/* GPLL_CON5 */
#define PMUCRU_GPLL_CON5_OFFSET                            (0x24U)
#define PMUCRU_GPLL_CON5_FOUT2XPD_SHIFT                    (0U)
#define PMUCRU_GPLL_CON5_FOUT2XPD_MASK                     (0x1U << PMUCRU_GPLL_CON5_FOUT2XPD_SHIFT)                    /* 0x00000001 */
#define PMUCRU_GPLL_CON5_OFFSETCAL_BYP_SHIFT               (1U)
#define PMUCRU_GPLL_CON5_OFFSETCAL_BYP_MASK                (0x1U << PMUCRU_GPLL_CON5_OFFSETCAL_BYP_SHIFT)               /* 0x00000002 */
#define PMUCRU_GPLL_CON5_OFFSETCAL_EN_SHIFT                (2U)
#define PMUCRU_GPLL_CON5_OFFSETCAL_EN_MASK                 (0x1U << PMUCRU_GPLL_CON5_OFFSETCAL_EN_SHIFT)                /* 0x00000004 */
#define PMUCRU_GPLL_CON5_OFFSETCAL_FAST_SHIFT              (3U)
#define PMUCRU_GPLL_CON5_OFFSETCAL_FAST_MASK               (0x1U << PMUCRU_GPLL_CON5_OFFSETCAL_FAST_SHIFT)              /* 0x00000008 */
#define PMUCRU_GPLL_CON5_OFFSETCAL_IN_SHIFT                (4U)
#define PMUCRU_GPLL_CON5_OFFSETCAL_IN_MASK                 (0xFFFU << PMUCRU_GPLL_CON5_OFFSETCAL_IN_SHIFT)              /* 0x0000FFF0 */
/* GPLL_CON6 */
#define PMUCRU_GPLL_CON6_OFFSET                            (0x28U)
#define PMUCRU_GPLL_CON6_OFFSETCAL_CNT_SHIFT               (0U)
#define PMUCRU_GPLL_CON6_OFFSETCAL_CNT_MASK                (0x7U << PMUCRU_GPLL_CON6_OFFSETCAL_CNT_SHIFT)               /* 0x00000007 */
/* GPLL_OFFSETCAL_STATUS */
#define PMUCRU_GPLL_OFFSETCAL_STATUS_OFFSET                (0x30U)
#define PMUCRU_GPLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_SHIFT   (0U)
#define PMUCRU_GPLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_MASK    (0xFFFU << PMUCRU_GPLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_SHIFT) /* 0x00000FFF */
#define PMUCRU_GPLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_SHIFT  (16U)
#define PMUCRU_GPLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_MASK   (0x1U << PMUCRU_GPLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_SHIFT)  /* 0x00010000 */
/* CLKSEL_CON00 */
#define PMUCRU_CLKSEL_CON00_OFFSET                         (0x100U)
#define PMUCRU_CLKSEL_CON00_XIN_OSC0_DIV_DIV_SHIFT         (0U)
#define PMUCRU_CLKSEL_CON00_XIN_OSC0_DIV_DIV_MASK          (0x1FU << PMUCRU_CLKSEL_CON00_XIN_OSC0_DIV_DIV_SHIFT)        /* 0x0000001F */
#define PMUCRU_CLKSEL_CON00_CLK_DEEPSLOW_SEL_SHIFT         (7U)
#define PMUCRU_CLKSEL_CON00_CLK_DEEPSLOW_SEL_MASK          (0x3U << PMUCRU_CLKSEL_CON00_CLK_DEEPSLOW_SEL_SHIFT)         /* 0x00000180 */
/* CLKSEL_CON01 */
#define PMUCRU_CLKSEL_CON01_OFFSET                         (0x104U)
#define PMUCRU_CLKSEL_CON01_PCLK_PDPMU_PRE_DIV_SHIFT       (0U)
#define PMUCRU_CLKSEL_CON01_PCLK_PDPMU_PRE_DIV_MASK        (0x1FU << PMUCRU_CLKSEL_CON01_PCLK_PDPMU_PRE_DIV_SHIFT)      /* 0x0000001F */
/* CLKSEL_CON02 */
#define PMUCRU_CLKSEL_CON02_OFFSET                         (0x108U)
#define PMUCRU_CLKSEL_CON02_CLK_I2C0_DIV_SHIFT             (0U)
#define PMUCRU_CLKSEL_CON02_CLK_I2C0_DIV_MASK              (0x7FU << PMUCRU_CLKSEL_CON02_CLK_I2C0_DIV_SHIFT)            /* 0x0000007F */
/* CLKSEL_CON03 */
#define PMUCRU_CLKSEL_CON03_OFFSET                         (0x10CU)
#define PMUCRU_CLKSEL_CON03_CLK_I2C2_DIV_SHIFT             (0U)
#define PMUCRU_CLKSEL_CON03_CLK_I2C2_DIV_MASK              (0x7FU << PMUCRU_CLKSEL_CON03_CLK_I2C2_DIV_SHIFT)            /* 0x0000007F */
/* CLKSEL_CON04 */
#define PMUCRU_CLKSEL_CON04_OFFSET                         (0x110U)
#define PMUCRU_CLKSEL_CON04_SCLK_UART1_DIV_DIV_SHIFT       (0U)
#define PMUCRU_CLKSEL_CON04_SCLK_UART1_DIV_DIV_MASK        (0x7FU << PMUCRU_CLKSEL_CON04_SCLK_UART1_DIV_DIV_SHIFT)      /* 0x0000007F */
#define PMUCRU_CLKSEL_CON04_SCLK_UART1_DIV_SEL_SHIFT       (8U)
#define PMUCRU_CLKSEL_CON04_SCLK_UART1_DIV_SEL_MASK        (0x3U << PMUCRU_CLKSEL_CON04_SCLK_UART1_DIV_SEL_SHIFT)       /* 0x00000300 */
#define PMUCRU_CLKSEL_CON04_SCLK_UART1_SEL_SHIFT           (10U)
#define PMUCRU_CLKSEL_CON04_SCLK_UART1_SEL_MASK            (0x3U << PMUCRU_CLKSEL_CON04_SCLK_UART1_SEL_SHIFT)           /* 0x00000C00 */
/* CLKSEL_CON05 */
#define PMUCRU_CLKSEL_CON05_OFFSET                         (0x114U)
#define PMUCRU_CLKSEL_CON05_SCLK_UART1_FRACDIV_DIV_SHIFT   (0U)
#define PMUCRU_CLKSEL_CON05_SCLK_UART1_FRACDIV_DIV_MASK    (0xFFFFFFFFU << PMUCRU_CLKSEL_CON05_SCLK_UART1_FRACDIV_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON06 */
#define PMUCRU_CLKSEL_CON06_OFFSET                         (0x118U)
#define PMUCRU_CLKSEL_CON06_CLK_PWM0_DIV_SHIFT             (0U)
#define PMUCRU_CLKSEL_CON06_CLK_PWM0_DIV_MASK              (0x7FU << PMUCRU_CLKSEL_CON06_CLK_PWM0_DIV_SHIFT)            /* 0x0000007F */
#define PMUCRU_CLKSEL_CON06_CLK_PWM0_SEL_SHIFT             (7U)
#define PMUCRU_CLKSEL_CON06_CLK_PWM0_SEL_MASK              (0x1U << PMUCRU_CLKSEL_CON06_CLK_PWM0_SEL_SHIFT)             /* 0x00000080 */
#define PMUCRU_CLKSEL_CON06_CLK_PWM1_DIV_SHIFT             (8U)
#define PMUCRU_CLKSEL_CON06_CLK_PWM1_DIV_MASK              (0x7FU << PMUCRU_CLKSEL_CON06_CLK_PWM1_DIV_SHIFT)            /* 0x00007F00 */
#define PMUCRU_CLKSEL_CON06_CLK_PWM1_SEL_SHIFT             (15U)
#define PMUCRU_CLKSEL_CON06_CLK_PWM1_SEL_MASK              (0x1U << PMUCRU_CLKSEL_CON06_CLK_PWM1_SEL_SHIFT)             /* 0x00008000 */
/* CLKSEL_CON07 */
#define PMUCRU_CLKSEL_CON07_OFFSET                         (0x11CU)
#define PMUCRU_CLKSEL_CON07_CLK_REF24M_DIV_SHIFT           (0U)
#define PMUCRU_CLKSEL_CON07_CLK_REF24M_DIV_MASK            (0x3FU << PMUCRU_CLKSEL_CON07_CLK_REF24M_DIV_SHIFT)          /* 0x0000003F */
#define PMUCRU_CLKSEL_CON07_CLK_USBPHY_OTG_REF_SEL_SHIFT   (6U)
#define PMUCRU_CLKSEL_CON07_CLK_USBPHY_OTG_REF_SEL_MASK    (0x1U << PMUCRU_CLKSEL_CON07_CLK_USBPHY_OTG_REF_SEL_SHIFT)   /* 0x00000040 */
#define PMUCRU_CLKSEL_CON07_CLK_USBPHY_HOST_REF_SEL_SHIFT  (7U)
#define PMUCRU_CLKSEL_CON07_CLK_USBPHY_HOST_REF_SEL_MASK   (0x1U << PMUCRU_CLKSEL_CON07_CLK_USBPHY_HOST_REF_SEL_SHIFT)  /* 0x00000080 */
#define PMUCRU_CLKSEL_CON07_CLK_REF12M_DIV_SHIFT           (8U)
#define PMUCRU_CLKSEL_CON07_CLK_REF12M_DIV_MASK            (0x7FU << PMUCRU_CLKSEL_CON07_CLK_REF12M_DIV_SHIFT)          /* 0x00007F00 */
#define PMUCRU_CLKSEL_CON07_CLK_MIPIDSIPHY_REF_SEL_SHIFT   (15U)
#define PMUCRU_CLKSEL_CON07_CLK_MIPIDSIPHY_REF_SEL_MASK    (0x1U << PMUCRU_CLKSEL_CON07_CLK_MIPIDSIPHY_REF_SEL_SHIFT)   /* 0x00008000 */
/* CLKSEL_CON08 */
#define PMUCRU_CLKSEL_CON08_OFFSET                         (0x120U)
#define PMUCRU_CLKSEL_CON08_DBCLK_GPIO0_SEL_SHIFT          (15U)
#define PMUCRU_CLKSEL_CON08_DBCLK_GPIO0_SEL_MASK           (0x1U << PMUCRU_CLKSEL_CON08_DBCLK_GPIO0_SEL_SHIFT)          /* 0x00008000 */
/* CLKSEL_CON09 */
#define PMUCRU_CLKSEL_CON09_OFFSET                         (0x124U)
#define PMUCRU_CLKSEL_CON09_CLK_SPI0_DIV_SHIFT             (0U)
#define PMUCRU_CLKSEL_CON09_CLK_SPI0_DIV_MASK              (0x7FU << PMUCRU_CLKSEL_CON09_CLK_SPI0_DIV_SHIFT)            /* 0x0000007F */
#define PMUCRU_CLKSEL_CON09_CLK_SPI0_SEL_SHIFT             (7U)
#define PMUCRU_CLKSEL_CON09_CLK_SPI0_SEL_MASK              (0x1U << PMUCRU_CLKSEL_CON09_CLK_SPI0_SEL_SHIFT)             /* 0x00000080 */
/* CLKSEL_CON12 */
#define PMUCRU_CLKSEL_CON12_OFFSET                         (0x130U)
#define PMUCRU_CLKSEL_CON12_CLK_WIFI_DIV_DIV_SHIFT         (0U)
#define PMUCRU_CLKSEL_CON12_CLK_WIFI_DIV_DIV_MASK          (0x3FU << PMUCRU_CLKSEL_CON12_CLK_WIFI_DIV_DIV_SHIFT)        /* 0x0000003F */
#define PMUCRU_CLKSEL_CON12_CLK_WIFI_SEL_SHIFT             (8U)
#define PMUCRU_CLKSEL_CON12_CLK_WIFI_SEL_MASK              (0x1U << PMUCRU_CLKSEL_CON12_CLK_WIFI_SEL_SHIFT)             /* 0x00000100 */
/* CLKSEL_CON13 */
#define PMUCRU_CLKSEL_CON13_OFFSET                         (0x134U)
#define PMUCRU_CLKSEL_CON13_CLK_OSC0_DIV32K_DIV_SHIFT      (0U)
#define PMUCRU_CLKSEL_CON13_CLK_OSC0_DIV32K_DIV_MASK       (0xFFFFFFFFU << PMUCRU_CLKSEL_CON13_CLK_OSC0_DIV32K_DIV_SHIFT) /* 0xFFFFFFFF */
/* GATE_CON00 */
#define PMUCRU_GATE_CON00_OFFSET                           (0x180U)
#define PMUCRU_GATE_CON00_PCLK_PDPMU_EN_SHIFT              (0U)
#define PMUCRU_GATE_CON00_PCLK_PDPMU_EN_MASK               (0x1U << PMUCRU_GATE_CON00_PCLK_PDPMU_EN_SHIFT)              /* 0x00000001 */
#define PMUCRU_GATE_CON00_PCLK_PMU_EN_SHIFT                (1U)
#define PMUCRU_GATE_CON00_PCLK_PMU_EN_MASK                 (0x1U << PMUCRU_GATE_CON00_PCLK_PMU_EN_SHIFT)                /* 0x00000002 */
#define PMUCRU_GATE_CON00_PCLK_PDPMU_NIU_EN_SHIFT          (2U)
#define PMUCRU_GATE_CON00_PCLK_PDPMU_NIU_EN_MASK           (0x1U << PMUCRU_GATE_CON00_PCLK_PDPMU_NIU_EN_SHIFT)          /* 0x00000004 */
#define PMUCRU_GATE_CON00_PCLK_PMUSGRF_EN_SHIFT            (4U)
#define PMUCRU_GATE_CON00_PCLK_PMUSGRF_EN_MASK             (0x1U << PMUCRU_GATE_CON00_PCLK_PMUSGRF_EN_SHIFT)            /* 0x00000010 */
#define PMUCRU_GATE_CON00_PCLK_I2C0_EN_SHIFT               (5U)
#define PMUCRU_GATE_CON00_PCLK_I2C0_EN_MASK                (0x1U << PMUCRU_GATE_CON00_PCLK_I2C0_EN_SHIFT)               /* 0x00000020 */
#define PMUCRU_GATE_CON00_CLK_I2C0_EN_SHIFT                (6U)
#define PMUCRU_GATE_CON00_CLK_I2C0_EN_MASK                 (0x1U << PMUCRU_GATE_CON00_CLK_I2C0_EN_SHIFT)                /* 0x00000040 */
#define PMUCRU_GATE_CON00_PCLK_SCRKEYGEN_EN_SHIFT          (7U)
#define PMUCRU_GATE_CON00_PCLK_SCRKEYGEN_EN_MASK           (0x1U << PMUCRU_GATE_CON00_PCLK_SCRKEYGEN_EN_SHIFT)          /* 0x00000080 */
#define PMUCRU_GATE_CON00_PCLK_I2C2_EN_SHIFT               (9U)
#define PMUCRU_GATE_CON00_PCLK_I2C2_EN_MASK                (0x1U << PMUCRU_GATE_CON00_PCLK_I2C2_EN_SHIFT)               /* 0x00000200 */
#define PMUCRU_GATE_CON00_CLK_I2C2_EN_SHIFT                (10U)
#define PMUCRU_GATE_CON00_CLK_I2C2_EN_MASK                 (0x1U << PMUCRU_GATE_CON00_CLK_I2C2_EN_SHIFT)                /* 0x00000400 */
#define PMUCRU_GATE_CON00_PCLK_UART1_EN_SHIFT              (11U)
#define PMUCRU_GATE_CON00_PCLK_UART1_EN_MASK               (0x1U << PMUCRU_GATE_CON00_PCLK_UART1_EN_SHIFT)              /* 0x00000800 */
#define PMUCRU_GATE_CON00_SCLK_UART1_DIV_EN_SHIFT          (12U)
#define PMUCRU_GATE_CON00_SCLK_UART1_DIV_EN_MASK           (0x1U << PMUCRU_GATE_CON00_SCLK_UART1_DIV_EN_SHIFT)          /* 0x00001000 */
#define PMUCRU_GATE_CON00_SCLK_UART1_FRACDIV_EN_SHIFT      (13U)
#define PMUCRU_GATE_CON00_SCLK_UART1_FRACDIV_EN_MASK       (0x1U << PMUCRU_GATE_CON00_SCLK_UART1_FRACDIV_EN_SHIFT)      /* 0x00002000 */
#define PMUCRU_GATE_CON00_SCLK_UART1_EN_SHIFT              (14U)
#define PMUCRU_GATE_CON00_SCLK_UART1_EN_MASK               (0x1U << PMUCRU_GATE_CON00_SCLK_UART1_EN_SHIFT)              /* 0x00004000 */
#define PMUCRU_GATE_CON00_CLK_PMU_EN_SHIFT                 (15U)
#define PMUCRU_GATE_CON00_CLK_PMU_EN_MASK                  (0x1U << PMUCRU_GATE_CON00_CLK_PMU_EN_SHIFT)                 /* 0x00008000 */
/* GATE_CON01 */
#define PMUCRU_GATE_CON01_OFFSET                           (0x184U)
#define PMUCRU_GATE_CON01_PCLK_PWM0_EN_SHIFT               (0U)
#define PMUCRU_GATE_CON01_PCLK_PWM0_EN_MASK                (0x1U << PMUCRU_GATE_CON01_PCLK_PWM0_EN_SHIFT)               /* 0x00000001 */
#define PMUCRU_GATE_CON01_CLK_PWM0_EN_SHIFT                (1U)
#define PMUCRU_GATE_CON01_CLK_PWM0_EN_MASK                 (0x1U << PMUCRU_GATE_CON01_CLK_PWM0_EN_SHIFT)                /* 0x00000002 */
#define PMUCRU_GATE_CON01_CLK_CAPTURE_PWM0_EN_SHIFT        (2U)
#define PMUCRU_GATE_CON01_CLK_CAPTURE_PWM0_EN_MASK         (0x1U << PMUCRU_GATE_CON01_CLK_CAPTURE_PWM0_EN_SHIFT)        /* 0x00000004 */
#define PMUCRU_GATE_CON01_PCLK_PWM1_EN_SHIFT               (3U)
#define PMUCRU_GATE_CON01_PCLK_PWM1_EN_MASK                (0x1U << PMUCRU_GATE_CON01_PCLK_PWM1_EN_SHIFT)               /* 0x00000008 */
#define PMUCRU_GATE_CON01_CLK_PWM1_EN_SHIFT                (4U)
#define PMUCRU_GATE_CON01_CLK_PWM1_EN_MASK                 (0x1U << PMUCRU_GATE_CON01_CLK_PWM1_EN_SHIFT)                /* 0x00000010 */
#define PMUCRU_GATE_CON01_CLK_CAPTURE_PWM1_EN_SHIFT        (5U)
#define PMUCRU_GATE_CON01_CLK_CAPTURE_PWM1_EN_MASK         (0x1U << PMUCRU_GATE_CON01_CLK_CAPTURE_PWM1_EN_SHIFT)        /* 0x00000020 */
#define PMUCRU_GATE_CON01_XIN_OSC0_OTGPHY_REF_EN_SHIFT     (6U)
#define PMUCRU_GATE_CON01_XIN_OSC0_OTGPHY_REF_EN_MASK      (0x1U << PMUCRU_GATE_CON01_XIN_OSC0_OTGPHY_REF_EN_SHIFT)     /* 0x00000040 */
#define PMUCRU_GATE_CON01_XIN_OSC0_HOSTPHY_REF_EN_SHIFT    (7U)
#define PMUCRU_GATE_CON01_XIN_OSC0_HOSTPHY_REF_EN_MASK     (0x1U << PMUCRU_GATE_CON01_XIN_OSC0_HOSTPHY_REF_EN_SHIFT)    /* 0x00000080 */
#define PMUCRU_GATE_CON01_XIN_OSC0_DSIPHY_REF_EN_SHIFT     (8U)
#define PMUCRU_GATE_CON01_XIN_OSC0_DSIPHY_REF_EN_MASK      (0x1U << PMUCRU_GATE_CON01_XIN_OSC0_DSIPHY_REF_EN_SHIFT)     /* 0x00000100 */
#define PMUCRU_GATE_CON01_PCLK_GPIO0_EN_SHIFT              (9U)
#define PMUCRU_GATE_CON01_PCLK_GPIO0_EN_MASK               (0x1U << PMUCRU_GATE_CON01_PCLK_GPIO0_EN_SHIFT)              /* 0x00000200 */
#define PMUCRU_GATE_CON01_DBCLK_GPIO0_EN_SHIFT             (10U)
#define PMUCRU_GATE_CON01_DBCLK_GPIO0_EN_MASK              (0x1U << PMUCRU_GATE_CON01_DBCLK_GPIO0_EN_SHIFT)             /* 0x00000400 */
#define PMUCRU_GATE_CON01_PCLK_SPI0_EN_SHIFT               (11U)
#define PMUCRU_GATE_CON01_PCLK_SPI0_EN_MASK                (0x1U << PMUCRU_GATE_CON01_PCLK_SPI0_EN_SHIFT)               /* 0x00000800 */
#define PMUCRU_GATE_CON01_CLK_SPI0_EN_SHIFT                (12U)
#define PMUCRU_GATE_CON01_CLK_SPI0_EN_MASK                 (0x1U << PMUCRU_GATE_CON01_CLK_SPI0_EN_SHIFT)                /* 0x00001000 */
#define PMUCRU_GATE_CON01_PCLK_PMUGRF_EN_SHIFT             (13U)
#define PMUCRU_GATE_CON01_PCLK_PMUGRF_EN_MASK              (0x1U << PMUCRU_GATE_CON01_PCLK_PMUGRF_EN_SHIFT)             /* 0x00002000 */
#define PMUCRU_GATE_CON01_CLK_REF24M_EN_SHIFT              (14U)
#define PMUCRU_GATE_CON01_CLK_REF24M_EN_MASK               (0x1U << PMUCRU_GATE_CON01_CLK_REF24M_EN_SHIFT)              /* 0x00004000 */
#define PMUCRU_GATE_CON01_CLK_REF12M_EN_SHIFT              (15U)
#define PMUCRU_GATE_CON01_CLK_REF12M_EN_MASK               (0x1U << PMUCRU_GATE_CON01_CLK_REF12M_EN_SHIFT)              /* 0x00008000 */
/* GATE_CON02 */
#define PMUCRU_GATE_CON02_OFFSET                           (0x188U)
#define PMUCRU_GATE_CON02_PCLK_CHIPVEROTP_EN_SHIFT         (0U)
#define PMUCRU_GATE_CON02_PCLK_CHIPVEROTP_EN_MASK          (0x1U << PMUCRU_GATE_CON02_PCLK_CHIPVEROTP_EN_SHIFT)         /* 0x00000001 */
#define PMUCRU_GATE_CON02_PCLK_PMUCRU_EN_SHIFT             (4U)
#define PMUCRU_GATE_CON02_PCLK_PMUCRU_EN_MASK              (0x1U << PMUCRU_GATE_CON02_PCLK_PMUCRU_EN_SHIFT)             /* 0x00000010 */
#define PMUCRU_GATE_CON02_CLK_PMUPVTM_EN_SHIFT             (5U)
#define PMUCRU_GATE_CON02_CLK_PMUPVTM_EN_MASK              (0x1U << PMUCRU_GATE_CON02_CLK_PMUPVTM_EN_SHIFT)             /* 0x00000020 */
#define PMUCRU_GATE_CON02_PCLK_PMUPVTM_EN_SHIFT            (6U)
#define PMUCRU_GATE_CON02_PCLK_PMUPVTM_EN_MASK             (0x1U << PMUCRU_GATE_CON02_PCLK_PMUPVTM_EN_SHIFT)            /* 0x00000040 */
#define PMUCRU_GATE_CON02_CLK_CORE_PMUPVTM_EN_SHIFT        (7U)
#define PMUCRU_GATE_CON02_CLK_CORE_PMUPVTM_EN_MASK         (0x1U << PMUCRU_GATE_CON02_CLK_CORE_PMUPVTM_EN_SHIFT)        /* 0x00000080 */
#define PMUCRU_GATE_CON02_XIN_OSC0_DIV_EN_SHIFT            (8U)
#define PMUCRU_GATE_CON02_XIN_OSC0_DIV_EN_MASK             (0x1U << PMUCRU_GATE_CON02_XIN_OSC0_DIV_EN_SHIFT)            /* 0x00000100 */
#define PMUCRU_GATE_CON02_CLK_OSC0_DIV32K_EN_SHIFT         (9U)
#define PMUCRU_GATE_CON02_CLK_OSC0_DIV32K_EN_MASK          (0x1U << PMUCRU_GATE_CON02_CLK_OSC0_DIV32K_EN_SHIFT)         /* 0x00000200 */
#define PMUCRU_GATE_CON02_CLK_WIFI_DIV_EN_SHIFT            (10U)
#define PMUCRU_GATE_CON02_CLK_WIFI_DIV_EN_MASK             (0x1U << PMUCRU_GATE_CON02_CLK_WIFI_DIV_EN_SHIFT)            /* 0x00000400 */
#define PMUCRU_GATE_CON02_CLK_WIFI_OSC0_EN_SHIFT           (11U)
#define PMUCRU_GATE_CON02_CLK_WIFI_OSC0_EN_MASK            (0x1U << PMUCRU_GATE_CON02_CLK_WIFI_OSC0_EN_SHIFT)           /* 0x00000800 */
/* SOFTRST_CON00 */
#define PMUCRU_SOFTRST_CON00_OFFSET                        (0x200U)
#define PMUCRU_SOFTRST_CON00_PRESETN_PDPMU_NIU_SHIFT       (0U)
#define PMUCRU_SOFTRST_CON00_PRESETN_PDPMU_NIU_MASK        (0x1U << PMUCRU_SOFTRST_CON00_PRESETN_PDPMU_NIU_SHIFT)       /* 0x00000001 */
#define PMUCRU_SOFTRST_CON00_PRESETN_PMUSGRF_SHIFT         (1U)
#define PMUCRU_SOFTRST_CON00_PRESETN_PMUSGRF_MASK          (0x1U << PMUCRU_SOFTRST_CON00_PRESETN_PMUSGRF_SHIFT)         /* 0x00000002 */
#define PMUCRU_SOFTRST_CON00_PRESETN_PMUSGRF_REMAP_SHIFT   (2U)
#define PMUCRU_SOFTRST_CON00_PRESETN_PMUSGRF_REMAP_MASK    (0x1U << PMUCRU_SOFTRST_CON00_PRESETN_PMUSGRF_REMAP_SHIFT)   /* 0x00000004 */
#define PMUCRU_SOFTRST_CON00_PRESETN_I2C0_SHIFT            (3U)
#define PMUCRU_SOFTRST_CON00_PRESETN_I2C0_MASK             (0x1U << PMUCRU_SOFTRST_CON00_PRESETN_I2C0_SHIFT)            /* 0x00000008 */
#define PMUCRU_SOFTRST_CON00_RESETN_I2C0_SHIFT             (4U)
#define PMUCRU_SOFTRST_CON00_RESETN_I2C0_MASK              (0x1U << PMUCRU_SOFTRST_CON00_RESETN_I2C0_SHIFT)             /* 0x00000010 */
#define PMUCRU_SOFTRST_CON00_PRESETN_I2C2_SHIFT            (7U)
#define PMUCRU_SOFTRST_CON00_PRESETN_I2C2_MASK             (0x1U << PMUCRU_SOFTRST_CON00_PRESETN_I2C2_SHIFT)            /* 0x00000080 */
#define PMUCRU_SOFTRST_CON00_RESETN_I2C2_SHIFT             (8U)
#define PMUCRU_SOFTRST_CON00_RESETN_I2C2_MASK              (0x1U << PMUCRU_SOFTRST_CON00_RESETN_I2C2_SHIFT)             /* 0x00000100 */
#define PMUCRU_SOFTRST_CON00_PRESETN_UART1_SHIFT           (9U)
#define PMUCRU_SOFTRST_CON00_PRESETN_UART1_MASK            (0x1U << PMUCRU_SOFTRST_CON00_PRESETN_UART1_SHIFT)           /* 0x00000200 */
#define PMUCRU_SOFTRST_CON00_SRESETN_UART1_SHIFT           (10U)
#define PMUCRU_SOFTRST_CON00_SRESETN_UART1_MASK            (0x1U << PMUCRU_SOFTRST_CON00_SRESETN_UART1_SHIFT)           /* 0x00000400 */
#define PMUCRU_SOFTRST_CON00_PRESETN_PWM0_SHIFT            (11U)
#define PMUCRU_SOFTRST_CON00_PRESETN_PWM0_MASK             (0x1U << PMUCRU_SOFTRST_CON00_PRESETN_PWM0_SHIFT)            /* 0x00000800 */
#define PMUCRU_SOFTRST_CON00_RESETN_PWM0_SHIFT             (12U)
#define PMUCRU_SOFTRST_CON00_RESETN_PWM0_MASK              (0x1U << PMUCRU_SOFTRST_CON00_RESETN_PWM0_SHIFT)             /* 0x00001000 */
#define PMUCRU_SOFTRST_CON00_PRESETN_PWM1_SHIFT            (13U)
#define PMUCRU_SOFTRST_CON00_PRESETN_PWM1_MASK             (0x1U << PMUCRU_SOFTRST_CON00_PRESETN_PWM1_SHIFT)            /* 0x00002000 */
#define PMUCRU_SOFTRST_CON00_RESETN_PWM1_SHIFT             (14U)
#define PMUCRU_SOFTRST_CON00_RESETN_PWM1_MASK              (0x1U << PMUCRU_SOFTRST_CON00_RESETN_PWM1_SHIFT)             /* 0x00004000 */
#define PMUCRU_SOFTRST_CON00_RESETN_DDR_FAIL_SAFE_SHIFT    (15U)
#define PMUCRU_SOFTRST_CON00_RESETN_DDR_FAIL_SAFE_MASK     (0x1U << PMUCRU_SOFTRST_CON00_RESETN_DDR_FAIL_SAFE_SHIFT)    /* 0x00008000 */
/* SOFTRST_CON01 */
#define PMUCRU_SOFTRST_CON01_OFFSET                        (0x204U)
#define PMUCRU_SOFTRST_CON01_PRESETN_GPIO0_SHIFT           (1U)
#define PMUCRU_SOFTRST_CON01_PRESETN_GPIO0_MASK            (0x1U << PMUCRU_SOFTRST_CON01_PRESETN_GPIO0_SHIFT)           /* 0x00000002 */
#define PMUCRU_SOFTRST_CON01_DBRESETN_GPIO0_SHIFT          (2U)
#define PMUCRU_SOFTRST_CON01_DBRESETN_GPIO0_MASK           (0x1U << PMUCRU_SOFTRST_CON01_DBRESETN_GPIO0_SHIFT)          /* 0x00000004 */
#define PMUCRU_SOFTRST_CON01_PRESETN_SPI0_SHIFT            (3U)
#define PMUCRU_SOFTRST_CON01_PRESETN_SPI0_MASK             (0x1U << PMUCRU_SOFTRST_CON01_PRESETN_SPI0_SHIFT)            /* 0x00000008 */
#define PMUCRU_SOFTRST_CON01_RESETN_SPI0_SHIFT             (4U)
#define PMUCRU_SOFTRST_CON01_RESETN_SPI0_MASK              (0x1U << PMUCRU_SOFTRST_CON01_RESETN_SPI0_SHIFT)             /* 0x00000010 */
#define PMUCRU_SOFTRST_CON01_PRESETN_PMUGRF_SHIFT          (5U)
#define PMUCRU_SOFTRST_CON01_PRESETN_PMUGRF_MASK           (0x1U << PMUCRU_SOFTRST_CON01_PRESETN_PMUGRF_SHIFT)          /* 0x00000020 */
#define PMUCRU_SOFTRST_CON01_PRESETN_CHIPVEROTP_SHIFT      (6U)
#define PMUCRU_SOFTRST_CON01_PRESETN_CHIPVEROTP_MASK       (0x1U << PMUCRU_SOFTRST_CON01_PRESETN_CHIPVEROTP_SHIFT)      /* 0x00000040 */
#define PMUCRU_SOFTRST_CON01_RESETN_PMUPVTM_SHIFT          (8U)
#define PMUCRU_SOFTRST_CON01_RESETN_PMUPVTM_MASK           (0x1U << PMUCRU_SOFTRST_CON01_RESETN_PMUPVTM_SHIFT)          /* 0x00000100 */
#define PMUCRU_SOFTRST_CON01_PRESETN_PMUPVTM_SHIFT         (9U)
#define PMUCRU_SOFTRST_CON01_PRESETN_PMUPVTM_MASK          (0x1U << PMUCRU_SOFTRST_CON01_PRESETN_PMUPVTM_SHIFT)         /* 0x00000200 */
#define PMUCRU_SOFTRST_CON01_PRESETN_PMUCRU_SHIFT          (14U)
#define PMUCRU_SOFTRST_CON01_PRESETN_PMUCRU_MASK           (0x1U << PMUCRU_SOFTRST_CON01_PRESETN_PMUCRU_SHIFT)          /* 0x00004000 */
/* AUTOCS_PMU_PCLK_CON0 */
#define PMUCRU_AUTOCS_PMU_PCLK_CON0_OFFSET                 (0x240U)
#define PMUCRU_AUTOCS_PMU_PCLK_CON0_IDLE_TH_SHIFT          (0U)
#define PMUCRU_AUTOCS_PMU_PCLK_CON0_IDLE_TH_MASK           (0xFFFFU << PMUCRU_AUTOCS_PMU_PCLK_CON0_IDLE_TH_SHIFT)       /* 0x0000FFFF */
#define PMUCRU_AUTOCS_PMU_PCLK_CON0_WAIT_TH_SHIFT          (16U)
#define PMUCRU_AUTOCS_PMU_PCLK_CON0_WAIT_TH_MASK           (0xFFFFU << PMUCRU_AUTOCS_PMU_PCLK_CON0_WAIT_TH_SHIFT)       /* 0xFFFF0000 */
/* AUTOCS_PMU_PCLK_CON1 */
#define PMUCRU_AUTOCS_PMU_PCLK_CON1_OFFSET                 (0x244U)
#define PMUCRU_AUTOCS_PMU_PCLK_CON1_AUTOCS_EN_SHIFT        (12U)
#define PMUCRU_AUTOCS_PMU_PCLK_CON1_AUTOCS_EN_MASK         (0x1U << PMUCRU_AUTOCS_PMU_PCLK_CON1_AUTOCS_EN_SHIFT)        /* 0x00001000 */
#define PMUCRU_AUTOCS_PMU_PCLK_CON1_SWITCH_EN_SHIFT        (13U)
#define PMUCRU_AUTOCS_PMU_PCLK_CON1_SWITCH_EN_MASK         (0x1U << PMUCRU_AUTOCS_PMU_PCLK_CON1_SWITCH_EN_SHIFT)        /* 0x00002000 */
#define PMUCRU_AUTOCS_PMU_PCLK_CON1_CLKSEL_CFG_SHIFT       (14U)
#define PMUCRU_AUTOCS_PMU_PCLK_CON1_CLKSEL_CFG_MASK        (0x3U << PMUCRU_AUTOCS_PMU_PCLK_CON1_CLKSEL_CFG_SHIFT)       /* 0x0000C000 */
/******************************************CRU*******************************************/
/* APLL_CON0 */
#define CRU_APLL_CON0_OFFSET                               (0x0U)
#define CRU_APLL_CON0_FBDIV_SHIFT                          (0U)
#define CRU_APLL_CON0_FBDIV_MASK                           (0xFFFU << CRU_APLL_CON0_FBDIV_SHIFT)                        /* 0x00000FFF */
#define CRU_APLL_CON0_POSTDIV1_SHIFT                       (12U)
#define CRU_APLL_CON0_POSTDIV1_MASK                        (0x7U << CRU_APLL_CON0_POSTDIV1_SHIFT)                       /* 0x00007000 */
#define CRU_APLL_CON0_BYPASS_SHIFT                         (15U)
#define CRU_APLL_CON0_BYPASS_MASK                          (0x1U << CRU_APLL_CON0_BYPASS_SHIFT)                         /* 0x00008000 */
/* APLL_CON1 */
#define CRU_APLL_CON1_OFFSET                               (0x4U)
#define CRU_APLL_CON1_REFDIV_SHIFT                         (0U)
#define CRU_APLL_CON1_REFDIV_MASK                          (0x3FU << CRU_APLL_CON1_REFDIV_SHIFT)                        /* 0x0000003F */
#define CRU_APLL_CON1_POSTDIV2_SHIFT                       (6U)
#define CRU_APLL_CON1_POSTDIV2_MASK                        (0x7U << CRU_APLL_CON1_POSTDIV2_SHIFT)                       /* 0x000001C0 */
#define CRU_APLL_CON1_PLL_LOCK_SHIFT                       (10U)
#define CRU_APLL_CON1_PLL_LOCK_MASK                        (0x1U << CRU_APLL_CON1_PLL_LOCK_SHIFT)                       /* 0x00000400 */
#define CRU_APLL_CON1_DSMPD_SHIFT                          (12U)
#define CRU_APLL_CON1_DSMPD_MASK                           (0x1U << CRU_APLL_CON1_DSMPD_SHIFT)                          /* 0x00001000 */
#define CRU_APLL_CON1_PLLPD0_SHIFT                         (13U)
#define CRU_APLL_CON1_PLLPD0_MASK                          (0x1U << CRU_APLL_CON1_PLLPD0_SHIFT)                         /* 0x00002000 */
#define CRU_APLL_CON1_PLLPD1_SHIFT                         (14U)
#define CRU_APLL_CON1_PLLPD1_MASK                          (0x1U << CRU_APLL_CON1_PLLPD1_SHIFT)                         /* 0x00004000 */
#define CRU_APLL_CON1_PLLPDSEL_SHIFT                       (15U)
#define CRU_APLL_CON1_PLLPDSEL_MASK                        (0x1U << CRU_APLL_CON1_PLLPDSEL_SHIFT)                       /* 0x00008000 */
/* APLL_CON2 */
#define CRU_APLL_CON2_OFFSET                               (0x8U)
#define CRU_APLL_CON2_FRACDIV_SHIFT                        (0U)
#define CRU_APLL_CON2_FRACDIV_MASK                         (0xFFFFFFU << CRU_APLL_CON2_FRACDIV_SHIFT)                   /* 0x00FFFFFF */
#define CRU_APLL_CON2_DACPD_SHIFT                          (24U)
#define CRU_APLL_CON2_DACPD_MASK                           (0x1U << CRU_APLL_CON2_DACPD_SHIFT)                          /* 0x01000000 */
#define CRU_APLL_CON2_FOUTPOSTDIVPD_SHIFT                  (25U)
#define CRU_APLL_CON2_FOUTPOSTDIVPD_MASK                   (0x1U << CRU_APLL_CON2_FOUTPOSTDIVPD_SHIFT)                  /* 0x02000000 */
#define CRU_APLL_CON2_FOUTVCOPD_SHIFT                      (26U)
#define CRU_APLL_CON2_FOUTVCOPD_MASK                       (0x1U << CRU_APLL_CON2_FOUTVCOPD_SHIFT)                      /* 0x04000000 */
#define CRU_APLL_CON2_FOUT4PHASEPD_SHIFT                   (27U)
#define CRU_APLL_CON2_FOUT4PHASEPD_MASK                    (0x1U << CRU_APLL_CON2_FOUT4PHASEPD_SHIFT)                   /* 0x08000000 */
/* APLL_CON3 */
#define CRU_APLL_CON3_OFFSET                               (0xCU)
#define CRU_APLL_CON3_SSMOD_BP_SHIFT                       (0U)
#define CRU_APLL_CON3_SSMOD_BP_MASK                        (0x1U << CRU_APLL_CON3_SSMOD_BP_SHIFT)                       /* 0x00000001 */
#define CRU_APLL_CON3_SSMOD_DISABLE_SSCG_SHIFT             (1U)
#define CRU_APLL_CON3_SSMOD_DISABLE_SSCG_MASK              (0x1U << CRU_APLL_CON3_SSMOD_DISABLE_SSCG_SHIFT)             /* 0x00000002 */
#define CRU_APLL_CON3_SSMOD_RESET_SHIFT                    (2U)
#define CRU_APLL_CON3_SSMOD_RESET_MASK                     (0x1U << CRU_APLL_CON3_SSMOD_RESET_SHIFT)                    /* 0x00000004 */
#define CRU_APLL_CON3_SSMOD_DOWNSPREAD_SHIFT               (3U)
#define CRU_APLL_CON3_SSMOD_DOWNSPREAD_MASK                (0x1U << CRU_APLL_CON3_SSMOD_DOWNSPREAD_SHIFT)               /* 0x00000008 */
#define CRU_APLL_CON3_SSMOD_DIVVAL_SHIFT                   (4U)
#define CRU_APLL_CON3_SSMOD_DIVVAL_MASK                    (0xFU << CRU_APLL_CON3_SSMOD_DIVVAL_SHIFT)                   /* 0x000000F0 */
#define CRU_APLL_CON3_SSMOD_SPREAD_SHIFT                   (8U)
#define CRU_APLL_CON3_SSMOD_SPREAD_MASK                    (0x1FU << CRU_APLL_CON3_SSMOD_SPREAD_SHIFT)                  /* 0x00001F00 */
/* APLL_CON4 */
#define CRU_APLL_CON4_OFFSET                               (0x10U)
#define CRU_APLL_CON4_SSMOD_SEL_EXT_WAVE_SHIFT             (0U)
#define CRU_APLL_CON4_SSMOD_SEL_EXT_WAVE_MASK              (0x1U << CRU_APLL_CON4_SSMOD_SEL_EXT_WAVE_SHIFT)             /* 0x00000001 */
#define CRU_APLL_CON4_SSMOD_EXT_MAXADDR_SHIFT              (8U)
#define CRU_APLL_CON4_SSMOD_EXT_MAXADDR_MASK               (0xFFU << CRU_APLL_CON4_SSMOD_EXT_MAXADDR_SHIFT)             /* 0x0000FF00 */
/* APLL_CON5 */
#define CRU_APLL_CON5_OFFSET                               (0x14U)
#define CRU_APLL_CON5_FOUT2XPD_SHIFT                       (0U)
#define CRU_APLL_CON5_FOUT2XPD_MASK                        (0x1U << CRU_APLL_CON5_FOUT2XPD_SHIFT)                       /* 0x00000001 */
#define CRU_APLL_CON5_OFFSETCAL_BYP_SHIFT                  (1U)
#define CRU_APLL_CON5_OFFSETCAL_BYP_MASK                   (0x1U << CRU_APLL_CON5_OFFSETCAL_BYP_SHIFT)                  /* 0x00000002 */
#define CRU_APLL_CON5_OFFSETCAL_EN_SHIFT                   (2U)
#define CRU_APLL_CON5_OFFSETCAL_EN_MASK                    (0x1U << CRU_APLL_CON5_OFFSETCAL_EN_SHIFT)                   /* 0x00000004 */
#define CRU_APLL_CON5_OFFSETCAL_FAST_SHIFT                 (3U)
#define CRU_APLL_CON5_OFFSETCAL_FAST_MASK                  (0x1U << CRU_APLL_CON5_OFFSETCAL_FAST_SHIFT)                 /* 0x00000008 */
#define CRU_APLL_CON5_OFFSETCAL_IN_SHIFT                   (4U)
#define CRU_APLL_CON5_OFFSETCAL_IN_MASK                    (0xFFFU << CRU_APLL_CON5_OFFSETCAL_IN_SHIFT)                 /* 0x0000FFF0 */
/* APLL_CON6 */
#define CRU_APLL_CON6_OFFSET                               (0x18U)
#define CRU_APLL_CON6_OFFSETCAL_CNT_SHIFT                  (0U)
#define CRU_APLL_CON6_OFFSETCAL_CNT_MASK                   (0x7U << CRU_APLL_CON6_OFFSETCAL_CNT_SHIFT)                  /* 0x00000007 */
/* DPLL_CON0 */
#define CRU_DPLL_CON0_OFFSET                               (0x20U)
#define CRU_DPLL_CON0_FBDIV_SHIFT                          (0U)
#define CRU_DPLL_CON0_FBDIV_MASK                           (0xFFFU << CRU_DPLL_CON0_FBDIV_SHIFT)                        /* 0x00000FFF */
#define CRU_DPLL_CON0_POSTDIV1_SHIFT                       (12U)
#define CRU_DPLL_CON0_POSTDIV1_MASK                        (0x7U << CRU_DPLL_CON0_POSTDIV1_SHIFT)                       /* 0x00007000 */
#define CRU_DPLL_CON0_BYPASS_SHIFT                         (15U)
#define CRU_DPLL_CON0_BYPASS_MASK                          (0x1U << CRU_DPLL_CON0_BYPASS_SHIFT)                         /* 0x00008000 */
/* DPLL_CON1 */
#define CRU_DPLL_CON1_OFFSET                               (0x24U)
#define CRU_DPLL_CON1_REFDIV_SHIFT                         (0U)
#define CRU_DPLL_CON1_REFDIV_MASK                          (0x3FU << CRU_DPLL_CON1_REFDIV_SHIFT)                        /* 0x0000003F */
#define CRU_DPLL_CON1_POSTDIV2_SHIFT                       (6U)
#define CRU_DPLL_CON1_POSTDIV2_MASK                        (0x7U << CRU_DPLL_CON1_POSTDIV2_SHIFT)                       /* 0x000001C0 */
#define CRU_DPLL_CON1_PLL_LOCK_SHIFT                       (10U)
#define CRU_DPLL_CON1_PLL_LOCK_MASK                        (0x1U << CRU_DPLL_CON1_PLL_LOCK_SHIFT)                       /* 0x00000400 */
#define CRU_DPLL_CON1_DSMPD_SHIFT                          (12U)
#define CRU_DPLL_CON1_DSMPD_MASK                           (0x1U << CRU_DPLL_CON1_DSMPD_SHIFT)                          /* 0x00001000 */
#define CRU_DPLL_CON1_PLLPD0_SHIFT                         (13U)
#define CRU_DPLL_CON1_PLLPD0_MASK                          (0x1U << CRU_DPLL_CON1_PLLPD0_SHIFT)                         /* 0x00002000 */
#define CRU_DPLL_CON1_PLLPD1_SHIFT                         (14U)
#define CRU_DPLL_CON1_PLLPD1_MASK                          (0x1U << CRU_DPLL_CON1_PLLPD1_SHIFT)                         /* 0x00004000 */
#define CRU_DPLL_CON1_PLLPDSEL_SHIFT                       (15U)
#define CRU_DPLL_CON1_PLLPDSEL_MASK                        (0x1U << CRU_DPLL_CON1_PLLPDSEL_SHIFT)                       /* 0x00008000 */
/* DPLL_CON2 */
#define CRU_DPLL_CON2_OFFSET                               (0x28U)
#define CRU_DPLL_CON2_FRACDIV_SHIFT                        (0U)
#define CRU_DPLL_CON2_FRACDIV_MASK                         (0xFFFFFFU << CRU_DPLL_CON2_FRACDIV_SHIFT)                   /* 0x00FFFFFF */
#define CRU_DPLL_CON2_DACPD_SHIFT                          (24U)
#define CRU_DPLL_CON2_DACPD_MASK                           (0x1U << CRU_DPLL_CON2_DACPD_SHIFT)                          /* 0x01000000 */
#define CRU_DPLL_CON2_FOUTPOSTDIVPD_SHIFT                  (25U)
#define CRU_DPLL_CON2_FOUTPOSTDIVPD_MASK                   (0x1U << CRU_DPLL_CON2_FOUTPOSTDIVPD_SHIFT)                  /* 0x02000000 */
#define CRU_DPLL_CON2_FOUTVCOPD_SHIFT                      (26U)
#define CRU_DPLL_CON2_FOUTVCOPD_MASK                       (0x1U << CRU_DPLL_CON2_FOUTVCOPD_SHIFT)                      /* 0x04000000 */
#define CRU_DPLL_CON2_FOUT4PHASEPD_SHIFT                   (27U)
#define CRU_DPLL_CON2_FOUT4PHASEPD_MASK                    (0x1U << CRU_DPLL_CON2_FOUT4PHASEPD_SHIFT)                   /* 0x08000000 */
/* DPLL_CON3 */
#define CRU_DPLL_CON3_OFFSET                               (0x2CU)
#define CRU_DPLL_CON3_SSMOD_BP_SHIFT                       (0U)
#define CRU_DPLL_CON3_SSMOD_BP_MASK                        (0x1U << CRU_DPLL_CON3_SSMOD_BP_SHIFT)                       /* 0x00000001 */
#define CRU_DPLL_CON3_SSMOD_DISABLE_SSCG_SHIFT             (1U)
#define CRU_DPLL_CON3_SSMOD_DISABLE_SSCG_MASK              (0x1U << CRU_DPLL_CON3_SSMOD_DISABLE_SSCG_SHIFT)             /* 0x00000002 */
#define CRU_DPLL_CON3_SSMOD_RESET_SHIFT                    (2U)
#define CRU_DPLL_CON3_SSMOD_RESET_MASK                     (0x1U << CRU_DPLL_CON3_SSMOD_RESET_SHIFT)                    /* 0x00000004 */
#define CRU_DPLL_CON3_SSMOD_DOWNSPREAD_SHIFT               (3U)
#define CRU_DPLL_CON3_SSMOD_DOWNSPREAD_MASK                (0x1U << CRU_DPLL_CON3_SSMOD_DOWNSPREAD_SHIFT)               /* 0x00000008 */
#define CRU_DPLL_CON3_SSMOD_DIVVAL_SHIFT                   (4U)
#define CRU_DPLL_CON3_SSMOD_DIVVAL_MASK                    (0xFU << CRU_DPLL_CON3_SSMOD_DIVVAL_SHIFT)                   /* 0x000000F0 */
#define CRU_DPLL_CON3_SSMOD_SPREAD_SHIFT                   (8U)
#define CRU_DPLL_CON3_SSMOD_SPREAD_MASK                    (0x1FU << CRU_DPLL_CON3_SSMOD_SPREAD_SHIFT)                  /* 0x00001F00 */
/* DPLL_CON4 */
#define CRU_DPLL_CON4_OFFSET                               (0x30U)
#define CRU_DPLL_CON4_SSMOD_SEL_EXT_WAVE_SHIFT             (0U)
#define CRU_DPLL_CON4_SSMOD_SEL_EXT_WAVE_MASK              (0x1U << CRU_DPLL_CON4_SSMOD_SEL_EXT_WAVE_SHIFT)             /* 0x00000001 */
#define CRU_DPLL_CON4_SSMOD_EXT_MAXADDR_SHIFT              (8U)
#define CRU_DPLL_CON4_SSMOD_EXT_MAXADDR_MASK               (0xFFU << CRU_DPLL_CON4_SSMOD_EXT_MAXADDR_SHIFT)             /* 0x0000FF00 */
/* DPLL_CON5 */
#define CRU_DPLL_CON5_OFFSET                               (0x34U)
#define CRU_DPLL_CON5_FOUT2XPD_SHIFT                       (0U)
#define CRU_DPLL_CON5_FOUT2XPD_MASK                        (0x1U << CRU_DPLL_CON5_FOUT2XPD_SHIFT)                       /* 0x00000001 */
#define CRU_DPLL_CON5_OFFSETCAL_BYP_SHIFT                  (1U)
#define CRU_DPLL_CON5_OFFSETCAL_BYP_MASK                   (0x1U << CRU_DPLL_CON5_OFFSETCAL_BYP_SHIFT)                  /* 0x00000002 */
#define CRU_DPLL_CON5_OFFSETCAL_EN_SHIFT                   (2U)
#define CRU_DPLL_CON5_OFFSETCAL_EN_MASK                    (0x1U << CRU_DPLL_CON5_OFFSETCAL_EN_SHIFT)                   /* 0x00000004 */
#define CRU_DPLL_CON5_OFFSETCAL_FAST_SHIFT                 (3U)
#define CRU_DPLL_CON5_OFFSETCAL_FAST_MASK                  (0x1U << CRU_DPLL_CON5_OFFSETCAL_FAST_SHIFT)                 /* 0x00000008 */
#define CRU_DPLL_CON5_OFFSETCAL_IN_SHIFT                   (4U)
#define CRU_DPLL_CON5_OFFSETCAL_IN_MASK                    (0xFFFU << CRU_DPLL_CON5_OFFSETCAL_IN_SHIFT)                 /* 0x0000FFF0 */
/* DPLL_CON6 */
#define CRU_DPLL_CON6_OFFSET                               (0x38U)
#define CRU_DPLL_CON6_OFFSETCAL_CNT_SHIFT                  (0U)
#define CRU_DPLL_CON6_OFFSETCAL_CNT_MASK                   (0x7U << CRU_DPLL_CON6_OFFSETCAL_CNT_SHIFT)                  /* 0x00000007 */
/* CPLL_CON0 */
#define CRU_CPLL_CON0_OFFSET                               (0x40U)
#define CRU_CPLL_CON0_FBDIV_SHIFT                          (0U)
#define CRU_CPLL_CON0_FBDIV_MASK                           (0xFFFU << CRU_CPLL_CON0_FBDIV_SHIFT)                        /* 0x00000FFF */
#define CRU_CPLL_CON0_POSTDIV1_SHIFT                       (12U)
#define CRU_CPLL_CON0_POSTDIV1_MASK                        (0x7U << CRU_CPLL_CON0_POSTDIV1_SHIFT)                       /* 0x00007000 */
#define CRU_CPLL_CON0_BYPASS_SHIFT                         (15U)
#define CRU_CPLL_CON0_BYPASS_MASK                          (0x1U << CRU_CPLL_CON0_BYPASS_SHIFT)                         /* 0x00008000 */
/* CPLL_CON1 */
#define CRU_CPLL_CON1_OFFSET                               (0x44U)
#define CRU_CPLL_CON1_REFDIV_SHIFT                         (0U)
#define CRU_CPLL_CON1_REFDIV_MASK                          (0x3FU << CRU_CPLL_CON1_REFDIV_SHIFT)                        /* 0x0000003F */
#define CRU_CPLL_CON1_POSTDIV2_SHIFT                       (6U)
#define CRU_CPLL_CON1_POSTDIV2_MASK                        (0x7U << CRU_CPLL_CON1_POSTDIV2_SHIFT)                       /* 0x000001C0 */
#define CRU_CPLL_CON1_PLL_LOCK_SHIFT                       (10U)
#define CRU_CPLL_CON1_PLL_LOCK_MASK                        (0x1U << CRU_CPLL_CON1_PLL_LOCK_SHIFT)                       /* 0x00000400 */
#define CRU_CPLL_CON1_DSMPD_SHIFT                          (12U)
#define CRU_CPLL_CON1_DSMPD_MASK                           (0x1U << CRU_CPLL_CON1_DSMPD_SHIFT)                          /* 0x00001000 */
#define CRU_CPLL_CON1_PLLPD0_SHIFT                         (13U)
#define CRU_CPLL_CON1_PLLPD0_MASK                          (0x1U << CRU_CPLL_CON1_PLLPD0_SHIFT)                         /* 0x00002000 */
#define CRU_CPLL_CON1_PLLPD1_SHIFT                         (14U)
#define CRU_CPLL_CON1_PLLPD1_MASK                          (0x1U << CRU_CPLL_CON1_PLLPD1_SHIFT)                         /* 0x00004000 */
#define CRU_CPLL_CON1_PLLPDSEL_SHIFT                       (15U)
#define CRU_CPLL_CON1_PLLPDSEL_MASK                        (0x1U << CRU_CPLL_CON1_PLLPDSEL_SHIFT)                       /* 0x00008000 */
/* CPLL_CON2 */
#define CRU_CPLL_CON2_OFFSET                               (0x48U)
#define CRU_CPLL_CON2_FRACDIV_SHIFT                        (0U)
#define CRU_CPLL_CON2_FRACDIV_MASK                         (0xFFFFFFU << CRU_CPLL_CON2_FRACDIV_SHIFT)                   /* 0x00FFFFFF */
#define CRU_CPLL_CON2_DACPD_SHIFT                          (24U)
#define CRU_CPLL_CON2_DACPD_MASK                           (0x1U << CRU_CPLL_CON2_DACPD_SHIFT)                          /* 0x01000000 */
#define CRU_CPLL_CON2_FOUTPOSTDIVPD_SHIFT                  (25U)
#define CRU_CPLL_CON2_FOUTPOSTDIVPD_MASK                   (0x1U << CRU_CPLL_CON2_FOUTPOSTDIVPD_SHIFT)                  /* 0x02000000 */
#define CRU_CPLL_CON2_FOUTVCOPD_SHIFT                      (26U)
#define CRU_CPLL_CON2_FOUTVCOPD_MASK                       (0x1U << CRU_CPLL_CON2_FOUTVCOPD_SHIFT)                      /* 0x04000000 */
#define CRU_CPLL_CON2_FOUT4PHASEPD_SHIFT                   (27U)
#define CRU_CPLL_CON2_FOUT4PHASEPD_MASK                    (0x1U << CRU_CPLL_CON2_FOUT4PHASEPD_SHIFT)                   /* 0x08000000 */
/* CPLL_CON3 */
#define CRU_CPLL_CON3_OFFSET                               (0x4CU)
#define CRU_CPLL_CON3_SSMOD_BP_SHIFT                       (0U)
#define CRU_CPLL_CON3_SSMOD_BP_MASK                        (0x1U << CRU_CPLL_CON3_SSMOD_BP_SHIFT)                       /* 0x00000001 */
#define CRU_CPLL_CON3_SSMOD_DISABLE_SSCG_SHIFT             (1U)
#define CRU_CPLL_CON3_SSMOD_DISABLE_SSCG_MASK              (0x1U << CRU_CPLL_CON3_SSMOD_DISABLE_SSCG_SHIFT)             /* 0x00000002 */
#define CRU_CPLL_CON3_SSMOD_RESET_SHIFT                    (2U)
#define CRU_CPLL_CON3_SSMOD_RESET_MASK                     (0x1U << CRU_CPLL_CON3_SSMOD_RESET_SHIFT)                    /* 0x00000004 */
#define CRU_CPLL_CON3_SSMOD_DOWNSPREAD_SHIFT               (3U)
#define CRU_CPLL_CON3_SSMOD_DOWNSPREAD_MASK                (0x1U << CRU_CPLL_CON3_SSMOD_DOWNSPREAD_SHIFT)               /* 0x00000008 */
#define CRU_CPLL_CON3_SSMOD_DIVVAL_SHIFT                   (4U)
#define CRU_CPLL_CON3_SSMOD_DIVVAL_MASK                    (0xFU << CRU_CPLL_CON3_SSMOD_DIVVAL_SHIFT)                   /* 0x000000F0 */
#define CRU_CPLL_CON3_SSMOD_SPREAD_SHIFT                   (8U)
#define CRU_CPLL_CON3_SSMOD_SPREAD_MASK                    (0x1FU << CRU_CPLL_CON3_SSMOD_SPREAD_SHIFT)                  /* 0x00001F00 */
/* CPLL_CON4 */
#define CRU_CPLL_CON4_OFFSET                               (0x50U)
#define CRU_CPLL_CON4_SSMOD_SEL_EXT_WAVE_SHIFT             (0U)
#define CRU_CPLL_CON4_SSMOD_SEL_EXT_WAVE_MASK              (0x1U << CRU_CPLL_CON4_SSMOD_SEL_EXT_WAVE_SHIFT)             /* 0x00000001 */
#define CRU_CPLL_CON4_SSMOD_EXT_MAXADDR_SHIFT              (8U)
#define CRU_CPLL_CON4_SSMOD_EXT_MAXADDR_MASK               (0xFFU << CRU_CPLL_CON4_SSMOD_EXT_MAXADDR_SHIFT)             /* 0x0000FF00 */
/* CPLL_CON5 */
#define CRU_CPLL_CON5_OFFSET                               (0x54U)
#define CRU_CPLL_CON5_FOUT2XPD_SHIFT                       (0U)
#define CRU_CPLL_CON5_FOUT2XPD_MASK                        (0x1U << CRU_CPLL_CON5_FOUT2XPD_SHIFT)                       /* 0x00000001 */
#define CRU_CPLL_CON5_OFFSETCAL_BYP_SHIFT                  (1U)
#define CRU_CPLL_CON5_OFFSETCAL_BYP_MASK                   (0x1U << CRU_CPLL_CON5_OFFSETCAL_BYP_SHIFT)                  /* 0x00000002 */
#define CRU_CPLL_CON5_OFFSETCAL_EN_SHIFT                   (2U)
#define CRU_CPLL_CON5_OFFSETCAL_EN_MASK                    (0x1U << CRU_CPLL_CON5_OFFSETCAL_EN_SHIFT)                   /* 0x00000004 */
#define CRU_CPLL_CON5_OFFSETCAL_FAST_SHIFT                 (3U)
#define CRU_CPLL_CON5_OFFSETCAL_FAST_MASK                  (0x1U << CRU_CPLL_CON5_OFFSETCAL_FAST_SHIFT)                 /* 0x00000008 */
#define CRU_CPLL_CON5_OFFSETCAL_IN_SHIFT                   (4U)
#define CRU_CPLL_CON5_OFFSETCAL_IN_MASK                    (0xFFFU << CRU_CPLL_CON5_OFFSETCAL_IN_SHIFT)                 /* 0x0000FFF0 */
/* CPLL_CON6 */
#define CRU_CPLL_CON6_OFFSET                               (0x58U)
#define CRU_CPLL_CON6_OFFSETCAL_CNT_SHIFT                  (0U)
#define CRU_CPLL_CON6_OFFSETCAL_CNT_MASK                   (0x7U << CRU_CPLL_CON6_OFFSETCAL_CNT_SHIFT)                  /* 0x00000007 */
/* HPLL_CON0 */
#define CRU_HPLL_CON0_OFFSET                               (0x60U)
#define CRU_HPLL_CON0_FBDIV_SHIFT                          (0U)
#define CRU_HPLL_CON0_FBDIV_MASK                           (0xFFFU << CRU_HPLL_CON0_FBDIV_SHIFT)                        /* 0x00000FFF */
#define CRU_HPLL_CON0_POSTDIV1_SHIFT                       (12U)
#define CRU_HPLL_CON0_POSTDIV1_MASK                        (0x7U << CRU_HPLL_CON0_POSTDIV1_SHIFT)                       /* 0x00007000 */
#define CRU_HPLL_CON0_BYPASS_SHIFT                         (15U)
#define CRU_HPLL_CON0_BYPASS_MASK                          (0x1U << CRU_HPLL_CON0_BYPASS_SHIFT)                         /* 0x00008000 */
/* HPLL_CON1 */
#define CRU_HPLL_CON1_OFFSET                               (0x64U)
#define CRU_HPLL_CON1_REFDIV_SHIFT                         (0U)
#define CRU_HPLL_CON1_REFDIV_MASK                          (0x3FU << CRU_HPLL_CON1_REFDIV_SHIFT)                        /* 0x0000003F */
#define CRU_HPLL_CON1_POSTDIV2_SHIFT                       (6U)
#define CRU_HPLL_CON1_POSTDIV2_MASK                        (0x7U << CRU_HPLL_CON1_POSTDIV2_SHIFT)                       /* 0x000001C0 */
#define CRU_HPLL_CON1_PLL_LOCK_SHIFT                       (10U)
#define CRU_HPLL_CON1_PLL_LOCK_MASK                        (0x1U << CRU_HPLL_CON1_PLL_LOCK_SHIFT)                       /* 0x00000400 */
#define CRU_HPLL_CON1_DSMPD_SHIFT                          (12U)
#define CRU_HPLL_CON1_DSMPD_MASK                           (0x1U << CRU_HPLL_CON1_DSMPD_SHIFT)                          /* 0x00001000 */
#define CRU_HPLL_CON1_PLLPD0_SHIFT                         (13U)
#define CRU_HPLL_CON1_PLLPD0_MASK                          (0x1U << CRU_HPLL_CON1_PLLPD0_SHIFT)                         /* 0x00002000 */
#define CRU_HPLL_CON1_PLLPD1_SHIFT                         (14U)
#define CRU_HPLL_CON1_PLLPD1_MASK                          (0x1U << CRU_HPLL_CON1_PLLPD1_SHIFT)                         /* 0x00004000 */
#define CRU_HPLL_CON1_PLLPDSEL_SHIFT                       (15U)
#define CRU_HPLL_CON1_PLLPDSEL_MASK                        (0x1U << CRU_HPLL_CON1_PLLPDSEL_SHIFT)                       /* 0x00008000 */
/* HPLL_CON2 */
#define CRU_HPLL_CON2_OFFSET                               (0x68U)
#define CRU_HPLL_CON2_FRACDIV_SHIFT                        (0U)
#define CRU_HPLL_CON2_FRACDIV_MASK                         (0xFFFFFFU << CRU_HPLL_CON2_FRACDIV_SHIFT)                   /* 0x00FFFFFF */
#define CRU_HPLL_CON2_DACPD_SHIFT                          (24U)
#define CRU_HPLL_CON2_DACPD_MASK                           (0x1U << CRU_HPLL_CON2_DACPD_SHIFT)                          /* 0x01000000 */
#define CRU_HPLL_CON2_FOUTPOSTDIVPD_SHIFT                  (25U)
#define CRU_HPLL_CON2_FOUTPOSTDIVPD_MASK                   (0x1U << CRU_HPLL_CON2_FOUTPOSTDIVPD_SHIFT)                  /* 0x02000000 */
#define CRU_HPLL_CON2_FOUTVCOPD_SHIFT                      (26U)
#define CRU_HPLL_CON2_FOUTVCOPD_MASK                       (0x1U << CRU_HPLL_CON2_FOUTVCOPD_SHIFT)                      /* 0x04000000 */
#define CRU_HPLL_CON2_FOUT4PHASEPD_SHIFT                   (27U)
#define CRU_HPLL_CON2_FOUT4PHASEPD_MASK                    (0x1U << CRU_HPLL_CON2_FOUT4PHASEPD_SHIFT)                   /* 0x08000000 */
/* HPLL_CON3 */
#define CRU_HPLL_CON3_OFFSET                               (0x6CU)
#define CRU_HPLL_CON3_SSMOD_BP_SHIFT                       (0U)
#define CRU_HPLL_CON3_SSMOD_BP_MASK                        (0x1U << CRU_HPLL_CON3_SSMOD_BP_SHIFT)                       /* 0x00000001 */
#define CRU_HPLL_CON3_SSMOD_DISABLE_SSCG_SHIFT             (1U)
#define CRU_HPLL_CON3_SSMOD_DISABLE_SSCG_MASK              (0x1U << CRU_HPLL_CON3_SSMOD_DISABLE_SSCG_SHIFT)             /* 0x00000002 */
#define CRU_HPLL_CON3_SSMOD_RESET_SHIFT                    (2U)
#define CRU_HPLL_CON3_SSMOD_RESET_MASK                     (0x1U << CRU_HPLL_CON3_SSMOD_RESET_SHIFT)                    /* 0x00000004 */
#define CRU_HPLL_CON3_SSMOD_DOWNSPREAD_SHIFT               (3U)
#define CRU_HPLL_CON3_SSMOD_DOWNSPREAD_MASK                (0x1U << CRU_HPLL_CON3_SSMOD_DOWNSPREAD_SHIFT)               /* 0x00000008 */
#define CRU_HPLL_CON3_SSMOD_DIVVAL_SHIFT                   (4U)
#define CRU_HPLL_CON3_SSMOD_DIVVAL_MASK                    (0xFU << CRU_HPLL_CON3_SSMOD_DIVVAL_SHIFT)                   /* 0x000000F0 */
#define CRU_HPLL_CON3_SSMOD_SPREAD_SHIFT                   (8U)
#define CRU_HPLL_CON3_SSMOD_SPREAD_MASK                    (0x1FU << CRU_HPLL_CON3_SSMOD_SPREAD_SHIFT)                  /* 0x00001F00 */
/* HPLL_CON4 */
#define CRU_HPLL_CON4_OFFSET                               (0x70U)
#define CRU_HPLL_CON4_SSMOD_SEL_EXT_WAVE_SHIFT             (0U)
#define CRU_HPLL_CON4_SSMOD_SEL_EXT_WAVE_MASK              (0x1U << CRU_HPLL_CON4_SSMOD_SEL_EXT_WAVE_SHIFT)             /* 0x00000001 */
#define CRU_HPLL_CON4_SSMOD_EXT_MAXADDR_SHIFT              (8U)
#define CRU_HPLL_CON4_SSMOD_EXT_MAXADDR_MASK               (0xFFU << CRU_HPLL_CON4_SSMOD_EXT_MAXADDR_SHIFT)             /* 0x0000FF00 */
/* HPLL_CON5 */
#define CRU_HPLL_CON5_OFFSET                               (0x74U)
#define CRU_HPLL_CON5_FOUT2XPD_SHIFT                       (0U)
#define CRU_HPLL_CON5_FOUT2XPD_MASK                        (0x1U << CRU_HPLL_CON5_FOUT2XPD_SHIFT)                       /* 0x00000001 */
#define CRU_HPLL_CON5_OFFSETCAL_BYP_SHIFT                  (1U)
#define CRU_HPLL_CON5_OFFSETCAL_BYP_MASK                   (0x1U << CRU_HPLL_CON5_OFFSETCAL_BYP_SHIFT)                  /* 0x00000002 */
#define CRU_HPLL_CON5_OFFSETCAL_EN_SHIFT                   (2U)
#define CRU_HPLL_CON5_OFFSETCAL_EN_MASK                    (0x1U << CRU_HPLL_CON5_OFFSETCAL_EN_SHIFT)                   /* 0x00000004 */
#define CRU_HPLL_CON5_OFFSETCAL_FAST_SHIFT                 (3U)
#define CRU_HPLL_CON5_OFFSETCAL_FAST_MASK                  (0x1U << CRU_HPLL_CON5_OFFSETCAL_FAST_SHIFT)                 /* 0x00000008 */
#define CRU_HPLL_CON5_OFFSETCAL_IN_SHIFT                   (4U)
#define CRU_HPLL_CON5_OFFSETCAL_IN_MASK                    (0xFFFU << CRU_HPLL_CON5_OFFSETCAL_IN_SHIFT)                 /* 0x0000FFF0 */
/* HPLL_CON6 */
#define CRU_HPLL_CON6_OFFSET                               (0x78U)
#define CRU_HPLL_CON6_OFFSETCAL_CNT_SHIFT                  (0U)
#define CRU_HPLL_CON6_OFFSETCAL_CNT_MASK                   (0x7U << CRU_HPLL_CON6_OFFSETCAL_CNT_SHIFT)                  /* 0x00000007 */
/* APLL_OFFSETCAL_STATUS */
#define CRU_APLL_OFFSETCAL_STATUS_OFFSET                   (0x80U)
#define CRU_APLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_SHIFT      (0U)
#define CRU_APLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_MASK       (0xFFFU << CRU_APLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_SHIFT)    /* 0x00000FFF */
#define CRU_APLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_SHIFT     (16U)
#define CRU_APLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_MASK      (0x1U << CRU_APLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_SHIFT)     /* 0x00010000 */
/* DPLL_OFFSETCAL_STATUS */
#define CRU_DPLL_OFFSETCAL_STATUS_OFFSET                   (0x84U)
#define CRU_DPLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_SHIFT      (0U)
#define CRU_DPLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_MASK       (0xFFFU << CRU_DPLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_SHIFT)    /* 0x00000FFF */
#define CRU_DPLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_SHIFT     (16U)
#define CRU_DPLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_MASK      (0x1U << CRU_DPLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_SHIFT)     /* 0x00010000 */
/* CPLL_OFFSETCAL_STATUS */
#define CRU_CPLL_OFFSETCAL_STATUS_OFFSET                   (0x88U)
#define CRU_CPLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_SHIFT      (0U)
#define CRU_CPLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_MASK       (0xFFFU << CRU_CPLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_SHIFT)    /* 0x00000FFF */
#define CRU_CPLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_SHIFT     (16U)
#define CRU_CPLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_MASK      (0x1U << CRU_CPLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_SHIFT)     /* 0x00010000 */
/* HPLL_OFFSETCAL_STATUS */
#define CRU_HPLL_OFFSETCAL_STATUS_OFFSET                   (0x8CU)
#define CRU_HPLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_SHIFT      (0U)
#define CRU_HPLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_MASK       (0xFFFU << CRU_HPLL_OFFSETCAL_STATUS_OFFSETCAL_OUT_SHIFT)    /* 0x00000FFF */
#define CRU_HPLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_SHIFT     (16U)
#define CRU_HPLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_MASK      (0x1U << CRU_HPLL_OFFSETCAL_STATUS_OFFSETCAL_LOCK_SHIFT)     /* 0x00010000 */
/* MODE_CON01 */
#define CRU_MODE_CON01_OFFSET                              (0x90U)
#define CRU_MODE_CON01_CLK_APLL_MODE_SHIFT                 (0U)
#define CRU_MODE_CON01_CLK_APLL_MODE_MASK                  (0x3U << CRU_MODE_CON01_CLK_APLL_MODE_SHIFT)                 /* 0x00000003 */
#define CRU_MODE_CON01_CLK_DPLL_MODE_SHIFT                 (2U)
#define CRU_MODE_CON01_CLK_DPLL_MODE_MASK                  (0x3U << CRU_MODE_CON01_CLK_DPLL_MODE_SHIFT)                 /* 0x0000000C */
#define CRU_MODE_CON01_CLK_CPLL_MODE_SHIFT                 (4U)
#define CRU_MODE_CON01_CLK_CPLL_MODE_MASK                  (0x3U << CRU_MODE_CON01_CLK_CPLL_MODE_SHIFT)                 /* 0x00000030 */
#define CRU_MODE_CON01_CLK_HPLL_MODE_SHIFT                 (6U)
#define CRU_MODE_CON01_CLK_HPLL_MODE_MASK                  (0x3U << CRU_MODE_CON01_CLK_HPLL_MODE_SHIFT)                 /* 0x000000C0 */
#define CRU_MODE_CON01_USBPHY_CLK480M_MUXPLL_MODE_SHIFT    (10U)
#define CRU_MODE_CON01_USBPHY_CLK480M_MUXPLL_MODE_MASK     (0x3U << CRU_MODE_CON01_USBPHY_CLK480M_MUXPLL_MODE_SHIFT)    /* 0x00000C00 */
/* CLKSEL_CON00 */
#define CRU_CLKSEL_CON00_OFFSET                            (0x100U)
#define CRU_CLKSEL_CON00_CLK_CORE_PRE_DIV_SHIFT            (0U)
#define CRU_CLKSEL_CON00_CLK_CORE_PRE_DIV_MASK             (0x1FU << CRU_CLKSEL_CON00_CLK_CORE_PRE_DIV_SHIFT)           /* 0x0000001F */
#define CRU_CLKSEL_CON00_CLK_CORE_PRE_SEL_SHIFT            (6U)
#define CRU_CLKSEL_CON00_CLK_CORE_PRE_SEL_MASK             (0x3U << CRU_CLKSEL_CON00_CLK_CORE_PRE_SEL_SHIFT)            /* 0x000000C0 */
#define CRU_CLKSEL_CON00_HCLK_PDCORE_NIU_DIV_SHIFT         (8U)
#define CRU_CLKSEL_CON00_HCLK_PDCORE_NIU_DIV_MASK          (0x1FU << CRU_CLKSEL_CON00_HCLK_PDCORE_NIU_DIV_SHIFT)        /* 0x00001F00 */
/* CLKSEL_CON01 */
#define CRU_CLKSEL_CON01_OFFSET                            (0x104U)
#define CRU_CLKSEL_CON01_PCLK_DBG_PRE_DIV_SHIFT            (0U)
#define CRU_CLKSEL_CON01_PCLK_DBG_PRE_DIV_MASK             (0x7U << CRU_CLKSEL_CON01_PCLK_DBG_PRE_DIV_SHIFT)            /* 0x00000007 */
#define CRU_CLKSEL_CON01_ACLK_CORE_PRE_DIV_SHIFT           (4U)
#define CRU_CLKSEL_CON01_ACLK_CORE_PRE_DIV_MASK            (0xFU << CRU_CLKSEL_CON01_ACLK_CORE_PRE_DIV_SHIFT)           /* 0x000000F0 */
/* CLKSEL_CON02 */
#define CRU_CLKSEL_CON02_OFFSET                            (0x108U)
#define CRU_CLKSEL_CON02_ACLK_PDBUS_PRE_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON02_ACLK_PDBUS_PRE_DIV_MASK           (0x1FU << CRU_CLKSEL_CON02_ACLK_PDBUS_PRE_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON02_ACLK_PDBUS_PRE_SEL_SHIFT          (6U)
#define CRU_CLKSEL_CON02_ACLK_PDBUS_PRE_SEL_MASK           (0x3U << CRU_CLKSEL_CON02_ACLK_PDBUS_PRE_SEL_SHIFT)          /* 0x000000C0 */
#define CRU_CLKSEL_CON02_HCLK_PDBUS_PRE_DIV_SHIFT          (8U)
#define CRU_CLKSEL_CON02_HCLK_PDBUS_PRE_DIV_MASK           (0x1FU << CRU_CLKSEL_CON02_HCLK_PDBUS_PRE_DIV_SHIFT)         /* 0x00001F00 */
#define CRU_CLKSEL_CON02_HCLK_PDBUS_PRE_SEL_SHIFT          (15U)
#define CRU_CLKSEL_CON02_HCLK_PDBUS_PRE_SEL_MASK           (0x1U << CRU_CLKSEL_CON02_HCLK_PDBUS_PRE_SEL_SHIFT)          /* 0x00008000 */
/* CLKSEL_CON03 */
#define CRU_CLKSEL_CON03_OFFSET                            (0x10CU)
#define CRU_CLKSEL_CON03_PCLK_PDBUS_PRE_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON03_PCLK_PDBUS_PRE_DIV_MASK           (0x1FU << CRU_CLKSEL_CON03_PCLK_PDBUS_PRE_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON03_PCLK_PDBUS_PRE_SEL_SHIFT          (7U)
#define CRU_CLKSEL_CON03_PCLK_PDBUS_PRE_SEL_MASK           (0x1U << CRU_CLKSEL_CON03_PCLK_PDBUS_PRE_SEL_SHIFT)          /* 0x00000080 */
#define CRU_CLKSEL_CON03_CLK_SCR1_DIV_SHIFT                (8U)
#define CRU_CLKSEL_CON03_CLK_SCR1_DIV_MASK                 (0x1FU << CRU_CLKSEL_CON03_CLK_SCR1_DIV_SHIFT)               /* 0x00001F00 */
#define CRU_CLKSEL_CON03_CLK_SCR1_SEL_SHIFT                (15U)
#define CRU_CLKSEL_CON03_CLK_SCR1_SEL_MASK                 (0x1U << CRU_CLKSEL_CON03_CLK_SCR1_SEL_SHIFT)                /* 0x00008000 */
/* CLKSEL_CON04 */
#define CRU_CLKSEL_CON04_OFFSET                            (0x110U)
#define CRU_CLKSEL_CON04_ACLK_PDCRYPT_DIV_SHIFT            (0U)
#define CRU_CLKSEL_CON04_ACLK_PDCRYPT_DIV_MASK             (0x1FU << CRU_CLKSEL_CON04_ACLK_PDCRYPT_DIV_SHIFT)           /* 0x0000001F */
#define CRU_CLKSEL_CON04_ACLK_PDCRYPT_SEL_SHIFT            (7U)
#define CRU_CLKSEL_CON04_ACLK_PDCRYPT_SEL_MASK             (0x1U << CRU_CLKSEL_CON04_ACLK_PDCRYPT_SEL_SHIFT)            /* 0x00000080 */
#define CRU_CLKSEL_CON04_HCLK_PDCRYPT_DIV_SHIFT            (8U)
#define CRU_CLKSEL_CON04_HCLK_PDCRYPT_DIV_MASK             (0x1FU << CRU_CLKSEL_CON04_HCLK_PDCRYPT_DIV_SHIFT)           /* 0x00001F00 */
/* CLKSEL_CON05 */
#define CRU_CLKSEL_CON05_OFFSET                            (0x114U)
#define CRU_CLKSEL_CON05_CLK_I2C1_DIV_SHIFT                (0U)
#define CRU_CLKSEL_CON05_CLK_I2C1_DIV_MASK                 (0x7FU << CRU_CLKSEL_CON05_CLK_I2C1_DIV_SHIFT)               /* 0x0000007F */
#define CRU_CLKSEL_CON05_CLK_I2C3_DIV_SHIFT                (8U)
#define CRU_CLKSEL_CON05_CLK_I2C3_DIV_MASK                 (0x7FU << CRU_CLKSEL_CON05_CLK_I2C3_DIV_SHIFT)               /* 0x00007F00 */
/* CLKSEL_CON06 */
#define CRU_CLKSEL_CON06_OFFSET                            (0x118U)
#define CRU_CLKSEL_CON06_CLK_I2C4_DIV_SHIFT                (0U)
#define CRU_CLKSEL_CON06_CLK_I2C4_DIV_MASK                 (0x7FU << CRU_CLKSEL_CON06_CLK_I2C4_DIV_SHIFT)               /* 0x0000007F */
#define CRU_CLKSEL_CON06_CLK_I2C5_DIV_SHIFT                (8U)
#define CRU_CLKSEL_CON06_CLK_I2C5_DIV_MASK                 (0x7FU << CRU_CLKSEL_CON06_CLK_I2C5_DIV_SHIFT)               /* 0x00007F00 */
/* CLKSEL_CON07 */
#define CRU_CLKSEL_CON07_OFFSET                            (0x11CU)
#define CRU_CLKSEL_CON07_CLK_CRYPTO_CORE_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON07_CLK_CRYPTO_CORE_DIV_MASK          (0x1FU << CRU_CLKSEL_CON07_CLK_CRYPTO_CORE_DIV_SHIFT)        /* 0x0000001F */
#define CRU_CLKSEL_CON07_CLK_CRYPTO_CORE_SEL_SHIFT         (7U)
#define CRU_CLKSEL_CON07_CLK_CRYPTO_CORE_SEL_MASK          (0x1U << CRU_CLKSEL_CON07_CLK_CRYPTO_CORE_SEL_SHIFT)         /* 0x00000080 */
#define CRU_CLKSEL_CON07_CLK_CRYPTO_PKA_DIV_SHIFT          (8U)
#define CRU_CLKSEL_CON07_CLK_CRYPTO_PKA_DIV_MASK           (0x1FU << CRU_CLKSEL_CON07_CLK_CRYPTO_PKA_DIV_SHIFT)         /* 0x00001F00 */
#define CRU_CLKSEL_CON07_CLK_CRYPTO_PKA_SEL_SHIFT          (15U)
#define CRU_CLKSEL_CON07_CLK_CRYPTO_PKA_SEL_MASK           (0x1U << CRU_CLKSEL_CON07_CLK_CRYPTO_PKA_SEL_SHIFT)          /* 0x00008000 */
/* CLKSEL_CON08 */
#define CRU_CLKSEL_CON08_OFFSET                            (0x120U)
#define CRU_CLKSEL_CON08_CLK_SPI1_DIV_SHIFT                (0U)
#define CRU_CLKSEL_CON08_CLK_SPI1_DIV_MASK                 (0x7FU << CRU_CLKSEL_CON08_CLK_SPI1_DIV_SHIFT)               /* 0x0000007F */
#define CRU_CLKSEL_CON08_CLK_SPI1_SEL_SHIFT                (7U)
#define CRU_CLKSEL_CON08_CLK_SPI1_SEL_MASK                 (0x1U << CRU_CLKSEL_CON08_CLK_SPI1_SEL_SHIFT)                /* 0x00000080 */
/* CLKSEL_CON09 */
#define CRU_CLKSEL_CON09_OFFSET                            (0x124U)
#define CRU_CLKSEL_CON09_CLK_PWM2_DIV_SHIFT                (8U)
#define CRU_CLKSEL_CON09_CLK_PWM2_DIV_MASK                 (0x7FU << CRU_CLKSEL_CON09_CLK_PWM2_DIV_SHIFT)               /* 0x00007F00 */
#define CRU_CLKSEL_CON09_CLK_PWM2_SEL_SHIFT                (15U)
#define CRU_CLKSEL_CON09_CLK_PWM2_SEL_MASK                 (0x1U << CRU_CLKSEL_CON09_CLK_PWM2_SEL_SHIFT)                /* 0x00008000 */
/* CLKSEL_CON10 */
#define CRU_CLKSEL_CON10_OFFSET                            (0x128U)
#define CRU_CLKSEL_CON10_SCLK_UART0_DIV_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON10_SCLK_UART0_DIV_DIV_MASK           (0x7FU << CRU_CLKSEL_CON10_SCLK_UART0_DIV_DIV_SHIFT)         /* 0x0000007F */
#define CRU_CLKSEL_CON10_SCLK_UART0_DIV_SEL_SHIFT          (8U)
#define CRU_CLKSEL_CON10_SCLK_UART0_DIV_SEL_MASK           (0x3U << CRU_CLKSEL_CON10_SCLK_UART0_DIV_SEL_SHIFT)          /* 0x00000300 */
#define CRU_CLKSEL_CON10_SCLK_UART0_SEL_SHIFT              (10U)
#define CRU_CLKSEL_CON10_SCLK_UART0_SEL_MASK               (0x3U << CRU_CLKSEL_CON10_SCLK_UART0_SEL_SHIFT)              /* 0x00000C00 */
/* CLKSEL_CON11 */
#define CRU_CLKSEL_CON11_OFFSET                            (0x12CU)
#define CRU_CLKSEL_CON11_SCLK_UART0_FRAC_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON11_SCLK_UART0_FRAC_DIV_MASK          (0xFFFFFFFFU << CRU_CLKSEL_CON11_SCLK_UART0_FRAC_DIV_SHIFT)  /* 0xFFFFFFFF */
/* CLKSEL_CON12 */
#define CRU_CLKSEL_CON12_OFFSET                            (0x130U)
#define CRU_CLKSEL_CON12_SCLK_UART2_DIV_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON12_SCLK_UART2_DIV_DIV_MASK           (0x7FU << CRU_CLKSEL_CON12_SCLK_UART2_DIV_DIV_SHIFT)         /* 0x0000007F */
#define CRU_CLKSEL_CON12_SCLK_UART2_DIV_SEL_SHIFT          (8U)
#define CRU_CLKSEL_CON12_SCLK_UART2_DIV_SEL_MASK           (0x3U << CRU_CLKSEL_CON12_SCLK_UART2_DIV_SEL_SHIFT)          /* 0x00000300 */
#define CRU_CLKSEL_CON12_SCLK_UART2_SEL_SHIFT              (10U)
#define CRU_CLKSEL_CON12_SCLK_UART2_SEL_MASK               (0x3U << CRU_CLKSEL_CON12_SCLK_UART2_SEL_SHIFT)              /* 0x00000C00 */
/* CLKSEL_CON13 */
#define CRU_CLKSEL_CON13_OFFSET                            (0x134U)
#define CRU_CLKSEL_CON13_SCLK_UART2_FRAC_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON13_SCLK_UART2_FRAC_DIV_MASK          (0xFFFFFFFFU << CRU_CLKSEL_CON13_SCLK_UART2_FRAC_DIV_SHIFT)  /* 0xFFFFFFFF */
/* CLKSEL_CON14 */
#define CRU_CLKSEL_CON14_OFFSET                            (0x138U)
#define CRU_CLKSEL_CON14_SCLK_UART3_DIV_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON14_SCLK_UART3_DIV_DIV_MASK           (0x7FU << CRU_CLKSEL_CON14_SCLK_UART3_DIV_DIV_SHIFT)         /* 0x0000007F */
#define CRU_CLKSEL_CON14_SCLK_UART3_DIV_SEL_SHIFT          (8U)
#define CRU_CLKSEL_CON14_SCLK_UART3_DIV_SEL_MASK           (0x3U << CRU_CLKSEL_CON14_SCLK_UART3_DIV_SEL_SHIFT)          /* 0x00000300 */
#define CRU_CLKSEL_CON14_SCLK_UART3_SEL_SHIFT              (10U)
#define CRU_CLKSEL_CON14_SCLK_UART3_SEL_MASK               (0x3U << CRU_CLKSEL_CON14_SCLK_UART3_SEL_SHIFT)              /* 0x00000C00 */
/* CLKSEL_CON15 */
#define CRU_CLKSEL_CON15_OFFSET                            (0x13CU)
#define CRU_CLKSEL_CON15_SCLK_UART3_FRAC_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON15_SCLK_UART3_FRAC_DIV_MASK          (0xFFFFFFFFU << CRU_CLKSEL_CON15_SCLK_UART3_FRAC_DIV_SHIFT)  /* 0xFFFFFFFF */
/* CLKSEL_CON16 */
#define CRU_CLKSEL_CON16_OFFSET                            (0x140U)
#define CRU_CLKSEL_CON16_SCLK_UART4_DIV_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON16_SCLK_UART4_DIV_DIV_MASK           (0x7FU << CRU_CLKSEL_CON16_SCLK_UART4_DIV_DIV_SHIFT)         /* 0x0000007F */
#define CRU_CLKSEL_CON16_SCLK_UART4_DIV_SEL_SHIFT          (8U)
#define CRU_CLKSEL_CON16_SCLK_UART4_DIV_SEL_MASK           (0x3U << CRU_CLKSEL_CON16_SCLK_UART4_DIV_SEL_SHIFT)          /* 0x00000300 */
#define CRU_CLKSEL_CON16_SCLK_UART4_SEL_SHIFT              (10U)
#define CRU_CLKSEL_CON16_SCLK_UART4_SEL_MASK               (0x3U << CRU_CLKSEL_CON16_SCLK_UART4_SEL_SHIFT)              /* 0x00000C00 */
/* CLKSEL_CON17 */
#define CRU_CLKSEL_CON17_OFFSET                            (0x144U)
#define CRU_CLKSEL_CON17_SCLK_UART4_FRAC_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON17_SCLK_UART4_FRAC_DIV_MASK          (0xFFFFFFFFU << CRU_CLKSEL_CON17_SCLK_UART4_FRAC_DIV_SHIFT)  /* 0xFFFFFFFF */
/* CLKSEL_CON18 */
#define CRU_CLKSEL_CON18_OFFSET                            (0x148U)
#define CRU_CLKSEL_CON18_SCLK_UART5_DIV_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON18_SCLK_UART5_DIV_DIV_MASK           (0x7FU << CRU_CLKSEL_CON18_SCLK_UART5_DIV_DIV_SHIFT)         /* 0x0000007F */
#define CRU_CLKSEL_CON18_SCLK_UART5_DIV_SEL_SHIFT          (8U)
#define CRU_CLKSEL_CON18_SCLK_UART5_DIV_SEL_MASK           (0x3U << CRU_CLKSEL_CON18_SCLK_UART5_DIV_SEL_SHIFT)          /* 0x00000300 */
#define CRU_CLKSEL_CON18_SCLK_UART5_SEL_SHIFT              (10U)
#define CRU_CLKSEL_CON18_SCLK_UART5_SEL_MASK               (0x3U << CRU_CLKSEL_CON18_SCLK_UART5_SEL_SHIFT)              /* 0x00000C00 */
/* CLKSEL_CON19 */
#define CRU_CLKSEL_CON19_OFFSET                            (0x14CU)
#define CRU_CLKSEL_CON19_SCLK_UART5_FRAC_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON19_SCLK_UART5_FRAC_DIV_MASK          (0xFFFFFFFFU << CRU_CLKSEL_CON19_SCLK_UART5_FRAC_DIV_SHIFT)  /* 0xFFFFFFFF */
/* CLKSEL_CON20 */
#define CRU_CLKSEL_CON20_OFFSET                            (0x150U)
#define CRU_CLKSEL_CON20_CLK_SARADC_NDFT_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON20_CLK_SARADC_NDFT_DIV_MASK          (0x7FFU << CRU_CLKSEL_CON20_CLK_SARADC_NDFT_DIV_SHIFT)       /* 0x000007FF */
/* CLKSEL_CON21 */
#define CRU_CLKSEL_CON21_OFFSET                            (0x154U)
#define CRU_CLKSEL_CON21_DBCLK_GPIO1_SEL_SHIFT             (15U)
#define CRU_CLKSEL_CON21_DBCLK_GPIO1_SEL_MASK              (0x1U << CRU_CLKSEL_CON21_DBCLK_GPIO1_SEL_SHIFT)             /* 0x00008000 */
/* CLKSEL_CON22 */
#define CRU_CLKSEL_CON22_OFFSET                            (0x158U)
#define CRU_CLKSEL_CON22_DBCLK_GPIO2_SEL_SHIFT             (15U)
#define CRU_CLKSEL_CON22_DBCLK_GPIO2_SEL_MASK              (0x1U << CRU_CLKSEL_CON22_DBCLK_GPIO2_SEL_SHIFT)             /* 0x00008000 */
/* CLKSEL_CON23 */
#define CRU_CLKSEL_CON23_OFFSET                            (0x15CU)
#define CRU_CLKSEL_CON23_DBCLK_GPIO3_SEL_SHIFT             (15U)
#define CRU_CLKSEL_CON23_DBCLK_GPIO3_SEL_MASK              (0x1U << CRU_CLKSEL_CON23_DBCLK_GPIO3_SEL_SHIFT)             /* 0x00008000 */
/* CLKSEL_CON24 */
#define CRU_CLKSEL_CON24_OFFSET                            (0x160U)
#define CRU_CLKSEL_CON24_DBCLK_GPIO4_SEL_SHIFT             (15U)
#define CRU_CLKSEL_CON24_DBCLK_GPIO4_SEL_MASK              (0x1U << CRU_CLKSEL_CON24_DBCLK_GPIO4_SEL_SHIFT)             /* 0x00008000 */
/* CLKSEL_CON25 */
#define CRU_CLKSEL_CON25_OFFSET                            (0x164U)
#define CRU_CLKSEL_CON25_CLK_CAN_DIV_SHIFT                 (0U)
#define CRU_CLKSEL_CON25_CLK_CAN_DIV_MASK                  (0x7FU << CRU_CLKSEL_CON25_CLK_CAN_DIV_SHIFT)                /* 0x0000007F */
#define CRU_CLKSEL_CON25_CLK_CAN_SEL_SHIFT                 (7U)
#define CRU_CLKSEL_CON25_CLK_CAN_SEL_MASK                  (0x1U << CRU_CLKSEL_CON25_CLK_CAN_SEL_SHIFT)                 /* 0x00000080 */
#define CRU_CLKSEL_CON25_DCLK_DECOM_DIV_SHIFT              (8U)
#define CRU_CLKSEL_CON25_DCLK_DECOM_DIV_MASK               (0x7FU << CRU_CLKSEL_CON25_DCLK_DECOM_DIV_SHIFT)             /* 0x00007F00 */
#define CRU_CLKSEL_CON25_DCLK_DECOM_SEL_SHIFT              (15U)
#define CRU_CLKSEL_CON25_DCLK_DECOM_SEL_MASK               (0x1U << CRU_CLKSEL_CON25_DCLK_DECOM_SEL_SHIFT)              /* 0x00008000 */
/* CLKSEL_CON26 */
#define CRU_CLKSEL_CON26_OFFSET                            (0x168U)
#define CRU_CLKSEL_CON26_HCLK_PDAUDIO_DIV_SHIFT            (0U)
#define CRU_CLKSEL_CON26_HCLK_PDAUDIO_DIV_MASK             (0x1FU << CRU_CLKSEL_CON26_HCLK_PDAUDIO_DIV_SHIFT)           /* 0x0000001F */
/* CLKSEL_CON27 */
#define CRU_CLKSEL_CON27_OFFSET                            (0x16CU)
#define CRU_CLKSEL_CON27_MCLK_I2S0_TX_DIV_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON27_MCLK_I2S0_TX_DIV_DIV_MASK         (0x7FU << CRU_CLKSEL_CON27_MCLK_I2S0_TX_DIV_DIV_SHIFT)       /* 0x0000007F */
#define CRU_CLKSEL_CON27_MCLK_I2S0_TX_DIV_SEL_SHIFT        (7U)
#define CRU_CLKSEL_CON27_MCLK_I2S0_TX_DIV_SEL_MASK         (0x1U << CRU_CLKSEL_CON27_MCLK_I2S0_TX_DIV_SEL_SHIFT)        /* 0x00000080 */
#define CRU_CLKSEL_CON27_MCLK_I2S0_RX_DIV_DIV_SHIFT        (8U)
#define CRU_CLKSEL_CON27_MCLK_I2S0_RX_DIV_DIV_MASK         (0x7FU << CRU_CLKSEL_CON27_MCLK_I2S0_RX_DIV_DIV_SHIFT)       /* 0x00007F00 */
#define CRU_CLKSEL_CON27_MCLK_I2S0_RX_DIV_SEL_SHIFT        (15U)
#define CRU_CLKSEL_CON27_MCLK_I2S0_RX_DIV_SEL_MASK         (0x1U << CRU_CLKSEL_CON27_MCLK_I2S0_RX_DIV_SEL_SHIFT)        /* 0x00008000 */
/* CLKSEL_CON28 */
#define CRU_CLKSEL_CON28_OFFSET                            (0x170U)
#define CRU_CLKSEL_CON28_MCLK_I2S0_TX_FRACDIV_DIV_SHIFT    (0U)
#define CRU_CLKSEL_CON28_MCLK_I2S0_TX_FRACDIV_DIV_MASK     (0xFFFFFFFFU << CRU_CLKSEL_CON28_MCLK_I2S0_TX_FRACDIV_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON29 */
#define CRU_CLKSEL_CON29_OFFSET                            (0x174U)
#define CRU_CLKSEL_CON29_MCLK_I2S0_RX_FRACDIV_DIV_SHIFT    (0U)
#define CRU_CLKSEL_CON29_MCLK_I2S0_RX_FRACDIV_DIV_MASK     (0xFFFFFFFFU << CRU_CLKSEL_CON29_MCLK_I2S0_RX_FRACDIV_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON30 */
#define CRU_CLKSEL_CON30_OFFSET                            (0x178U)
#define CRU_CLKSEL_CON30_MCLK_I2S0_TX_SEL_SHIFT            (0U)
#define CRU_CLKSEL_CON30_MCLK_I2S0_TX_SEL_MASK             (0x3U << CRU_CLKSEL_CON30_MCLK_I2S0_TX_SEL_SHIFT)            /* 0x00000003 */
#define CRU_CLKSEL_CON30_MCLK_I2S0_RX_SEL_SHIFT            (2U)
#define CRU_CLKSEL_CON30_MCLK_I2S0_RX_SEL_MASK             (0x3U << CRU_CLKSEL_CON30_MCLK_I2S0_RX_SEL_SHIFT)            /* 0x0000000C */
#define CRU_CLKSEL_CON30_MCLK_I2S0_TX_OUT2IO_SEL_SHIFT     (6U)
#define CRU_CLKSEL_CON30_MCLK_I2S0_TX_OUT2IO_SEL_MASK      (0x1U << CRU_CLKSEL_CON30_MCLK_I2S0_TX_OUT2IO_SEL_SHIFT)     /* 0x00000040 */
#define CRU_CLKSEL_CON30_MCLK_I2S0_RX_OUT2IO_SEL_SHIFT     (8U)
#define CRU_CLKSEL_CON30_MCLK_I2S0_RX_OUT2IO_SEL_MASK      (0x1U << CRU_CLKSEL_CON30_MCLK_I2S0_RX_OUT2IO_SEL_SHIFT)     /* 0x00000100 */
/* CLKSEL_CON31 */
#define CRU_CLKSEL_CON31_OFFSET                            (0x17CU)
#define CRU_CLKSEL_CON31_MCLK_I2S1_DIV_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON31_MCLK_I2S1_DIV_DIV_MASK            (0x7FU << CRU_CLKSEL_CON31_MCLK_I2S1_DIV_DIV_SHIFT)          /* 0x0000007F */
#define CRU_CLKSEL_CON31_MCLK_I2S1_DIV_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON31_MCLK_I2S1_DIV_SEL_MASK            (0x1U << CRU_CLKSEL_CON31_MCLK_I2S1_DIV_SEL_SHIFT)           /* 0x00000080 */
#define CRU_CLKSEL_CON31_MCLK_I2S1_SEL_SHIFT               (8U)
#define CRU_CLKSEL_CON31_MCLK_I2S1_SEL_MASK                (0x7U << CRU_CLKSEL_CON31_MCLK_I2S1_SEL_SHIFT)               /* 0x00000700 */
#define CRU_CLKSEL_CON31_MCLK_I2S1_OUT2IO_SEL_SHIFT        (12U)
#define CRU_CLKSEL_CON31_MCLK_I2S1_OUT2IO_SEL_MASK         (0x1U << CRU_CLKSEL_CON31_MCLK_I2S1_OUT2IO_SEL_SHIFT)        /* 0x00001000 */
/* CLKSEL_CON32 */
#define CRU_CLKSEL_CON32_OFFSET                            (0x180U)
#define CRU_CLKSEL_CON32_MCLK_I2S1_FRACDIV_DIV_SHIFT       (0U)
#define CRU_CLKSEL_CON32_MCLK_I2S1_FRACDIV_DIV_MASK        (0xFFFFFFFFU << CRU_CLKSEL_CON32_MCLK_I2S1_FRACDIV_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON33 */
#define CRU_CLKSEL_CON33_OFFSET                            (0x184U)
#define CRU_CLKSEL_CON33_MCLK_I2S2_DIV_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON33_MCLK_I2S2_DIV_DIV_MASK            (0x7FU << CRU_CLKSEL_CON33_MCLK_I2S2_DIV_DIV_SHIFT)          /* 0x0000007F */
#define CRU_CLKSEL_CON33_MCLK_I2S2_DIV_SEL_SHIFT           (7U)
#define CRU_CLKSEL_CON33_MCLK_I2S2_DIV_SEL_MASK            (0x1U << CRU_CLKSEL_CON33_MCLK_I2S2_DIV_SEL_SHIFT)           /* 0x00000080 */
#define CRU_CLKSEL_CON33_MCLK_I2S2_SEL_SHIFT               (8U)
#define CRU_CLKSEL_CON33_MCLK_I2S2_SEL_MASK                (0x3U << CRU_CLKSEL_CON33_MCLK_I2S2_SEL_SHIFT)               /* 0x00000300 */
#define CRU_CLKSEL_CON33_MCLK_I2S2_OUT2IO_SEL_SHIFT        (10U)
#define CRU_CLKSEL_CON33_MCLK_I2S2_OUT2IO_SEL_MASK         (0x1U << CRU_CLKSEL_CON33_MCLK_I2S2_OUT2IO_SEL_SHIFT)        /* 0x00000400 */
/* CLKSEL_CON34 */
#define CRU_CLKSEL_CON34_OFFSET                            (0x188U)
#define CRU_CLKSEL_CON34_MCLK_I2S2CH1_FRACDIV_DIV_SHIFT    (0U)
#define CRU_CLKSEL_CON34_MCLK_I2S2CH1_FRACDIV_DIV_MASK     (0xFFFFFFFFU << CRU_CLKSEL_CON34_MCLK_I2S2CH1_FRACDIV_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON35 */
#define CRU_CLKSEL_CON35_OFFSET                            (0x18CU)
#define CRU_CLKSEL_CON35_MCLK_PDM_DIV_SHIFT                (0U)
#define CRU_CLKSEL_CON35_MCLK_PDM_DIV_MASK                 (0x7FU << CRU_CLKSEL_CON35_MCLK_PDM_DIV_SHIFT)               /* 0x0000007F */
#define CRU_CLKSEL_CON35_MCLK_PDM_SEL_SHIFT                (8U)
#define CRU_CLKSEL_CON35_MCLK_PDM_SEL_MASK                 (0x3U << CRU_CLKSEL_CON35_MCLK_PDM_SEL_SHIFT)                /* 0x00000300 */
/* CLKSEL_CON36 */
#define CRU_CLKSEL_CON36_OFFSET                            (0x190U)
#define CRU_CLKSEL_CON36_SCLK_AUDPWM_DIV_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON36_SCLK_AUDPWM_DIV_DIV_MASK          (0x7FU << CRU_CLKSEL_CON36_SCLK_AUDPWM_DIV_DIV_SHIFT)        /* 0x0000007F */
#define CRU_CLKSEL_CON36_SCLK_AUDPWM_DIV_SEL_SHIFT         (7U)
#define CRU_CLKSEL_CON36_SCLK_AUDPWM_DIV_SEL_MASK          (0x1U << CRU_CLKSEL_CON36_SCLK_AUDPWM_DIV_SEL_SHIFT)         /* 0x00000080 */
#define CRU_CLKSEL_CON36_SCLK_AUDPWM_SEL_SHIFT             (8U)
#define CRU_CLKSEL_CON36_SCLK_AUDPWM_SEL_MASK              (0x3U << CRU_CLKSEL_CON36_SCLK_AUDPWM_SEL_SHIFT)             /* 0x00000300 */
/* CLKSEL_CON37 */
#define CRU_CLKSEL_CON37_OFFSET                            (0x194U)
#define CRU_CLKSEL_CON37_SCLK_AUDPWM_FRACDIV_DIV_SHIFT     (0U)
#define CRU_CLKSEL_CON37_SCLK_AUDPWM_FRACDIV_DIV_MASK      (0xFFFFFFFFU << CRU_CLKSEL_CON37_SCLK_AUDPWM_FRACDIV_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON38 */
#define CRU_CLKSEL_CON38_OFFSET                            (0x198U)
#define CRU_CLKSEL_CON38_MCLK_I2S1_FRACDIV_V2_DIV_SHIFT    (0U)
#define CRU_CLKSEL_CON38_MCLK_I2S1_FRACDIV_V2_DIV_MASK     (0xFFFFFFFFU << CRU_CLKSEL_CON38_MCLK_I2S1_FRACDIV_V2_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON40 */
#define CRU_CLKSEL_CON40_OFFSET                            (0x1A0U)
#define CRU_CLKSEL_CON40_ACLK_PDVEPU_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON40_ACLK_PDVEPU_DIV_MASK              (0x1FU << CRU_CLKSEL_CON40_ACLK_PDVEPU_DIV_SHIFT)            /* 0x0000001F */
#define CRU_CLKSEL_CON40_ACLK_PDVEPU_SEL_SHIFT             (6U)
#define CRU_CLKSEL_CON40_ACLK_PDVEPU_SEL_MASK              (0x3U << CRU_CLKSEL_CON40_ACLK_PDVEPU_SEL_SHIFT)             /* 0x000000C0 */
#define CRU_CLKSEL_CON40_CLK_VENC_CORE_DIV_SHIFT           (8U)
#define CRU_CLKSEL_CON40_CLK_VENC_CORE_DIV_MASK            (0x1FU << CRU_CLKSEL_CON40_CLK_VENC_CORE_DIV_SHIFT)          /* 0x00001F00 */
#define CRU_CLKSEL_CON40_CLK_VENC_CORE_SEL_SHIFT           (14U)
#define CRU_CLKSEL_CON40_CLK_VENC_CORE_SEL_MASK            (0x3U << CRU_CLKSEL_CON40_CLK_VENC_CORE_SEL_SHIFT)           /* 0x0000C000 */
/* CLKSEL_CON41 */
#define CRU_CLKSEL_CON41_OFFSET                            (0x1A4U)
#define CRU_CLKSEL_CON41_HCLK_PDVEPU_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON41_HCLK_PDVEPU_DIV_MASK              (0x1FU << CRU_CLKSEL_CON41_HCLK_PDVEPU_DIV_SHIFT)            /* 0x0000001F */
#define CRU_CLKSEL_CON41_HCLK_PDVDEC_DIV_SHIFT             (8U)
#define CRU_CLKSEL_CON41_HCLK_PDVDEC_DIV_MASK              (0x1FU << CRU_CLKSEL_CON41_HCLK_PDVDEC_DIV_SHIFT)            /* 0x00001F00 */
/* CLKSEL_CON42 */
#define CRU_CLKSEL_CON42_OFFSET                            (0x1A8U)
#define CRU_CLKSEL_CON42_ACLK_PDVDEC_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON42_ACLK_PDVDEC_DIV_MASK              (0x1FU << CRU_CLKSEL_CON42_ACLK_PDVDEC_DIV_SHIFT)            /* 0x0000001F */
#define CRU_CLKSEL_CON42_ACLK_PDVDEC_SEL_SHIFT             (6U)
#define CRU_CLKSEL_CON42_ACLK_PDVDEC_SEL_MASK              (0x3U << CRU_CLKSEL_CON42_ACLK_PDVDEC_SEL_SHIFT)             /* 0x000000C0 */
#define CRU_CLKSEL_CON42_CLK_VDEC_CORE_DIV_SHIFT           (8U)
#define CRU_CLKSEL_CON42_CLK_VDEC_CORE_DIV_MASK            (0x1FU << CRU_CLKSEL_CON42_CLK_VDEC_CORE_DIV_SHIFT)          /* 0x00001F00 */
#define CRU_CLKSEL_CON42_CLK_VDEC_CORE_SEL_SHIFT           (14U)
#define CRU_CLKSEL_CON42_CLK_VDEC_CORE_SEL_MASK            (0x3U << CRU_CLKSEL_CON42_CLK_VDEC_CORE_SEL_SHIFT)           /* 0x0000C000 */
/* CLKSEL_CON43 */
#define CRU_CLKSEL_CON43_OFFSET                            (0x1ACU)
#define CRU_CLKSEL_CON43_CLK_VDEC_CA_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON43_CLK_VDEC_CA_DIV_MASK              (0x1FU << CRU_CLKSEL_CON43_CLK_VDEC_CA_DIV_SHIFT)            /* 0x0000001F */
#define CRU_CLKSEL_CON43_CLK_VDEC_CA_SEL_SHIFT             (6U)
#define CRU_CLKSEL_CON43_CLK_VDEC_CA_SEL_MASK              (0x3U << CRU_CLKSEL_CON43_CLK_VDEC_CA_SEL_SHIFT)             /* 0x000000C0 */
#define CRU_CLKSEL_CON43_CLK_VDEC_HEVC_CA_DIV_SHIFT        (8U)
#define CRU_CLKSEL_CON43_CLK_VDEC_HEVC_CA_DIV_MASK         (0x1FU << CRU_CLKSEL_CON43_CLK_VDEC_HEVC_CA_DIV_SHIFT)       /* 0x00001F00 */
#define CRU_CLKSEL_CON43_CLK_VDEC_HEVC_CA_SEL_SHIFT        (14U)
#define CRU_CLKSEL_CON43_CLK_VDEC_HEVC_CA_SEL_MASK         (0x3U << CRU_CLKSEL_CON43_CLK_VDEC_HEVC_CA_SEL_SHIFT)        /* 0x0000C000 */
/* CLKSEL_CON44 */
#define CRU_CLKSEL_CON44_OFFSET                            (0x1B0U)
#define CRU_CLKSEL_CON44_ACLK_PDJPEG_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON44_ACLK_PDJPEG_DIV_MASK              (0x1FU << CRU_CLKSEL_CON44_ACLK_PDJPEG_DIV_SHIFT)            /* 0x0000001F */
#define CRU_CLKSEL_CON44_ACLK_PDJPEG_SEL_SHIFT             (6U)
#define CRU_CLKSEL_CON44_ACLK_PDJPEG_SEL_MASK              (0x3U << CRU_CLKSEL_CON44_ACLK_PDJPEG_SEL_SHIFT)             /* 0x000000C0 */
#define CRU_CLKSEL_CON44_HCLK_PDJPEG_DIV_SHIFT             (8U)
#define CRU_CLKSEL_CON44_HCLK_PDJPEG_DIV_MASK              (0x1FU << CRU_CLKSEL_CON44_HCLK_PDJPEG_DIV_SHIFT)            /* 0x00001F00 */
/* CLKSEL_CON45 */
#define CRU_CLKSEL_CON45_OFFSET                            (0x1B4U)
#define CRU_CLKSEL_CON45_ACLK_PDVO_DIV_SHIFT               (0U)
#define CRU_CLKSEL_CON45_ACLK_PDVO_DIV_MASK                (0x1FU << CRU_CLKSEL_CON45_ACLK_PDVO_DIV_SHIFT)              /* 0x0000001F */
#define CRU_CLKSEL_CON45_ACLK_PDVO_SEL_SHIFT               (7U)
#define CRU_CLKSEL_CON45_ACLK_PDVO_SEL_MASK                (0x1U << CRU_CLKSEL_CON45_ACLK_PDVO_SEL_SHIFT)               /* 0x00000080 */
#define CRU_CLKSEL_CON45_HCLK_PDVO_DIV_SHIFT               (8U)
#define CRU_CLKSEL_CON45_HCLK_PDVO_DIV_MASK                (0x1FU << CRU_CLKSEL_CON45_HCLK_PDVO_DIV_SHIFT)              /* 0x00001F00 */
/* CLKSEL_CON46 */
#define CRU_CLKSEL_CON46_OFFSET                            (0x1B8U)
#define CRU_CLKSEL_CON46_CLK_RGA_CORE_DIV_SHIFT            (0U)
#define CRU_CLKSEL_CON46_CLK_RGA_CORE_DIV_MASK             (0x1FU << CRU_CLKSEL_CON46_CLK_RGA_CORE_DIV_SHIFT)           /* 0x0000001F */
#define CRU_CLKSEL_CON46_CLK_RGA_CORE_SEL_SHIFT            (7U)
#define CRU_CLKSEL_CON46_CLK_RGA_CORE_SEL_MASK             (0x1U << CRU_CLKSEL_CON46_CLK_RGA_CORE_SEL_SHIFT)            /* 0x00000080 */
#define CRU_CLKSEL_CON46_PCLK_PDVO_DIV_SHIFT               (8U)
#define CRU_CLKSEL_CON46_PCLK_PDVO_DIV_MASK                (0x1FU << CRU_CLKSEL_CON46_PCLK_PDVO_DIV_SHIFT)              /* 0x00001F00 */
/* CLKSEL_CON47 */
#define CRU_CLKSEL_CON47_OFFSET                            (0x1BCU)
#define CRU_CLKSEL_CON47_DCLK_VOP_DIV_DIV_SHIFT            (0U)
#define CRU_CLKSEL_CON47_DCLK_VOP_DIV_DIV_MASK             (0xFFU << CRU_CLKSEL_CON47_DCLK_VOP_DIV_DIV_SHIFT)           /* 0x000000FF */
#define CRU_CLKSEL_CON47_DCLK_VOP_DIV_SEL_SHIFT            (8U)
#define CRU_CLKSEL_CON47_DCLK_VOP_DIV_SEL_MASK             (0x1U << CRU_CLKSEL_CON47_DCLK_VOP_DIV_SEL_SHIFT)            /* 0x00000100 */
#define CRU_CLKSEL_CON47_DCLK_VOP_SEL_SHIFT                (10U)
#define CRU_CLKSEL_CON47_DCLK_VOP_SEL_MASK                 (0x3U << CRU_CLKSEL_CON47_DCLK_VOP_SEL_SHIFT)                /* 0x00000C00 */
/* CLKSEL_CON48 */
#define CRU_CLKSEL_CON48_OFFSET                            (0x1C0U)
#define CRU_CLKSEL_CON48_DCLK_VOP_FRACDIV_DIV_SHIFT        (0U)
#define CRU_CLKSEL_CON48_DCLK_VOP_FRACDIV_DIV_MASK         (0xFFFFFFFFU << CRU_CLKSEL_CON48_DCLK_VOP_FRACDIV_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON49 */
#define CRU_CLKSEL_CON49_OFFSET                            (0x1C4U)
#define CRU_CLKSEL_CON49_ACLK_PDVI_DIV_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON49_ACLK_PDVI_DIV_DIV_MASK            (0x1FU << CRU_CLKSEL_CON49_ACLK_PDVI_DIV_DIV_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON49_ACLK_PDVI_DIV_SEL_SHIFT           (6U)
#define CRU_CLKSEL_CON49_ACLK_PDVI_DIV_SEL_MASK            (0x3U << CRU_CLKSEL_CON49_ACLK_PDVI_DIV_SEL_SHIFT)           /* 0x000000C0 */
#define CRU_CLKSEL_CON49_HCLK_PDVI_DIV_SHIFT               (8U)
#define CRU_CLKSEL_CON49_HCLK_PDVI_DIV_MASK                (0x1FU << CRU_CLKSEL_CON49_HCLK_PDVI_DIV_SHIFT)              /* 0x00001F00 */
/* CLKSEL_CON50 */
#define CRU_CLKSEL_CON50_OFFSET                            (0x1C8U)
#define CRU_CLKSEL_CON50_CLK_ISP_DIV_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON50_CLK_ISP_DIV_DIV_MASK              (0x1FU << CRU_CLKSEL_CON50_CLK_ISP_DIV_DIV_SHIFT)            /* 0x0000001F */
#define CRU_CLKSEL_CON50_CLK_ISP_DIV_SEL_SHIFT             (6U)
#define CRU_CLKSEL_CON50_CLK_ISP_DIV_SEL_MASK              (0x3U << CRU_CLKSEL_CON50_CLK_ISP_DIV_SEL_SHIFT)             /* 0x000000C0 */
#define CRU_CLKSEL_CON50_PCLK_PDVI_DIV_SHIFT               (8U)
#define CRU_CLKSEL_CON50_PCLK_PDVI_DIV_MASK                (0x1FU << CRU_CLKSEL_CON50_PCLK_PDVI_DIV_SHIFT)              /* 0x00001F00 */
#define CRU_CLKSEL_CON50_CLK_CIF_OUT2IO_SEL_SHIFT          (14U)
#define CRU_CLKSEL_CON50_CLK_CIF_OUT2IO_SEL_MASK           (0x3U << CRU_CLKSEL_CON50_CLK_CIF_OUT2IO_SEL_SHIFT)          /* 0x0000C000 */
/* CLKSEL_CON51 */
#define CRU_CLKSEL_CON51_OFFSET                            (0x1CCU)
#define CRU_CLKSEL_CON51_DCLK_CIF_DIV_SHIFT                (0U)
#define CRU_CLKSEL_CON51_DCLK_CIF_DIV_MASK                 (0x1FU << CRU_CLKSEL_CON51_DCLK_CIF_DIV_SHIFT)               /* 0x0000001F */
#define CRU_CLKSEL_CON51_DCLK_CIF_SEL_SHIFT                (6U)
#define CRU_CLKSEL_CON51_DCLK_CIF_SEL_MASK                 (0x3U << CRU_CLKSEL_CON51_DCLK_CIF_SEL_SHIFT)                /* 0x000000C0 */
#define CRU_CLKSEL_CON51_CLK_CIF_OUT2IO_DIV_DIV_SHIFT      (8U)
#define CRU_CLKSEL_CON51_CLK_CIF_OUT2IO_DIV_DIV_MASK       (0x3FU << CRU_CLKSEL_CON51_CLK_CIF_OUT2IO_DIV_DIV_SHIFT)     /* 0x00003F00 */
#define CRU_CLKSEL_CON51_CLK_CIF_OUT2IO_DIV_SEL_SHIFT      (15U)
#define CRU_CLKSEL_CON51_CLK_CIF_OUT2IO_DIV_SEL_MASK       (0x1U << CRU_CLKSEL_CON51_CLK_CIF_OUT2IO_DIV_SEL_SHIFT)      /* 0x00008000 */
/* CLKSEL_CON52 */
#define CRU_CLKSEL_CON52_OFFSET                            (0x1D0U)
#define CRU_CLKSEL_CON52_CLK_CIF_OUT2IO_FRACDIV_DIV_SHIFT  (0U)
#define CRU_CLKSEL_CON52_CLK_CIF_OUT2IO_FRACDIV_DIV_MASK   (0xFFFFFFFFU << CRU_CLKSEL_CON52_CLK_CIF_OUT2IO_FRACDIV_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON53 */
#define CRU_CLKSEL_CON53_OFFSET                            (0x1D4U)
#define CRU_CLKSEL_CON53_ACLK_PDPHP_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON53_ACLK_PDPHP_DIV_MASK               (0x1FU << CRU_CLKSEL_CON53_ACLK_PDPHP_DIV_SHIFT)             /* 0x0000001F */
#define CRU_CLKSEL_CON53_ACLK_PDPHP_SEL_SHIFT              (7U)
#define CRU_CLKSEL_CON53_ACLK_PDPHP_SEL_MASK               (0x1U << CRU_CLKSEL_CON53_ACLK_PDPHP_SEL_SHIFT)              /* 0x00000080 */
#define CRU_CLKSEL_CON53_HCLK_PDPHP_DIV_SHIFT              (8U)
#define CRU_CLKSEL_CON53_HCLK_PDPHP_DIV_MASK               (0x1FU << CRU_CLKSEL_CON53_HCLK_PDPHP_DIV_SHIFT)             /* 0x00001F00 */
/* CLKSEL_CON54 */
#define CRU_CLKSEL_CON54_OFFSET                            (0x1D8U)
#define CRU_CLKSEL_CON54_CLK_IEP_CORE_DIV_SHIFT            (0U)
#define CRU_CLKSEL_CON54_CLK_IEP_CORE_DIV_MASK             (0x1FU << CRU_CLKSEL_CON54_CLK_IEP_CORE_DIV_SHIFT)           /* 0x0000001F */
#define CRU_CLKSEL_CON54_CLK_IEP_CORE_SEL_SHIFT            (7U)
#define CRU_CLKSEL_CON54_CLK_IEP_CORE_SEL_MASK             (0x1U << CRU_CLKSEL_CON54_CLK_IEP_CORE_SEL_SHIFT)            /* 0x00000080 */
#define CRU_CLKSEL_CON54_DCLK_CIFLITE_DIV_SHIFT            (8U)
#define CRU_CLKSEL_CON54_DCLK_CIFLITE_DIV_MASK             (0x1FU << CRU_CLKSEL_CON54_DCLK_CIFLITE_DIV_SHIFT)           /* 0x00001F00 */
#define CRU_CLKSEL_CON54_DCLK_CIFLITE_SEL_SHIFT            (14U)
#define CRU_CLKSEL_CON54_DCLK_CIFLITE_SEL_MASK             (0x3U << CRU_CLKSEL_CON54_DCLK_CIFLITE_SEL_SHIFT)            /* 0x0000C000 */
/* CLKSEL_CON55 */
#define CRU_CLKSEL_CON55_OFFSET                            (0x1DCU)
#define CRU_CLKSEL_CON55_CCLKIN_SDMMC_DIV_SHIFT            (0U)
#define CRU_CLKSEL_CON55_CCLKIN_SDMMC_DIV_MASK             (0xFFU << CRU_CLKSEL_CON55_CCLKIN_SDMMC_DIV_SHIFT)           /* 0x000000FF */
#define CRU_CLKSEL_CON55_CCLKIN_SDMMC_SEL_SHIFT            (14U)
#define CRU_CLKSEL_CON55_CCLKIN_SDMMC_SEL_MASK             (0x3U << CRU_CLKSEL_CON55_CCLKIN_SDMMC_SEL_SHIFT)            /* 0x0000C000 */
/* CLKSEL_CON56 */
#define CRU_CLKSEL_CON56_OFFSET                            (0x1E0U)
#define CRU_CLKSEL_CON56_CCLKIN_SDIO_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON56_CCLKIN_SDIO_DIV_MASK              (0xFFU << CRU_CLKSEL_CON56_CCLKIN_SDIO_DIV_SHIFT)            /* 0x000000FF */
#define CRU_CLKSEL_CON56_CCLKIN_SDIO_SEL_SHIFT             (14U)
#define CRU_CLKSEL_CON56_CCLKIN_SDIO_SEL_MASK              (0x3U << CRU_CLKSEL_CON56_CCLKIN_SDIO_SEL_SHIFT)             /* 0x0000C000 */
/* CLKSEL_CON57 */
#define CRU_CLKSEL_CON57_OFFSET                            (0x1E4U)
#define CRU_CLKSEL_CON57_CCLKIN_EMMC_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON57_CCLKIN_EMMC_DIV_MASK              (0xFFU << CRU_CLKSEL_CON57_CCLKIN_EMMC_DIV_SHIFT)            /* 0x000000FF */
#define CRU_CLKSEL_CON57_CCLKIN_EMMC_SEL_SHIFT             (14U)
#define CRU_CLKSEL_CON57_CCLKIN_EMMC_SEL_MASK              (0x3U << CRU_CLKSEL_CON57_CCLKIN_EMMC_SEL_SHIFT)             /* 0x0000C000 */
/* CLKSEL_CON58 */
#define CRU_CLKSEL_CON58_OFFSET                            (0x1E8U)
#define CRU_CLKSEL_CON58_SCLK_SFC_DIV_SHIFT                (0U)
#define CRU_CLKSEL_CON58_SCLK_SFC_DIV_MASK                 (0xFFU << CRU_CLKSEL_CON58_SCLK_SFC_DIV_SHIFT)               /* 0x000000FF */
#define CRU_CLKSEL_CON58_SCLK_SFC_SEL_SHIFT                (15U)
#define CRU_CLKSEL_CON58_SCLK_SFC_SEL_MASK                 (0x1U << CRU_CLKSEL_CON58_SCLK_SFC_SEL_SHIFT)                /* 0x00008000 */
/* CLKSEL_CON59 */
#define CRU_CLKSEL_CON59_OFFSET                            (0x1ECU)
#define CRU_CLKSEL_CON59_NCLK_NANDC_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON59_NCLK_NANDC_DIV_MASK               (0xFFU << CRU_CLKSEL_CON59_NCLK_NANDC_DIV_SHIFT)             /* 0x000000FF */
#define CRU_CLKSEL_CON59_NCLK_NANDC_SEL_SHIFT              (15U)
#define CRU_CLKSEL_CON59_NCLK_NANDC_SEL_MASK               (0x1U << CRU_CLKSEL_CON59_NCLK_NANDC_SEL_SHIFT)              /* 0x00008000 */
/* CLKSEL_CON61 */
#define CRU_CLKSEL_CON61_OFFSET                            (0x1F4U)
#define CRU_CLKSEL_CON61_CLK_USBHOST_UTMI_OHCI_DIV_SHIFT   (0U)
#define CRU_CLKSEL_CON61_CLK_USBHOST_UTMI_OHCI_DIV_MASK    (0x1FU << CRU_CLKSEL_CON61_CLK_USBHOST_UTMI_OHCI_DIV_SHIFT)  /* 0x0000001F */
#define CRU_CLKSEL_CON61_CLK_USBHOST_UTMI_OHCI_SEL_SHIFT   (7U)
#define CRU_CLKSEL_CON61_CLK_USBHOST_UTMI_OHCI_SEL_MASK    (0x1U << CRU_CLKSEL_CON61_CLK_USBHOST_UTMI_OHCI_SEL_SHIFT)   /* 0x00000080 */
#define CRU_CLKSEL_CON61_CLK_GMAC_ETHERNET_OUT2IO_DIV_SHIFT (8U)
#define CRU_CLKSEL_CON61_CLK_GMAC_ETHERNET_OUT2IO_DIV_MASK (0x1FU << CRU_CLKSEL_CON61_CLK_GMAC_ETHERNET_OUT2IO_DIV_SHIFT) /* 0x00001F00 */
#define CRU_CLKSEL_CON61_CLK_GMAC_ETHERNET_OUT2IO_SEL_SHIFT (15U)
#define CRU_CLKSEL_CON61_CLK_GMAC_ETHERNET_OUT2IO_SEL_MASK (0x1U << CRU_CLKSEL_CON61_CLK_GMAC_ETHERNET_OUT2IO_SEL_SHIFT) /* 0x00008000 */
/* CLKSEL_CON63 */
#define CRU_CLKSEL_CON63_OFFSET                            (0x1FCU)
#define CRU_CLKSEL_CON63_CLK_GMAC_DIVOUT_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON63_CLK_GMAC_DIVOUT_DIV_MASK          (0x1FU << CRU_CLKSEL_CON63_CLK_GMAC_DIVOUT_DIV_SHIFT)        /* 0x0000001F */
#define CRU_CLKSEL_CON63_CLK_GMAC_DIVOUT_SEL_SHIFT         (7U)
#define CRU_CLKSEL_CON63_CLK_GMAC_DIVOUT_SEL_MASK          (0x1U << CRU_CLKSEL_CON63_CLK_GMAC_DIVOUT_SEL_SHIFT)         /* 0x00000080 */
#define CRU_CLKSEL_CON63_PCLK_PDGMAC_DIV_SHIFT             (8U)
#define CRU_CLKSEL_CON63_PCLK_PDGMAC_DIV_MASK              (0x1FU << CRU_CLKSEL_CON63_PCLK_PDGMAC_DIV_SHIFT)            /* 0x00001F00 */
/* CLKSEL_CON64 */
#define CRU_CLKSEL_CON64_OFFSET                            (0x200U)
#define CRU_CLKSEL_CON64_PCLK_PDDDR_PRE_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON64_PCLK_PDDDR_PRE_DIV_MASK           (0x1FU << CRU_CLKSEL_CON64_PCLK_PDDDR_PRE_DIV_SHIFT)         /* 0x0000001F */
#define CRU_CLKSEL_CON64_CLK_DDRPHY_COM_DIV_SHIFT          (8U)
#define CRU_CLKSEL_CON64_CLK_DDRPHY_COM_DIV_MASK           (0x1FU << CRU_CLKSEL_CON64_CLK_DDRPHY_COM_DIV_SHIFT)         /* 0x00001F00 */
#define CRU_CLKSEL_CON64_CLK_DDRPHY_COM_SEL_SHIFT          (15U)
#define CRU_CLKSEL_CON64_CLK_DDRPHY_COM_SEL_MASK           (0x1U << CRU_CLKSEL_CON64_CLK_DDRPHY_COM_SEL_SHIFT)          /* 0x00008000 */
/* CLKSEL_CON65 */
#define CRU_CLKSEL_CON65_OFFSET                            (0x204U)
#define CRU_CLKSEL_CON65_ACLK_PDNPU_DIV_DIV_SHIFT          (0U)
#define CRU_CLKSEL_CON65_ACLK_PDNPU_DIV_DIV_MASK           (0xFU << CRU_CLKSEL_CON65_ACLK_PDNPU_DIV_DIV_SHIFT)          /* 0x0000000F */
#define CRU_CLKSEL_CON65_ACLK_PDNPU_NP5_DIV_SHIFT          (4U)
#define CRU_CLKSEL_CON65_ACLK_PDNPU_NP5_DIV_MASK           (0xFU << CRU_CLKSEL_CON65_ACLK_PDNPU_NP5_DIV_SHIFT)          /* 0x000000F0 */
#define CRU_CLKSEL_CON65_ACLK_PDNPU_DIV_SEL_SHIFT          (8U)
#define CRU_CLKSEL_CON65_ACLK_PDNPU_DIV_SEL_MASK           (0x3U << CRU_CLKSEL_CON65_ACLK_PDNPU_DIV_SEL_SHIFT)          /* 0x00000300 */
#define CRU_CLKSEL_CON65_ACLK_PDNPU_SEL_SHIFT              (12U)
#define CRU_CLKSEL_CON65_ACLK_PDNPU_SEL_MASK               (0x1U << CRU_CLKSEL_CON65_ACLK_PDNPU_SEL_SHIFT)              /* 0x00001000 */
/* CLKSEL_CON66 */
#define CRU_CLKSEL_CON66_OFFSET                            (0x208U)
#define CRU_CLKSEL_CON66_PCLK_PDNPU_DIV_SHIFT              (0U)
#define CRU_CLKSEL_CON66_PCLK_PDNPU_DIV_MASK               (0x1FU << CRU_CLKSEL_CON66_PCLK_PDNPU_DIV_SHIFT)             /* 0x0000001F */
#define CRU_CLKSEL_CON66_HCLK_PDNPU_DIV_SHIFT              (8U)
#define CRU_CLKSEL_CON66_HCLK_PDNPU_DIV_MASK               (0xFU << CRU_CLKSEL_CON66_HCLK_PDNPU_DIV_SHIFT)              /* 0x00000F00 */
/* CLKSEL_CON67 */
#define CRU_CLKSEL_CON67_OFFSET                            (0x20CU)
#define CRU_CLKSEL_CON67_CLK_NPU_DIV_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON67_CLK_NPU_DIV_DIV_MASK              (0xFU << CRU_CLKSEL_CON67_CLK_NPU_DIV_DIV_SHIFT)             /* 0x0000000F */
#define CRU_CLKSEL_CON67_CLK_NPU_NP5_DIV_SHIFT             (4U)
#define CRU_CLKSEL_CON67_CLK_NPU_NP5_DIV_MASK              (0xFU << CRU_CLKSEL_CON67_CLK_NPU_NP5_DIV_SHIFT)             /* 0x000000F0 */
#define CRU_CLKSEL_CON67_CLK_NPU_DIV_SEL_SHIFT             (8U)
#define CRU_CLKSEL_CON67_CLK_NPU_DIV_SEL_MASK              (0x3U << CRU_CLKSEL_CON67_CLK_NPU_DIV_SEL_SHIFT)             /* 0x00000300 */
#define CRU_CLKSEL_CON67_CLK_NPU_SEL_SHIFT                 (12U)
#define CRU_CLKSEL_CON67_CLK_NPU_SEL_MASK                  (0x1U << CRU_CLKSEL_CON67_CLK_NPU_SEL_SHIFT)                 /* 0x00001000 */
/* CLKSEL_CON68 */
#define CRU_CLKSEL_CON68_OFFSET                            (0x210U)
#define CRU_CLKSEL_CON68_ACLK_PDISPP_DIV_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON68_ACLK_PDISPP_DIV_DIV_MASK          (0x1FU << CRU_CLKSEL_CON68_ACLK_PDISPP_DIV_DIV_SHIFT)        /* 0x0000001F */
#define CRU_CLKSEL_CON68_ACLK_PDISPP_DIV_SEL_SHIFT         (6U)
#define CRU_CLKSEL_CON68_ACLK_PDISPP_DIV_SEL_MASK          (0x3U << CRU_CLKSEL_CON68_ACLK_PDISPP_DIV_SEL_SHIFT)         /* 0x000000C0 */
/* CLKSEL_CON69 */
#define CRU_CLKSEL_CON69_OFFSET                            (0x214U)
#define CRU_CLKSEL_CON69_CLK_ISPP_DIV_DIV_SHIFT            (0U)
#define CRU_CLKSEL_CON69_CLK_ISPP_DIV_DIV_MASK             (0x1FU << CRU_CLKSEL_CON69_CLK_ISPP_DIV_DIV_SHIFT)           /* 0x0000001F */
#define CRU_CLKSEL_CON69_CLK_ISPP_DIV_SEL_SHIFT            (6U)
#define CRU_CLKSEL_CON69_CLK_ISPP_DIV_SEL_MASK             (0x3U << CRU_CLKSEL_CON69_CLK_ISPP_DIV_SEL_SHIFT)            /* 0x000000C0 */
#define CRU_CLKSEL_CON69_HCLK_PDISPP_DIV_SHIFT             (8U)
#define CRU_CLKSEL_CON69_HCLK_PDISPP_DIV_MASK              (0x1FU << CRU_CLKSEL_CON69_HCLK_PDISPP_DIV_SHIFT)            /* 0x00001F00 */
/* CLKSEL_CON70 */
#define CRU_CLKSEL_CON70_OFFSET                            (0x218U)
#define CRU_CLKSEL_CON70_CLK_CPU_TSADC_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON70_CLK_CPU_TSADC_DIV_MASK            (0x7FFU << CRU_CLKSEL_CON70_CLK_CPU_TSADC_DIV_SHIFT)         /* 0x000007FF */
/* CLKSEL_CON71 */
#define CRU_CLKSEL_CON71_OFFSET                            (0x21CU)
#define CRU_CLKSEL_CON71_CLK_NPU_TSADC_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON71_CLK_NPU_TSADC_DIV_MASK            (0x7FFU << CRU_CLKSEL_CON71_CLK_NPU_TSADC_DIV_SHIFT)         /* 0x000007FF */
/* CLKSEL_CON72 */
#define CRU_CLKSEL_CON72_OFFSET                            (0x220U)
#define CRU_CLKSEL_CON72_CLK_ACDCDIG_I2C_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON72_CLK_ACDCDIG_I2C_DIV_MASK          (0x7FU << CRU_CLKSEL_CON72_CLK_ACDCDIG_I2C_DIV_SHIFT)        /* 0x0000007F */
#define CRU_CLKSEL_CON72_CLK_ACDCDIG_I2C_SEL_SHIFT         (8U)
#define CRU_CLKSEL_CON72_CLK_ACDCDIG_I2C_SEL_MASK          (0x1U << CRU_CLKSEL_CON72_CLK_ACDCDIG_I2C_SEL_SHIFT)         /* 0x00000100 */
/* CLKSEL_CON73 */
#define CRU_CLKSEL_CON73_OFFSET                            (0x224U)
#define CRU_CLKSEL_CON73_MIPICSI_CLK_OUT2IO_DIV_DIV_SHIFT  (0U)
#define CRU_CLKSEL_CON73_MIPICSI_CLK_OUT2IO_DIV_DIV_MASK   (0x1FU << CRU_CLKSEL_CON73_MIPICSI_CLK_OUT2IO_DIV_DIV_SHIFT) /* 0x0000001F */
#define CRU_CLKSEL_CON73_MIPICSI_CLK_OUT2IO_DIV_SEL_SHIFT  (8U)
#define CRU_CLKSEL_CON73_MIPICSI_CLK_OUT2IO_DIV_SEL_MASK   (0x1U << CRU_CLKSEL_CON73_MIPICSI_CLK_OUT2IO_DIV_SEL_SHIFT)  /* 0x00000100 */
#define CRU_CLKSEL_CON73_MIPICSI_CLK_OUT2IO_SEL_SHIFT      (10U)
#define CRU_CLKSEL_CON73_MIPICSI_CLK_OUT2IO_SEL_MASK       (0x3U << CRU_CLKSEL_CON73_MIPICSI_CLK_OUT2IO_SEL_SHIFT)      /* 0x00000C00 */
/* CLKSEL_CON74 */
#define CRU_CLKSEL_CON74_OFFSET                            (0x228U)
#define CRU_CLKSEL_CON74_MIPICSI_CLK_OUT2IO_FRACDIV_DIV_SHIFT (0U)
#define CRU_CLKSEL_CON74_MIPICSI_CLK_OUT2IO_FRACDIV_DIV_MASK (0xFFFFFFFFU << CRU_CLKSEL_CON74_MIPICSI_CLK_OUT2IO_FRACDIV_DIV_SHIFT) /* 0xFFFFFFFF */
/* CLKSEL_CON75 */
#define CRU_CLKSEL_CON75_OFFSET                            (0x22CU)
#define CRU_CLKSEL_CON75_CLK_TESTOUT_DIV_SHIFT             (0U)
#define CRU_CLKSEL_CON75_CLK_TESTOUT_DIV_MASK              (0x1FU << CRU_CLKSEL_CON75_CLK_TESTOUT_DIV_SHIFT)            /* 0x0000001F */
#define CRU_CLKSEL_CON75_CLK_TESTOUT_SEL_SHIFT             (8U)
#define CRU_CLKSEL_CON75_CLK_TESTOUT_SEL_MASK              (0x1FU << CRU_CLKSEL_CON75_CLK_TESTOUT_SEL_SHIFT)            /* 0x00001F00 */
/* CLKSEL_CON76 */
#define CRU_CLKSEL_CON76_OFFSET                            (0x230U)
#define CRU_CLKSEL_CON76_ACLK_PDVI_NP5_DIV_SHIFT           (0U)
#define CRU_CLKSEL_CON76_ACLK_PDVI_NP5_DIV_MASK            (0x1FU << CRU_CLKSEL_CON76_ACLK_PDVI_NP5_DIV_SHIFT)          /* 0x0000001F */
#define CRU_CLKSEL_CON76_ACLK_PDVI_SEL_SHIFT               (5U)
#define CRU_CLKSEL_CON76_ACLK_PDVI_SEL_MASK                (0x1U << CRU_CLKSEL_CON76_ACLK_PDVI_SEL_SHIFT)               /* 0x00000020 */
#define CRU_CLKSEL_CON76_CLK_ISP_NP5_DIV_SHIFT             (8U)
#define CRU_CLKSEL_CON76_CLK_ISP_NP5_DIV_MASK              (0x1FU << CRU_CLKSEL_CON76_CLK_ISP_NP5_DIV_SHIFT)            /* 0x00001F00 */
#define CRU_CLKSEL_CON76_CLK_ISP_SEL_SHIFT                 (13U)
#define CRU_CLKSEL_CON76_CLK_ISP_SEL_MASK                  (0x1U << CRU_CLKSEL_CON76_CLK_ISP_SEL_SHIFT)                 /* 0x00002000 */
/* CLKSEL_CON77 */
#define CRU_CLKSEL_CON77_OFFSET                            (0x234U)
#define CRU_CLKSEL_CON77_ACLK_PDISPP_NP5_DIV_SHIFT         (0U)
#define CRU_CLKSEL_CON77_ACLK_PDISPP_NP5_DIV_MASK          (0x1FU << CRU_CLKSEL_CON77_ACLK_PDISPP_NP5_DIV_SHIFT)        /* 0x0000001F */
#define CRU_CLKSEL_CON77_ACLK_PDISPP_SEL_SHIFT             (5U)
#define CRU_CLKSEL_CON77_ACLK_PDISPP_SEL_MASK              (0x1U << CRU_CLKSEL_CON77_ACLK_PDISPP_SEL_SHIFT)             /* 0x00000020 */
#define CRU_CLKSEL_CON77_CLK_ISPP_NP5_DIV_SHIFT            (8U)
#define CRU_CLKSEL_CON77_CLK_ISPP_NP5_DIV_MASK             (0x1FU << CRU_CLKSEL_CON77_CLK_ISPP_NP5_DIV_SHIFT)           /* 0x00001F00 */
#define CRU_CLKSEL_CON77_CLK_ISPP_SEL_SHIFT                (13U)
#define CRU_CLKSEL_CON77_CLK_ISPP_SEL_MASK                 (0x1U << CRU_CLKSEL_CON77_CLK_ISPP_SEL_SHIFT)                /* 0x00002000 */
/* GATE_CON00 */
#define CRU_GATE_CON00_OFFSET                              (0x280U)
#define CRU_GATE_CON00_ACLK_DBG_PRE_EN_SHIFT               (0U)
#define CRU_GATE_CON00_ACLK_DBG_PRE_EN_MASK                (0x1U << CRU_GATE_CON00_ACLK_DBG_PRE_EN_SHIFT)               /* 0x00000001 */
#define CRU_GATE_CON00_CLK_CORE_PRE_EN_SHIFT               (2U)
#define CRU_GATE_CON00_CLK_CORE_PRE_EN_MASK                (0x1U << CRU_GATE_CON00_CLK_CORE_PRE_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON00_ACLK_CORE_NIU_EN_SHIFT              (3U)
#define CRU_GATE_CON00_ACLK_CORE_NIU_EN_MASK               (0x1U << CRU_GATE_CON00_ACLK_CORE_NIU_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON00_PCLK_DBG_NIU_EN_SHIFT               (4U)
#define CRU_GATE_CON00_PCLK_DBG_NIU_EN_MASK                (0x1U << CRU_GATE_CON00_PCLK_DBG_NIU_EN_SHIFT)               /* 0x00000010 */
#define CRU_GATE_CON00_PCLK_DBG_DAPLITE_EN_SHIFT           (5U)
#define CRU_GATE_CON00_PCLK_DBG_DAPLITE_EN_MASK            (0x1U << CRU_GATE_CON00_PCLK_DBG_DAPLITE_EN_SHIFT)           /* 0x00000020 */
#define CRU_GATE_CON00_PCLK_CORE_PRE_EN_SHIFT              (6U)
#define CRU_GATE_CON00_PCLK_CORE_PRE_EN_MASK               (0x1U << CRU_GATE_CON00_PCLK_CORE_PRE_EN_SHIFT)              /* 0x00000040 */
#define CRU_GATE_CON00_CLK_CORE_PRE_G_EN_SHIFT             (7U)
#define CRU_GATE_CON00_CLK_CORE_PRE_G_EN_MASK              (0x1U << CRU_GATE_CON00_CLK_CORE_PRE_G_EN_SHIFT)             /* 0x00000080 */
#define CRU_GATE_CON00_HCLK_PDCORE_EN_SHIFT                (8U)
#define CRU_GATE_CON00_HCLK_PDCORE_EN_MASK                 (0x1U << CRU_GATE_CON00_HCLK_PDCORE_EN_SHIFT)                /* 0x00000100 */
#define CRU_GATE_CON00_CLK_CPU_JTAG_EN_SHIFT               (9U)
#define CRU_GATE_CON00_CLK_CPU_JTAG_EN_MASK                (0x1U << CRU_GATE_CON00_CLK_CPU_JTAG_EN_SHIFT)               /* 0x00000200 */
#define CRU_GATE_CON00_PCLK_CPUPVTM_EN_SHIFT               (10U)
#define CRU_GATE_CON00_PCLK_CPUPVTM_EN_MASK                (0x1U << CRU_GATE_CON00_PCLK_CPUPVTM_EN_SHIFT)               /* 0x00000400 */
#define CRU_GATE_CON00_CLK_CPUPVTM_EN_SHIFT                (11U)
#define CRU_GATE_CON00_CLK_CPUPVTM_EN_MASK                 (0x1U << CRU_GATE_CON00_CLK_CPUPVTM_EN_SHIFT)                /* 0x00000800 */
#define CRU_GATE_CON00_CLK_CORE_CPUPVTM_EN_SHIFT           (12U)
#define CRU_GATE_CON00_CLK_CORE_CPUPVTM_EN_MASK            (0x1U << CRU_GATE_CON00_CLK_CORE_CPUPVTM_EN_SHIFT)           /* 0x00001000 */
#define CRU_GATE_CON00_CLK_CORE_PRE_DIV2_EN_SHIFT          (13U)
#define CRU_GATE_CON00_CLK_CORE_PRE_DIV2_EN_MASK           (0x1U << CRU_GATE_CON00_CLK_CORE_PRE_DIV2_EN_SHIFT)          /* 0x00002000 */
#define CRU_GATE_CON00_ACLK_CORE_PRE_SCAN_EN_SHIFT         (14U)
#define CRU_GATE_CON00_ACLK_CORE_PRE_SCAN_EN_MASK          (0x1U << CRU_GATE_CON00_ACLK_CORE_PRE_SCAN_EN_SHIFT)         /* 0x00004000 */
#define CRU_GATE_CON00_PCLK_DBG_PRE_SCAN_EN_SHIFT          (15U)
#define CRU_GATE_CON00_PCLK_DBG_PRE_SCAN_EN_MASK           (0x1U << CRU_GATE_CON00_PCLK_DBG_PRE_SCAN_EN_SHIFT)          /* 0x00008000 */
/* GATE_CON02 */
#define CRU_GATE_CON02_OFFSET                              (0x288U)
#define CRU_GATE_CON02_ACLK_PDBUS_PRE_EN_SHIFT             (0U)
#define CRU_GATE_CON02_ACLK_PDBUS_PRE_EN_MASK              (0x1U << CRU_GATE_CON02_ACLK_PDBUS_PRE_EN_SHIFT)             /* 0x00000001 */
#define CRU_GATE_CON02_HCLK_PDBUS_PRE_EN_SHIFT             (1U)
#define CRU_GATE_CON02_HCLK_PDBUS_PRE_EN_MASK              (0x1U << CRU_GATE_CON02_HCLK_PDBUS_PRE_EN_SHIFT)             /* 0x00000002 */
#define CRU_GATE_CON02_PCLK_PDBUS_PRE_EN_SHIFT             (2U)
#define CRU_GATE_CON02_PCLK_PDBUS_PRE_EN_MASK              (0x1U << CRU_GATE_CON02_PCLK_PDBUS_PRE_EN_SHIFT)             /* 0x00000004 */
#define CRU_GATE_CON02_ACLK_PDBUS_NIU1_EN_SHIFT            (3U)
#define CRU_GATE_CON02_ACLK_PDBUS_NIU1_EN_MASK             (0x1U << CRU_GATE_CON02_ACLK_PDBUS_NIU1_EN_SHIFT)            /* 0x00000008 */
#define CRU_GATE_CON02_HCLK_PDBUS_NIU1_EN_SHIFT            (4U)
#define CRU_GATE_CON02_HCLK_PDBUS_NIU1_EN_MASK             (0x1U << CRU_GATE_CON02_HCLK_PDBUS_NIU1_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON02_PCLK_PDBUS_NIU1_EN_SHIFT            (5U)
#define CRU_GATE_CON02_PCLK_PDBUS_NIU1_EN_MASK             (0x1U << CRU_GATE_CON02_PCLK_PDBUS_NIU1_EN_SHIFT)            /* 0x00000020 */
#define CRU_GATE_CON02_ACLK_PDBUS_NIU2_EN_SHIFT            (6U)
#define CRU_GATE_CON02_ACLK_PDBUS_NIU2_EN_MASK             (0x1U << CRU_GATE_CON02_ACLK_PDBUS_NIU2_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON02_HCLK_PDBUS_NIU2_EN_SHIFT            (7U)
#define CRU_GATE_CON02_HCLK_PDBUS_NIU2_EN_MASK             (0x1U << CRU_GATE_CON02_HCLK_PDBUS_NIU2_EN_SHIFT)            /* 0x00000080 */
#define CRU_GATE_CON02_ACLK_PDBUS_NIU3_EN_SHIFT            (8U)
#define CRU_GATE_CON02_ACLK_PDBUS_NIU3_EN_MASK             (0x1U << CRU_GATE_CON02_ACLK_PDBUS_NIU3_EN_SHIFT)            /* 0x00000100 */
#define CRU_GATE_CON02_HCLK_PDBUS_NIU3_EN_SHIFT            (9U)
#define CRU_GATE_CON02_HCLK_PDBUS_NIU3_EN_MASK             (0x1U << CRU_GATE_CON02_HCLK_PDBUS_NIU3_EN_SHIFT)            /* 0x00000200 */
#define CRU_GATE_CON02_ACLK_PDBUS_HOLD_NIU1_EN_SHIFT       (10U)
#define CRU_GATE_CON02_ACLK_PDBUS_HOLD_NIU1_EN_MASK        (0x1U << CRU_GATE_CON02_ACLK_PDBUS_HOLD_NIU1_EN_SHIFT)       /* 0x00000400 */
#define CRU_GATE_CON02_ACLK_PDBUS_EN_SHIFT                 (11U)
#define CRU_GATE_CON02_ACLK_PDBUS_EN_MASK                  (0x1U << CRU_GATE_CON02_ACLK_PDBUS_EN_SHIFT)                 /* 0x00000800 */
#define CRU_GATE_CON02_HCLK_PDBUS_EN_SHIFT                 (12U)
#define CRU_GATE_CON02_HCLK_PDBUS_EN_MASK                  (0x1U << CRU_GATE_CON02_HCLK_PDBUS_EN_SHIFT)                 /* 0x00001000 */
#define CRU_GATE_CON02_PCLK_PDBUS_EN_SHIFT                 (13U)
#define CRU_GATE_CON02_PCLK_PDBUS_EN_MASK                  (0x1U << CRU_GATE_CON02_PCLK_PDBUS_EN_SHIFT)                 /* 0x00002000 */
#define CRU_GATE_CON02_CLK_MCU_NIU_EN_SHIFT                (14U)
#define CRU_GATE_CON02_CLK_MCU_NIU_EN_MASK                 (0x1U << CRU_GATE_CON02_CLK_MCU_NIU_EN_SHIFT)                /* 0x00004000 */
/* GATE_CON03 */
#define CRU_GATE_CON03_OFFSET                              (0x28CU)
#define CRU_GATE_CON03_ACLK_CRYPTO_EN_SHIFT                (2U)
#define CRU_GATE_CON03_ACLK_CRYPTO_EN_MASK                 (0x1U << CRU_GATE_CON03_ACLK_CRYPTO_EN_SHIFT)                /* 0x00000004 */
#define CRU_GATE_CON03_HCLK_CRYPTO_EN_SHIFT                (3U)
#define CRU_GATE_CON03_HCLK_CRYPTO_EN_MASK                 (0x1U << CRU_GATE_CON03_HCLK_CRYPTO_EN_SHIFT)                /* 0x00000008 */
#define CRU_GATE_CON03_CLK_CRYPTO_CORE_EN_SHIFT            (4U)
#define CRU_GATE_CON03_CLK_CRYPTO_CORE_EN_MASK             (0x1U << CRU_GATE_CON03_CLK_CRYPTO_CORE_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON03_CLK_CRYPTO_PKA_EN_SHIFT             (5U)
#define CRU_GATE_CON03_CLK_CRYPTO_PKA_EN_MASK              (0x1U << CRU_GATE_CON03_CLK_CRYPTO_PKA_EN_SHIFT)             /* 0x00000020 */
#define CRU_GATE_CON03_ACLK_DCF_EN_SHIFT                   (6U)
#define CRU_GATE_CON03_ACLK_DCF_EN_MASK                    (0x1U << CRU_GATE_CON03_ACLK_DCF_EN_SHIFT)                   /* 0x00000040 */
#define CRU_GATE_CON03_PCLK_DCF_EN_SHIFT                   (7U)
#define CRU_GATE_CON03_PCLK_DCF_EN_MASK                    (0x1U << CRU_GATE_CON03_PCLK_DCF_EN_SHIFT)                   /* 0x00000080 */
#define CRU_GATE_CON03_ACLK_SYSTEM_SRAM_EN_SHIFT           (9U)
#define CRU_GATE_CON03_ACLK_SYSTEM_SRAM_EN_MASK            (0x1U << CRU_GATE_CON03_ACLK_SYSTEM_SRAM_EN_SHIFT)           /* 0x00000200 */
#define CRU_GATE_CON03_PCLK_I2C1_EN_SHIFT                  (10U)
#define CRU_GATE_CON03_PCLK_I2C1_EN_MASK                   (0x1U << CRU_GATE_CON03_PCLK_I2C1_EN_SHIFT)                  /* 0x00000400 */
#define CRU_GATE_CON03_CLK_I2C1_EN_SHIFT                   (11U)
#define CRU_GATE_CON03_CLK_I2C1_EN_MASK                    (0x1U << CRU_GATE_CON03_CLK_I2C1_EN_SHIFT)                   /* 0x00000800 */
#define CRU_GATE_CON03_PCLK_I2C3_EN_SHIFT                  (12U)
#define CRU_GATE_CON03_PCLK_I2C3_EN_MASK                   (0x1U << CRU_GATE_CON03_PCLK_I2C3_EN_SHIFT)                  /* 0x00001000 */
#define CRU_GATE_CON03_CLK_I2C3_EN_SHIFT                   (13U)
#define CRU_GATE_CON03_CLK_I2C3_EN_MASK                    (0x1U << CRU_GATE_CON03_CLK_I2C3_EN_SHIFT)                   /* 0x00002000 */
#define CRU_GATE_CON03_PCLK_I2C4_EN_SHIFT                  (14U)
#define CRU_GATE_CON03_PCLK_I2C4_EN_MASK                   (0x1U << CRU_GATE_CON03_PCLK_I2C4_EN_SHIFT)                  /* 0x00004000 */
#define CRU_GATE_CON03_CLK_I2C4_EN_SHIFT                   (15U)
#define CRU_GATE_CON03_CLK_I2C4_EN_MASK                    (0x1U << CRU_GATE_CON03_CLK_I2C4_EN_SHIFT)                   /* 0x00008000 */
/* GATE_CON04 */
#define CRU_GATE_CON04_OFFSET                              (0x290U)
#define CRU_GATE_CON04_PCLK_I2C5_EN_SHIFT                  (0U)
#define CRU_GATE_CON04_PCLK_I2C5_EN_MASK                   (0x1U << CRU_GATE_CON04_PCLK_I2C5_EN_SHIFT)                  /* 0x00000001 */
#define CRU_GATE_CON04_CLK_I2C5_EN_SHIFT                   (1U)
#define CRU_GATE_CON04_CLK_I2C5_EN_MASK                    (0x1U << CRU_GATE_CON04_CLK_I2C5_EN_SHIFT)                   /* 0x00000002 */
#define CRU_GATE_CON04_PCLK_SPI1_EN_SHIFT                  (2U)
#define CRU_GATE_CON04_PCLK_SPI1_EN_MASK                   (0x1U << CRU_GATE_CON04_PCLK_SPI1_EN_SHIFT)                  /* 0x00000004 */
#define CRU_GATE_CON04_CLK_SPI1_EN_SHIFT                   (3U)
#define CRU_GATE_CON04_CLK_SPI1_EN_MASK                    (0x1U << CRU_GATE_CON04_CLK_SPI1_EN_SHIFT)                   /* 0x00000008 */
#define CRU_GATE_CON04_PCLK_PWM2_EN_SHIFT                  (4U)
#define CRU_GATE_CON04_PCLK_PWM2_EN_MASK                   (0x1U << CRU_GATE_CON04_PCLK_PWM2_EN_SHIFT)                  /* 0x00000010 */
#define CRU_GATE_CON04_CLK_PWM2_EN_SHIFT                   (5U)
#define CRU_GATE_CON04_CLK_PWM2_EN_MASK                    (0x1U << CRU_GATE_CON04_CLK_PWM2_EN_SHIFT)                   /* 0x00000020 */
#define CRU_GATE_CON04_CLK_CAPTURE_PWM2_EN_SHIFT           (6U)
#define CRU_GATE_CON04_CLK_CAPTURE_PWM2_EN_MASK            (0x1U << CRU_GATE_CON04_CLK_CAPTURE_PWM2_EN_SHIFT)           /* 0x00000040 */
#define CRU_GATE_CON04_CLK_MCU_EN_SHIFT                    (7U)
#define CRU_GATE_CON04_CLK_MCU_EN_MASK                     (0x1U << CRU_GATE_CON04_CLK_MCU_EN_SHIFT)                    /* 0x00000080 */
#define CRU_GATE_CON04_CLK_MCU_CORE_EN_SHIFT               (8U)
#define CRU_GATE_CON04_CLK_MCU_CORE_EN_MASK                (0x1U << CRU_GATE_CON04_CLK_MCU_CORE_EN_SHIFT)               /* 0x00000100 */
#define CRU_GATE_CON04_CLK_MCU_RTC_EN_SHIFT                (9U)
#define CRU_GATE_CON04_CLK_MCU_RTC_EN_MASK                 (0x1U << CRU_GATE_CON04_CLK_MCU_RTC_EN_SHIFT)                /* 0x00000200 */
#define CRU_GATE_CON04_CLK_MCU_JTAG_EN_SHIFT               (10U)
#define CRU_GATE_CON04_CLK_MCU_JTAG_EN_MASK                (0x1U << CRU_GATE_CON04_CLK_MCU_JTAG_EN_SHIFT)               /* 0x00000400 */
#define CRU_GATE_CON04_ACLK_PDCRYPT_EN_SHIFT               (11U)
#define CRU_GATE_CON04_ACLK_PDCRYPT_EN_MASK                (0x1U << CRU_GATE_CON04_ACLK_PDCRYPT_EN_SHIFT)               /* 0x00000800 */
#define CRU_GATE_CON04_HCLK_PDCRYPT_EN_SHIFT               (12U)
#define CRU_GATE_CON04_HCLK_PDCRYPT_EN_MASK                (0x1U << CRU_GATE_CON04_HCLK_PDCRYPT_EN_SHIFT)               /* 0x00001000 */
#define CRU_GATE_CON04_ACLK_PDCRYPT_NIU_EN_SHIFT           (13U)
#define CRU_GATE_CON04_ACLK_PDCRYPT_NIU_EN_MASK            (0x1U << CRU_GATE_CON04_ACLK_PDCRYPT_NIU_EN_SHIFT)           /* 0x00002000 */
#define CRU_GATE_CON04_HCLK_PDCRYPT_NIU_EN_SHIFT           (14U)
#define CRU_GATE_CON04_HCLK_PDCRYPT_NIU_EN_MASK            (0x1U << CRU_GATE_CON04_HCLK_PDCRYPT_NIU_EN_SHIFT)           /* 0x00004000 */
/* GATE_CON05 */
#define CRU_GATE_CON05_OFFSET                              (0x294U)
#define CRU_GATE_CON05_PCLK_UART0_EN_SHIFT                 (0U)
#define CRU_GATE_CON05_PCLK_UART0_EN_MASK                  (0x1U << CRU_GATE_CON05_PCLK_UART0_EN_SHIFT)                 /* 0x00000001 */
#define CRU_GATE_CON05_SCLK_UART0_DIV_EN_SHIFT             (1U)
#define CRU_GATE_CON05_SCLK_UART0_DIV_EN_MASK              (0x1U << CRU_GATE_CON05_SCLK_UART0_DIV_EN_SHIFT)             /* 0x00000002 */
#define CRU_GATE_CON05_SCLK_UART0_FRAC_EN_SHIFT            (2U)
#define CRU_GATE_CON05_SCLK_UART0_FRAC_EN_MASK             (0x1U << CRU_GATE_CON05_SCLK_UART0_FRAC_EN_SHIFT)            /* 0x00000004 */
#define CRU_GATE_CON05_SCLK_UART0_EN_SHIFT                 (3U)
#define CRU_GATE_CON05_SCLK_UART0_EN_MASK                  (0x1U << CRU_GATE_CON05_SCLK_UART0_EN_SHIFT)                 /* 0x00000008 */
#define CRU_GATE_CON05_PCLK_UART2_EN_SHIFT                 (4U)
#define CRU_GATE_CON05_PCLK_UART2_EN_MASK                  (0x1U << CRU_GATE_CON05_PCLK_UART2_EN_SHIFT)                 /* 0x00000010 */
#define CRU_GATE_CON05_SCLK_UART2_DIV_EN_SHIFT             (5U)
#define CRU_GATE_CON05_SCLK_UART2_DIV_EN_MASK              (0x1U << CRU_GATE_CON05_SCLK_UART2_DIV_EN_SHIFT)             /* 0x00000020 */
#define CRU_GATE_CON05_SCLK_UART2_FRAC_EN_SHIFT            (6U)
#define CRU_GATE_CON05_SCLK_UART2_FRAC_EN_MASK             (0x1U << CRU_GATE_CON05_SCLK_UART2_FRAC_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON05_SCLK_UART2_EN_SHIFT                 (7U)
#define CRU_GATE_CON05_SCLK_UART2_EN_MASK                  (0x1U << CRU_GATE_CON05_SCLK_UART2_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON05_PCLK_UART3_EN_SHIFT                 (8U)
#define CRU_GATE_CON05_PCLK_UART3_EN_MASK                  (0x1U << CRU_GATE_CON05_PCLK_UART3_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON05_SCLK_UART3_DIV_EN_SHIFT             (9U)
#define CRU_GATE_CON05_SCLK_UART3_DIV_EN_MASK              (0x1U << CRU_GATE_CON05_SCLK_UART3_DIV_EN_SHIFT)             /* 0x00000200 */
#define CRU_GATE_CON05_SCLK_UART3_FRAC_EN_SHIFT            (10U)
#define CRU_GATE_CON05_SCLK_UART3_FRAC_EN_MASK             (0x1U << CRU_GATE_CON05_SCLK_UART3_FRAC_EN_SHIFT)            /* 0x00000400 */
#define CRU_GATE_CON05_SCLK_UART3_EN_SHIFT                 (11U)
#define CRU_GATE_CON05_SCLK_UART3_EN_MASK                  (0x1U << CRU_GATE_CON05_SCLK_UART3_EN_SHIFT)                 /* 0x00000800 */
#define CRU_GATE_CON05_PCLK_UART4_EN_SHIFT                 (12U)
#define CRU_GATE_CON05_PCLK_UART4_EN_MASK                  (0x1U << CRU_GATE_CON05_PCLK_UART4_EN_SHIFT)                 /* 0x00001000 */
#define CRU_GATE_CON05_SCLK_UART4_DIV_EN_SHIFT             (13U)
#define CRU_GATE_CON05_SCLK_UART4_DIV_EN_MASK              (0x1U << CRU_GATE_CON05_SCLK_UART4_DIV_EN_SHIFT)             /* 0x00002000 */
#define CRU_GATE_CON05_SCLK_UART4_FRAC_EN_SHIFT            (14U)
#define CRU_GATE_CON05_SCLK_UART4_FRAC_EN_MASK             (0x1U << CRU_GATE_CON05_SCLK_UART4_FRAC_EN_SHIFT)            /* 0x00004000 */
#define CRU_GATE_CON05_SCLK_UART4_EN_SHIFT                 (15U)
#define CRU_GATE_CON05_SCLK_UART4_EN_MASK                  (0x1U << CRU_GATE_CON05_SCLK_UART4_EN_SHIFT)                 /* 0x00008000 */
/* GATE_CON06 */
#define CRU_GATE_CON06_OFFSET                              (0x298U)
#define CRU_GATE_CON06_PCLK_UART5_EN_SHIFT                 (0U)
#define CRU_GATE_CON06_PCLK_UART5_EN_MASK                  (0x1U << CRU_GATE_CON06_PCLK_UART5_EN_SHIFT)                 /* 0x00000001 */
#define CRU_GATE_CON06_SCLK_UART5_DIV_EN_SHIFT             (1U)
#define CRU_GATE_CON06_SCLK_UART5_DIV_EN_MASK              (0x1U << CRU_GATE_CON06_SCLK_UART5_DIV_EN_SHIFT)             /* 0x00000002 */
#define CRU_GATE_CON06_SCLK_UART5_FRAC_EN_SHIFT            (2U)
#define CRU_GATE_CON06_SCLK_UART5_FRAC_EN_MASK             (0x1U << CRU_GATE_CON06_SCLK_UART5_FRAC_EN_SHIFT)            /* 0x00000004 */
#define CRU_GATE_CON06_SCLK_UART5_EN_SHIFT                 (3U)
#define CRU_GATE_CON06_SCLK_UART5_EN_MASK                  (0x1U << CRU_GATE_CON06_SCLK_UART5_EN_SHIFT)                 /* 0x00000008 */
#define CRU_GATE_CON06_PCLK_SARADC_EN_SHIFT                (4U)
#define CRU_GATE_CON06_PCLK_SARADC_EN_MASK                 (0x1U << CRU_GATE_CON06_PCLK_SARADC_EN_SHIFT)                /* 0x00000010 */
#define CRU_GATE_CON06_CLK_SARADC_EN_SHIFT                 (5U)
#define CRU_GATE_CON06_CLK_SARADC_EN_MASK                  (0x1U << CRU_GATE_CON06_CLK_SARADC_EN_SHIFT)                 /* 0x00000020 */
#define CRU_GATE_CON06_ACLK_SPINLOCK_EN_SHIFT              (6U)
#define CRU_GATE_CON06_ACLK_SPINLOCK_EN_MASK               (0x1U << CRU_GATE_CON06_ACLK_SPINLOCK_EN_SHIFT)              /* 0x00000040 */
#define CRU_GATE_CON06_PCLK_TIMER_EN_SHIFT                 (7U)
#define CRU_GATE_CON06_PCLK_TIMER_EN_MASK                  (0x1U << CRU_GATE_CON06_PCLK_TIMER_EN_SHIFT)                 /* 0x00000080 */
#define CRU_GATE_CON06_CLK_TIMER0_EN_SHIFT                 (8U)
#define CRU_GATE_CON06_CLK_TIMER0_EN_MASK                  (0x1U << CRU_GATE_CON06_CLK_TIMER0_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON06_CLK_TIMER1_EN_SHIFT                 (9U)
#define CRU_GATE_CON06_CLK_TIMER1_EN_MASK                  (0x1U << CRU_GATE_CON06_CLK_TIMER1_EN_SHIFT)                 /* 0x00000200 */
#define CRU_GATE_CON06_CLK_TIMER2_EN_SHIFT                 (10U)
#define CRU_GATE_CON06_CLK_TIMER2_EN_MASK                  (0x1U << CRU_GATE_CON06_CLK_TIMER2_EN_SHIFT)                 /* 0x00000400 */
#define CRU_GATE_CON06_CLK_TIMER3_EN_SHIFT                 (11U)
#define CRU_GATE_CON06_CLK_TIMER3_EN_MASK                  (0x1U << CRU_GATE_CON06_CLK_TIMER3_EN_SHIFT)                 /* 0x00000800 */
#define CRU_GATE_CON06_CLK_TIMER4_EN_SHIFT                 (12U)
#define CRU_GATE_CON06_CLK_TIMER4_EN_MASK                  (0x1U << CRU_GATE_CON06_CLK_TIMER4_EN_SHIFT)                 /* 0x00001000 */
#define CRU_GATE_CON06_CLK_TIMER5_EN_SHIFT                 (13U)
#define CRU_GATE_CON06_CLK_TIMER5_EN_MASK                  (0x1U << CRU_GATE_CON06_CLK_TIMER5_EN_SHIFT)                 /* 0x00002000 */
#define CRU_GATE_CON06_PCLK_WDT_EN_SHIFT                   (14U)
#define CRU_GATE_CON06_PCLK_WDT_EN_MASK                    (0x1U << CRU_GATE_CON06_PCLK_WDT_EN_SHIFT)                   /* 0x00004000 */
#define CRU_GATE_CON06_PCLK_GRF_EN_SHIFT                   (15U)
#define CRU_GATE_CON06_PCLK_GRF_EN_MASK                    (0x1U << CRU_GATE_CON06_PCLK_GRF_EN_SHIFT)                   /* 0x00008000 */
/* GATE_CON07 */
#define CRU_GATE_CON07_OFFSET                              (0x29CU)
#define CRU_GATE_CON07_PCLK_GPIO1_EN_SHIFT                 (0U)
#define CRU_GATE_CON07_PCLK_GPIO1_EN_MASK                  (0x1U << CRU_GATE_CON07_PCLK_GPIO1_EN_SHIFT)                 /* 0x00000001 */
#define CRU_GATE_CON07_DBCLK_GPIO1_EN_SHIFT                (1U)
#define CRU_GATE_CON07_DBCLK_GPIO1_EN_MASK                 (0x1U << CRU_GATE_CON07_DBCLK_GPIO1_EN_SHIFT)                /* 0x00000002 */
#define CRU_GATE_CON07_PCLK_GPIO2_EN_SHIFT                 (2U)
#define CRU_GATE_CON07_PCLK_GPIO2_EN_MASK                  (0x1U << CRU_GATE_CON07_PCLK_GPIO2_EN_SHIFT)                 /* 0x00000004 */
#define CRU_GATE_CON07_DBCLK_GPIO2_EN_SHIFT                (3U)
#define CRU_GATE_CON07_DBCLK_GPIO2_EN_MASK                 (0x1U << CRU_GATE_CON07_DBCLK_GPIO2_EN_SHIFT)                /* 0x00000008 */
#define CRU_GATE_CON07_PCLK_GPIO3_EN_SHIFT                 (4U)
#define CRU_GATE_CON07_PCLK_GPIO3_EN_MASK                  (0x1U << CRU_GATE_CON07_PCLK_GPIO3_EN_SHIFT)                 /* 0x00000010 */
#define CRU_GATE_CON07_DBCLK_GPIO3_EN_SHIFT                (5U)
#define CRU_GATE_CON07_DBCLK_GPIO3_EN_MASK                 (0x1U << CRU_GATE_CON07_DBCLK_GPIO3_EN_SHIFT)                /* 0x00000020 */
#define CRU_GATE_CON07_PCLK_GPIO4_EN_SHIFT                 (6U)
#define CRU_GATE_CON07_PCLK_GPIO4_EN_MASK                  (0x1U << CRU_GATE_CON07_PCLK_GPIO4_EN_SHIFT)                 /* 0x00000040 */
#define CRU_GATE_CON07_DBCLK_GPIO4_EN_SHIFT                (7U)
#define CRU_GATE_CON07_DBCLK_GPIO4_EN_MASK                 (0x1U << CRU_GATE_CON07_DBCLK_GPIO4_EN_SHIFT)                /* 0x00000080 */
#define CRU_GATE_CON07_PCLK_CAN_EN_SHIFT                   (8U)
#define CRU_GATE_CON07_PCLK_CAN_EN_MASK                    (0x1U << CRU_GATE_CON07_PCLK_CAN_EN_SHIFT)                   /* 0x00000100 */
#define CRU_GATE_CON07_CLK_CAN_EN_SHIFT                    (9U)
#define CRU_GATE_CON07_CLK_CAN_EN_MASK                     (0x1U << CRU_GATE_CON07_CLK_CAN_EN_SHIFT)                    /* 0x00000200 */
#define CRU_GATE_CON07_PCLK_MAILBOX_EN_SHIFT               (10U)
#define CRU_GATE_CON07_PCLK_MAILBOX_EN_MASK                (0x1U << CRU_GATE_CON07_PCLK_MAILBOX_EN_SHIFT)               /* 0x00000400 */
#define CRU_GATE_CON07_ACLK_DECOM_EN_SHIFT                 (11U)
#define CRU_GATE_CON07_ACLK_DECOM_EN_MASK                  (0x1U << CRU_GATE_CON07_ACLK_DECOM_EN_SHIFT)                 /* 0x00000800 */
#define CRU_GATE_CON07_PCLK_DECOM_EN_SHIFT                 (12U)
#define CRU_GATE_CON07_PCLK_DECOM_EN_MASK                  (0x1U << CRU_GATE_CON07_PCLK_DECOM_EN_SHIFT)                 /* 0x00001000 */
#define CRU_GATE_CON07_DCLK_DECOM_EN_SHIFT                 (13U)
#define CRU_GATE_CON07_DCLK_DECOM_EN_MASK                  (0x1U << CRU_GATE_CON07_DCLK_DECOM_EN_SHIFT)                 /* 0x00002000 */
#define CRU_GATE_CON07_PCLK_INTMUX_EN_SHIFT                (14U)
#define CRU_GATE_CON07_PCLK_INTMUX_EN_MASK                 (0x1U << CRU_GATE_CON07_PCLK_INTMUX_EN_SHIFT)                /* 0x00004000 */
/* GATE_CON08 */
#define CRU_GATE_CON08_OFFSET                              (0x2A0U)
#define CRU_GATE_CON08_PCLK_SGRF_EN_SHIFT                  (4U)
#define CRU_GATE_CON08_PCLK_SGRF_EN_MASK                   (0x1U << CRU_GATE_CON08_PCLK_SGRF_EN_SHIFT)                  /* 0x00000010 */
/* GATE_CON09 */
#define CRU_GATE_CON09_OFFSET                              (0x2A4U)
#define CRU_GATE_CON09_HCLK_PDAUDIO_EN_SHIFT               (0U)
#define CRU_GATE_CON09_HCLK_PDAUDIO_EN_MASK                (0x1U << CRU_GATE_CON09_HCLK_PDAUDIO_EN_SHIFT)               /* 0x00000001 */
#define CRU_GATE_CON09_HCLK_PDAUDIO_NIU_EN_SHIFT           (2U)
#define CRU_GATE_CON09_HCLK_PDAUDIO_NIU_EN_MASK            (0x1U << CRU_GATE_CON09_HCLK_PDAUDIO_NIU_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON09_PCLK_PDAUDIO_NIU_EN_SHIFT           (3U)
#define CRU_GATE_CON09_PCLK_PDAUDIO_NIU_EN_MASK            (0x1U << CRU_GATE_CON09_PCLK_PDAUDIO_NIU_EN_SHIFT)           /* 0x00000008 */
#define CRU_GATE_CON09_HCLK_I2S0_EN_SHIFT                  (4U)
#define CRU_GATE_CON09_HCLK_I2S0_EN_MASK                   (0x1U << CRU_GATE_CON09_HCLK_I2S0_EN_SHIFT)                  /* 0x00000010 */
#define CRU_GATE_CON09_MCLK_I2S0_TX_DIV_EN_SHIFT           (5U)
#define CRU_GATE_CON09_MCLK_I2S0_TX_DIV_EN_MASK            (0x1U << CRU_GATE_CON09_MCLK_I2S0_TX_DIV_EN_SHIFT)           /* 0x00000020 */
#define CRU_GATE_CON09_MCLK_I2S0_TX_FRACDIV_EN_SHIFT       (6U)
#define CRU_GATE_CON09_MCLK_I2S0_TX_FRACDIV_EN_MASK        (0x1U << CRU_GATE_CON09_MCLK_I2S0_TX_FRACDIV_EN_SHIFT)       /* 0x00000040 */
#define CRU_GATE_CON09_MCLK_I2S0_RX_DIV_EN_SHIFT           (7U)
#define CRU_GATE_CON09_MCLK_I2S0_RX_DIV_EN_MASK            (0x1U << CRU_GATE_CON09_MCLK_I2S0_RX_DIV_EN_SHIFT)           /* 0x00000080 */
#define CRU_GATE_CON09_MCLK_I2S0_RX_FRACDIV_EN_SHIFT       (8U)
#define CRU_GATE_CON09_MCLK_I2S0_RX_FRACDIV_EN_MASK        (0x1U << CRU_GATE_CON09_MCLK_I2S0_RX_FRACDIV_EN_SHIFT)       /* 0x00000100 */
#define CRU_GATE_CON09_MCLK_I2S0_TX_SRC_EN_SHIFT           (9U)
#define CRU_GATE_CON09_MCLK_I2S0_TX_SRC_EN_MASK            (0x1U << CRU_GATE_CON09_MCLK_I2S0_TX_SRC_EN_SHIFT)           /* 0x00000200 */
#define CRU_GATE_CON09_MCLK_I2S0_RX_SRC_EN_SHIFT           (10U)
#define CRU_GATE_CON09_MCLK_I2S0_RX_SRC_EN_MASK            (0x1U << CRU_GATE_CON09_MCLK_I2S0_RX_SRC_EN_SHIFT)           /* 0x00000400 */
#define CRU_GATE_CON09_MCLK_I2S0_TX_OUT2IO_EN_SHIFT        (13U)
#define CRU_GATE_CON09_MCLK_I2S0_TX_OUT2IO_EN_MASK         (0x1U << CRU_GATE_CON09_MCLK_I2S0_TX_OUT2IO_EN_SHIFT)        /* 0x00002000 */
#define CRU_GATE_CON09_MCLK_I2S0_RX_OUT2IO_EN_SHIFT        (14U)
#define CRU_GATE_CON09_MCLK_I2S0_RX_OUT2IO_EN_MASK         (0x1U << CRU_GATE_CON09_MCLK_I2S0_RX_OUT2IO_EN_SHIFT)        /* 0x00004000 */
#define CRU_GATE_CON09_MCLK_I2S2_FRACDIV_V2_EN_SHIFT       (15U)
#define CRU_GATE_CON09_MCLK_I2S2_FRACDIV_V2_EN_MASK        (0x1U << CRU_GATE_CON09_MCLK_I2S2_FRACDIV_V2_EN_SHIFT)       /* 0x00008000 */
/* GATE_CON10 */
#define CRU_GATE_CON10_OFFSET                              (0x2A8U)
#define CRU_GATE_CON10_HCLK_I2S1_EN_SHIFT                  (0U)
#define CRU_GATE_CON10_HCLK_I2S1_EN_MASK                   (0x1U << CRU_GATE_CON10_HCLK_I2S1_EN_SHIFT)                  /* 0x00000001 */
#define CRU_GATE_CON10_MCLK_I2S1_DIV_EN_SHIFT              (1U)
#define CRU_GATE_CON10_MCLK_I2S1_DIV_EN_MASK               (0x1U << CRU_GATE_CON10_MCLK_I2S1_DIV_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON10_MCLK_I2S1_FRACDIV_EN_SHIFT          (2U)
#define CRU_GATE_CON10_MCLK_I2S1_FRACDIV_EN_MASK           (0x1U << CRU_GATE_CON10_MCLK_I2S1_FRACDIV_EN_SHIFT)          /* 0x00000004 */
#define CRU_GATE_CON10_MCLK_I2S1_EN_SHIFT                  (3U)
#define CRU_GATE_CON10_MCLK_I2S1_EN_MASK                   (0x1U << CRU_GATE_CON10_MCLK_I2S1_EN_SHIFT)                  /* 0x00000008 */
#define CRU_GATE_CON10_MCLK_I2S1_OUT2IO_EN_SHIFT           (4U)
#define CRU_GATE_CON10_MCLK_I2S1_OUT2IO_EN_MASK            (0x1U << CRU_GATE_CON10_MCLK_I2S1_OUT2IO_EN_SHIFT)           /* 0x00000010 */
#define CRU_GATE_CON10_HCLK_I2S2_EN_SHIFT                  (5U)
#define CRU_GATE_CON10_HCLK_I2S2_EN_MASK                   (0x1U << CRU_GATE_CON10_HCLK_I2S2_EN_SHIFT)                  /* 0x00000020 */
#define CRU_GATE_CON10_MCLK_I2S2_DIV_EN_SHIFT              (6U)
#define CRU_GATE_CON10_MCLK_I2S2_DIV_EN_MASK               (0x1U << CRU_GATE_CON10_MCLK_I2S2_DIV_EN_SHIFT)              /* 0x00000040 */
#define CRU_GATE_CON10_MCLK_I2S2_FRACDIV_EN_SHIFT          (7U)
#define CRU_GATE_CON10_MCLK_I2S2_FRACDIV_EN_MASK           (0x1U << CRU_GATE_CON10_MCLK_I2S2_FRACDIV_EN_SHIFT)          /* 0x00000080 */
#define CRU_GATE_CON10_MCLK_I2S2_EN_SHIFT                  (8U)
#define CRU_GATE_CON10_MCLK_I2S2_EN_MASK                   (0x1U << CRU_GATE_CON10_MCLK_I2S2_EN_SHIFT)                  /* 0x00000100 */
#define CRU_GATE_CON10_MCLK_I2S2_OUT2IO_EN_SHIFT           (9U)
#define CRU_GATE_CON10_MCLK_I2S2_OUT2IO_EN_MASK            (0x1U << CRU_GATE_CON10_MCLK_I2S2_OUT2IO_EN_SHIFT)           /* 0x00000200 */
#define CRU_GATE_CON10_HCLK_PDM_EN_SHIFT                   (10U)
#define CRU_GATE_CON10_HCLK_PDM_EN_MASK                    (0x1U << CRU_GATE_CON10_HCLK_PDM_EN_SHIFT)                   /* 0x00000400 */
#define CRU_GATE_CON10_MCLK_PDM_EN_SHIFT                   (11U)
#define CRU_GATE_CON10_MCLK_PDM_EN_MASK                    (0x1U << CRU_GATE_CON10_MCLK_PDM_EN_SHIFT)                   /* 0x00000800 */
#define CRU_GATE_CON10_HCLK_AUDPWM_EN_SHIFT                (12U)
#define CRU_GATE_CON10_HCLK_AUDPWM_EN_MASK                 (0x1U << CRU_GATE_CON10_HCLK_AUDPWM_EN_SHIFT)                /* 0x00001000 */
#define CRU_GATE_CON10_SCLK_AUDPWM_DIV_EN_SHIFT            (13U)
#define CRU_GATE_CON10_SCLK_AUDPWM_DIV_EN_MASK             (0x1U << CRU_GATE_CON10_SCLK_AUDPWM_DIV_EN_SHIFT)            /* 0x00002000 */
#define CRU_GATE_CON10_SCLK_AUDPWM_FRACDIV_EN_SHIFT        (14U)
#define CRU_GATE_CON10_SCLK_AUDPWM_FRACDIV_EN_MASK         (0x1U << CRU_GATE_CON10_SCLK_AUDPWM_FRACDIV_EN_SHIFT)        /* 0x00004000 */
#define CRU_GATE_CON10_SCLK_AUDPWM_EN_SHIFT                (15U)
#define CRU_GATE_CON10_SCLK_AUDPWM_EN_MASK                 (0x1U << CRU_GATE_CON10_SCLK_AUDPWM_EN_SHIFT)                /* 0x00008000 */
/* GATE_CON11 */
#define CRU_GATE_CON11_OFFSET                              (0x2ACU)
#define CRU_GATE_CON11_PCLK_ACDCDIG_EN_SHIFT               (0U)
#define CRU_GATE_CON11_PCLK_ACDCDIG_EN_MASK                (0x1U << CRU_GATE_CON11_PCLK_ACDCDIG_EN_SHIFT)               /* 0x00000001 */
#define CRU_GATE_CON11_CLK_ACDCDIG_I2C_EN_SHIFT            (1U)
#define CRU_GATE_CON11_CLK_ACDCDIG_I2C_EN_MASK             (0x1U << CRU_GATE_CON11_CLK_ACDCDIG_I2C_EN_SHIFT)            /* 0x00000002 */
#define CRU_GATE_CON11_CLK_ACDCDIG_ADC_EN_SHIFT            (2U)
#define CRU_GATE_CON11_CLK_ACDCDIG_ADC_EN_MASK             (0x1U << CRU_GATE_CON11_CLK_ACDCDIG_ADC_EN_SHIFT)            /* 0x00000004 */
#define CRU_GATE_CON11_CLK_ACDCDIG_DAC_EN_SHIFT            (3U)
#define CRU_GATE_CON11_CLK_ACDCDIG_DAC_EN_MASK             (0x1U << CRU_GATE_CON11_CLK_ACDCDIG_DAC_EN_SHIFT)            /* 0x00000008 */
/* GATE_CON12 */
#define CRU_GATE_CON12_OFFSET                              (0x2B0U)
#define CRU_GATE_CON12_ACLK_PDVEPU_EN_SHIFT                (0U)
#define CRU_GATE_CON12_ACLK_PDVEPU_EN_MASK                 (0x1U << CRU_GATE_CON12_ACLK_PDVEPU_EN_SHIFT)                /* 0x00000001 */
#define CRU_GATE_CON12_CLK_VENC_CORE_EN_SHIFT              (1U)
#define CRU_GATE_CON12_CLK_VENC_CORE_EN_MASK               (0x1U << CRU_GATE_CON12_CLK_VENC_CORE_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON12_HCLK_PDVEPU_EN_SHIFT                (2U)
#define CRU_GATE_CON12_HCLK_PDVEPU_EN_MASK                 (0x1U << CRU_GATE_CON12_HCLK_PDVEPU_EN_SHIFT)                /* 0x00000004 */
#define CRU_GATE_CON12_ACLK_PDVEPU_NIU_EN_SHIFT            (3U)
#define CRU_GATE_CON12_ACLK_PDVEPU_NIU_EN_MASK             (0x1U << CRU_GATE_CON12_ACLK_PDVEPU_NIU_EN_SHIFT)            /* 0x00000008 */
#define CRU_GATE_CON12_HCLK_PDVEPU_NIU_EN_SHIFT            (4U)
#define CRU_GATE_CON12_HCLK_PDVEPU_NIU_EN_MASK             (0x1U << CRU_GATE_CON12_HCLK_PDVEPU_NIU_EN_SHIFT)            /* 0x00000010 */
#define CRU_GATE_CON12_ACLK_VENC_EN_SHIFT                  (5U)
#define CRU_GATE_CON12_ACLK_VENC_EN_MASK                   (0x1U << CRU_GATE_CON12_ACLK_VENC_EN_SHIFT)                  /* 0x00000020 */
#define CRU_GATE_CON12_HCLK_VENC_EN_SHIFT                  (6U)
#define CRU_GATE_CON12_HCLK_VENC_EN_MASK                   (0x1U << CRU_GATE_CON12_HCLK_VENC_EN_SHIFT)                  /* 0x00000040 */
#define CRU_GATE_CON12_ACLK_IEP_EN_SHIFT                   (7U)
#define CRU_GATE_CON12_ACLK_IEP_EN_MASK                    (0x1U << CRU_GATE_CON12_ACLK_IEP_EN_SHIFT)                   /* 0x00000080 */
#define CRU_GATE_CON12_HCLK_IEP_EN_SHIFT                   (8U)
#define CRU_GATE_CON12_HCLK_IEP_EN_MASK                    (0x1U << CRU_GATE_CON12_HCLK_IEP_EN_SHIFT)                   /* 0x00000100 */
#define CRU_GATE_CON12_CLK_IEP_CORE_EN_SHIFT               (9U)
#define CRU_GATE_CON12_CLK_IEP_CORE_EN_MASK                (0x1U << CRU_GATE_CON12_CLK_IEP_CORE_EN_SHIFT)               /* 0x00000200 */
/* GATE_CON13 */
#define CRU_GATE_CON13_OFFSET                              (0x2B4U)
#define CRU_GATE_CON13_ACLK_PDVDEC_EN_SHIFT                (0U)
#define CRU_GATE_CON13_ACLK_PDVDEC_EN_MASK                 (0x1U << CRU_GATE_CON13_ACLK_PDVDEC_EN_SHIFT)                /* 0x00000001 */
#define CRU_GATE_CON13_CLK_VDEC_CORE_EN_SHIFT              (1U)
#define CRU_GATE_CON13_CLK_VDEC_CORE_EN_MASK               (0x1U << CRU_GATE_CON13_CLK_VDEC_CORE_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON13_CLK_VDEC_CA_EN_SHIFT                (2U)
#define CRU_GATE_CON13_CLK_VDEC_CA_EN_MASK                 (0x1U << CRU_GATE_CON13_CLK_VDEC_CA_EN_SHIFT)                /* 0x00000004 */
#define CRU_GATE_CON13_CLK_VDEC_HEVC_CA_EN_SHIFT           (3U)
#define CRU_GATE_CON13_CLK_VDEC_HEVC_CA_EN_MASK            (0x1U << CRU_GATE_CON13_CLK_VDEC_HEVC_CA_EN_SHIFT)           /* 0x00000008 */
#define CRU_GATE_CON13_HCLK_PDVDEC_EN_SHIFT                (4U)
#define CRU_GATE_CON13_HCLK_PDVDEC_EN_MASK                 (0x1U << CRU_GATE_CON13_HCLK_PDVDEC_EN_SHIFT)                /* 0x00000010 */
#define CRU_GATE_CON13_ACLK_PDVDEC_NIU_EN_SHIFT            (5U)
#define CRU_GATE_CON13_ACLK_PDVDEC_NIU_EN_MASK             (0x1U << CRU_GATE_CON13_ACLK_PDVDEC_NIU_EN_SHIFT)            /* 0x00000020 */
#define CRU_GATE_CON13_HCLK_PDVDEC_NIU_EN_SHIFT            (6U)
#define CRU_GATE_CON13_HCLK_PDVDEC_NIU_EN_MASK             (0x1U << CRU_GATE_CON13_HCLK_PDVDEC_NIU_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON13_ACLK_VDEC_EN_SHIFT                  (7U)
#define CRU_GATE_CON13_ACLK_VDEC_EN_MASK                   (0x1U << CRU_GATE_CON13_ACLK_VDEC_EN_SHIFT)                  /* 0x00000080 */
#define CRU_GATE_CON13_HCLK_VDEC_EN_SHIFT                  (8U)
#define CRU_GATE_CON13_HCLK_VDEC_EN_MASK                   (0x1U << CRU_GATE_CON13_HCLK_VDEC_EN_SHIFT)                  /* 0x00000100 */
#define CRU_GATE_CON13_ACLK_PDJPEG_EN_SHIFT                (9U)
#define CRU_GATE_CON13_ACLK_PDJPEG_EN_MASK                 (0x1U << CRU_GATE_CON13_ACLK_PDJPEG_EN_SHIFT)                /* 0x00000200 */
#define CRU_GATE_CON13_HCLK_PDJPEG_EN_SHIFT                (10U)
#define CRU_GATE_CON13_HCLK_PDJPEG_EN_MASK                 (0x1U << CRU_GATE_CON13_HCLK_PDJPEG_EN_SHIFT)                /* 0x00000400 */
#define CRU_GATE_CON13_ACLK_PDJPEG_NIU_EN_SHIFT            (11U)
#define CRU_GATE_CON13_ACLK_PDJPEG_NIU_EN_MASK             (0x1U << CRU_GATE_CON13_ACLK_PDJPEG_NIU_EN_SHIFT)            /* 0x00000800 */
#define CRU_GATE_CON13_HCLK_PDJPEG_NIU_EN_SHIFT            (12U)
#define CRU_GATE_CON13_HCLK_PDJPEG_NIU_EN_MASK             (0x1U << CRU_GATE_CON13_HCLK_PDJPEG_NIU_EN_SHIFT)            /* 0x00001000 */
#define CRU_GATE_CON13_ACLK_JPEG_EN_SHIFT                  (13U)
#define CRU_GATE_CON13_ACLK_JPEG_EN_MASK                   (0x1U << CRU_GATE_CON13_ACLK_JPEG_EN_SHIFT)                  /* 0x00002000 */
#define CRU_GATE_CON13_HCLK_JPEG_EN_SHIFT                  (14U)
#define CRU_GATE_CON13_HCLK_JPEG_EN_MASK                   (0x1U << CRU_GATE_CON13_HCLK_JPEG_EN_SHIFT)                  /* 0x00004000 */
/* GATE_CON14 */
#define CRU_GATE_CON14_OFFSET                              (0x2B8U)
#define CRU_GATE_CON14_ACLK_PDVO_EN_SHIFT                  (0U)
#define CRU_GATE_CON14_ACLK_PDVO_EN_MASK                   (0x1U << CRU_GATE_CON14_ACLK_PDVO_EN_SHIFT)                  /* 0x00000001 */
#define CRU_GATE_CON14_HCLK_PDVO_EN_SHIFT                  (1U)
#define CRU_GATE_CON14_HCLK_PDVO_EN_MASK                   (0x1U << CRU_GATE_CON14_HCLK_PDVO_EN_SHIFT)                  /* 0x00000002 */
#define CRU_GATE_CON14_PCLK_PDVO_EN_SHIFT                  (2U)
#define CRU_GATE_CON14_PCLK_PDVO_EN_MASK                   (0x1U << CRU_GATE_CON14_PCLK_PDVO_EN_SHIFT)                  /* 0x00000004 */
#define CRU_GATE_CON14_ACLK_PDVO_NIU_EN_SHIFT              (3U)
#define CRU_GATE_CON14_ACLK_PDVO_NIU_EN_MASK               (0x1U << CRU_GATE_CON14_ACLK_PDVO_NIU_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON14_HCLK_PDVO_NIU_EN_SHIFT              (4U)
#define CRU_GATE_CON14_HCLK_PDVO_NIU_EN_MASK               (0x1U << CRU_GATE_CON14_HCLK_PDVO_NIU_EN_SHIFT)              /* 0x00000010 */
#define CRU_GATE_CON14_PCLK_PDVO_NIU_EN_SHIFT              (5U)
#define CRU_GATE_CON14_PCLK_PDVO_NIU_EN_MASK               (0x1U << CRU_GATE_CON14_PCLK_PDVO_NIU_EN_SHIFT)              /* 0x00000020 */
#define CRU_GATE_CON14_ACLK_RGA_EN_SHIFT                   (6U)
#define CRU_GATE_CON14_ACLK_RGA_EN_MASK                    (0x1U << CRU_GATE_CON14_ACLK_RGA_EN_SHIFT)                   /* 0x00000040 */
#define CRU_GATE_CON14_HCLK_RGA_EN_SHIFT                   (7U)
#define CRU_GATE_CON14_HCLK_RGA_EN_MASK                    (0x1U << CRU_GATE_CON14_HCLK_RGA_EN_SHIFT)                   /* 0x00000080 */
#define CRU_GATE_CON14_CLK_RGA_CORE_EN_SHIFT               (8U)
#define CRU_GATE_CON14_CLK_RGA_CORE_EN_MASK                (0x1U << CRU_GATE_CON14_CLK_RGA_CORE_EN_SHIFT)               /* 0x00000100 */
#define CRU_GATE_CON14_ACLK_VOP_EN_SHIFT                   (9U)
#define CRU_GATE_CON14_ACLK_VOP_EN_MASK                    (0x1U << CRU_GATE_CON14_ACLK_VOP_EN_SHIFT)                   /* 0x00000200 */
#define CRU_GATE_CON14_HCLK_VOP_EN_SHIFT                   (10U)
#define CRU_GATE_CON14_HCLK_VOP_EN_MASK                    (0x1U << CRU_GATE_CON14_HCLK_VOP_EN_SHIFT)                   /* 0x00000400 */
#define CRU_GATE_CON14_DCLK_VOP_DIV_EN_SHIFT               (11U)
#define CRU_GATE_CON14_DCLK_VOP_DIV_EN_MASK                (0x1U << CRU_GATE_CON14_DCLK_VOP_DIV_EN_SHIFT)               /* 0x00000800 */
#define CRU_GATE_CON14_DCLK_VOP_FRACDIV_EN_SHIFT           (12U)
#define CRU_GATE_CON14_DCLK_VOP_FRACDIV_EN_MASK            (0x1U << CRU_GATE_CON14_DCLK_VOP_FRACDIV_EN_SHIFT)           /* 0x00001000 */
#define CRU_GATE_CON14_DCLK_VOP_EN_SHIFT                   (13U)
#define CRU_GATE_CON14_DCLK_VOP_EN_MASK                    (0x1U << CRU_GATE_CON14_DCLK_VOP_EN_SHIFT)                   /* 0x00002000 */
#define CRU_GATE_CON14_PCLK_DSIHOST_EN_SHIFT               (14U)
#define CRU_GATE_CON14_PCLK_DSIHOST_EN_MASK                (0x1U << CRU_GATE_CON14_PCLK_DSIHOST_EN_SHIFT)               /* 0x00004000 */
/* GATE_CON15 */
#define CRU_GATE_CON15_OFFSET                              (0x2BCU)
#define CRU_GATE_CON15_ACLK_PDVI_DIV_EN_SHIFT              (0U)
#define CRU_GATE_CON15_ACLK_PDVI_DIV_EN_MASK               (0x1U << CRU_GATE_CON15_ACLK_PDVI_DIV_EN_SHIFT)              /* 0x00000001 */
#define CRU_GATE_CON15_HCLK_PDVI_EN_SHIFT                  (1U)
#define CRU_GATE_CON15_HCLK_PDVI_EN_MASK                   (0x1U << CRU_GATE_CON15_HCLK_PDVI_EN_SHIFT)                  /* 0x00000002 */
#define CRU_GATE_CON15_PCLK_PDVI_EN_SHIFT                  (2U)
#define CRU_GATE_CON15_PCLK_PDVI_EN_MASK                   (0x1U << CRU_GATE_CON15_PCLK_PDVI_EN_SHIFT)                  /* 0x00000004 */
#define CRU_GATE_CON15_ACLK_PDVI_NIU_EN_SHIFT              (3U)
#define CRU_GATE_CON15_ACLK_PDVI_NIU_EN_MASK               (0x1U << CRU_GATE_CON15_ACLK_PDVI_NIU_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON15_HCLK_PDVI_NIU_EN_SHIFT              (4U)
#define CRU_GATE_CON15_HCLK_PDVI_NIU_EN_MASK               (0x1U << CRU_GATE_CON15_HCLK_PDVI_NIU_EN_SHIFT)              /* 0x00000010 */
#define CRU_GATE_CON15_PCLK_PDVI_NIU_EN_SHIFT              (5U)
#define CRU_GATE_CON15_PCLK_PDVI_NIU_EN_MASK               (0x1U << CRU_GATE_CON15_PCLK_PDVI_NIU_EN_SHIFT)              /* 0x00000020 */
#define CRU_GATE_CON15_ACLK_ISP_EN_SHIFT                   (6U)
#define CRU_GATE_CON15_ACLK_ISP_EN_MASK                    (0x1U << CRU_GATE_CON15_ACLK_ISP_EN_SHIFT)                   /* 0x00000040 */
#define CRU_GATE_CON15_HCLK_ISP_EN_SHIFT                   (7U)
#define CRU_GATE_CON15_HCLK_ISP_EN_MASK                    (0x1U << CRU_GATE_CON15_HCLK_ISP_EN_SHIFT)                   /* 0x00000080 */
#define CRU_GATE_CON15_CLK_ISP_DIV_EN_SHIFT                (8U)
#define CRU_GATE_CON15_CLK_ISP_DIV_EN_MASK                 (0x1U << CRU_GATE_CON15_CLK_ISP_DIV_EN_SHIFT)                /* 0x00000100 */
#define CRU_GATE_CON15_ACLK_CIF_EN_SHIFT                   (9U)
#define CRU_GATE_CON15_ACLK_CIF_EN_MASK                    (0x1U << CRU_GATE_CON15_ACLK_CIF_EN_SHIFT)                   /* 0x00000200 */
#define CRU_GATE_CON15_HCLK_CIF_EN_SHIFT                   (10U)
#define CRU_GATE_CON15_HCLK_CIF_EN_MASK                    (0x1U << CRU_GATE_CON15_HCLK_CIF_EN_SHIFT)                   /* 0x00000400 */
#define CRU_GATE_CON15_DCLK_CIF_EN_SHIFT                   (11U)
#define CRU_GATE_CON15_DCLK_CIF_EN_MASK                    (0x1U << CRU_GATE_CON15_DCLK_CIF_EN_SHIFT)                   /* 0x00000800 */
#define CRU_GATE_CON15_CLK_CIF_OUT2IO_DIV_EN_SHIFT         (12U)
#define CRU_GATE_CON15_CLK_CIF_OUT2IO_DIV_EN_MASK          (0x1U << CRU_GATE_CON15_CLK_CIF_OUT2IO_DIV_EN_SHIFT)         /* 0x00001000 */
#define CRU_GATE_CON15_CLK_CIF_OUT2IO_FRACDIV_EN_SHIFT     (13U)
#define CRU_GATE_CON15_CLK_CIF_OUT2IO_FRACDIV_EN_MASK      (0x1U << CRU_GATE_CON15_CLK_CIF_OUT2IO_FRACDIV_EN_SHIFT)     /* 0x00002000 */
#define CRU_GATE_CON15_CLK_CIF_OUT2IO_EN_SHIFT             (14U)
#define CRU_GATE_CON15_CLK_CIF_OUT2IO_EN_MASK              (0x1U << CRU_GATE_CON15_CLK_CIF_OUT2IO_EN_SHIFT)             /* 0x00004000 */
#define CRU_GATE_CON15_PCLK_CSIHOST_EN_SHIFT               (15U)
#define CRU_GATE_CON15_PCLK_CSIHOST_EN_MASK                (0x1U << CRU_GATE_CON15_PCLK_CSIHOST_EN_SHIFT)               /* 0x00008000 */
/* GATE_CON16 */
#define CRU_GATE_CON16_OFFSET                              (0x2C0U)
#define CRU_GATE_CON16_ACLK_PDISPP_DIV_EN_SHIFT            (0U)
#define CRU_GATE_CON16_ACLK_PDISPP_DIV_EN_MASK             (0x1U << CRU_GATE_CON16_ACLK_PDISPP_DIV_EN_SHIFT)            /* 0x00000001 */
#define CRU_GATE_CON16_HCLK_PDISPP_EN_SHIFT                (1U)
#define CRU_GATE_CON16_HCLK_PDISPP_EN_MASK                 (0x1U << CRU_GATE_CON16_HCLK_PDISPP_EN_SHIFT)                /* 0x00000002 */
#define CRU_GATE_CON16_ACLK_PDISPP_NIU_EN_SHIFT            (2U)
#define CRU_GATE_CON16_ACLK_PDISPP_NIU_EN_MASK             (0x1U << CRU_GATE_CON16_ACLK_PDISPP_NIU_EN_SHIFT)            /* 0x00000004 */
#define CRU_GATE_CON16_HCLK_PDISPP_NIU_EN_SHIFT            (3U)
#define CRU_GATE_CON16_HCLK_PDISPP_NIU_EN_MASK             (0x1U << CRU_GATE_CON16_HCLK_PDISPP_NIU_EN_SHIFT)            /* 0x00000008 */
#define CRU_GATE_CON16_ACLK_ISPP_EN_SHIFT                  (4U)
#define CRU_GATE_CON16_ACLK_ISPP_EN_MASK                   (0x1U << CRU_GATE_CON16_ACLK_ISPP_EN_SHIFT)                  /* 0x00000010 */
#define CRU_GATE_CON16_HCLK_ISPP_EN_SHIFT                  (5U)
#define CRU_GATE_CON16_HCLK_ISPP_EN_MASK                   (0x1U << CRU_GATE_CON16_HCLK_ISPP_EN_SHIFT)                  /* 0x00000020 */
#define CRU_GATE_CON16_CLK_ISPP_DIV_EN_SHIFT               (6U)
#define CRU_GATE_CON16_CLK_ISPP_DIV_EN_MASK                (0x1U << CRU_GATE_CON16_CLK_ISPP_DIV_EN_SHIFT)               /* 0x00000040 */
#define CRU_GATE_CON16_CLK_ISPP_NP5_EN_SHIFT               (7U)
#define CRU_GATE_CON16_CLK_ISPP_NP5_EN_MASK                (0x1U << CRU_GATE_CON16_CLK_ISPP_NP5_EN_SHIFT)               /* 0x00000080 */
#define CRU_GATE_CON16_ACLK_PDISPP_NP5_EN_SHIFT            (8U)
#define CRU_GATE_CON16_ACLK_PDISPP_NP5_EN_MASK             (0x1U << CRU_GATE_CON16_ACLK_PDISPP_NP5_EN_SHIFT)            /* 0x00000100 */
#define CRU_GATE_CON16_ACLK_CIFLITE_EN_SHIFT               (10U)
#define CRU_GATE_CON16_ACLK_CIFLITE_EN_MASK                (0x1U << CRU_GATE_CON16_ACLK_CIFLITE_EN_SHIFT)               /* 0x00000400 */
#define CRU_GATE_CON16_HCLK_CIFLITE_EN_SHIFT               (11U)
#define CRU_GATE_CON16_HCLK_CIFLITE_EN_MASK                (0x1U << CRU_GATE_CON16_HCLK_CIFLITE_EN_SHIFT)               /* 0x00000800 */
#define CRU_GATE_CON16_DCLK_CIFLITE_EN_SHIFT               (12U)
#define CRU_GATE_CON16_DCLK_CIFLITE_EN_MASK                (0x1U << CRU_GATE_CON16_DCLK_CIFLITE_EN_SHIFT)               /* 0x00001000 */
#define CRU_GATE_CON16_ACLK_PDVI_NP5_EN_SHIFT              (13U)
#define CRU_GATE_CON16_ACLK_PDVI_NP5_EN_MASK               (0x1U << CRU_GATE_CON16_ACLK_PDVI_NP5_EN_SHIFT)              /* 0x00002000 */
#define CRU_GATE_CON16_CLK_ISP_NP5_EN_SHIFT                (14U)
#define CRU_GATE_CON16_CLK_ISP_NP5_EN_MASK                 (0x1U << CRU_GATE_CON16_CLK_ISP_NP5_EN_SHIFT)                /* 0x00004000 */
/* GATE_CON17 */
#define CRU_GATE_CON17_OFFSET                              (0x2C4U)
#define CRU_GATE_CON17_ACLK_PDPHP_EN_SHIFT                 (0U)
#define CRU_GATE_CON17_ACLK_PDPHP_EN_MASK                  (0x1U << CRU_GATE_CON17_ACLK_PDPHP_EN_SHIFT)                 /* 0x00000001 */
#define CRU_GATE_CON17_HCLK_PDPHP_EN_SHIFT                 (1U)
#define CRU_GATE_CON17_HCLK_PDPHP_EN_MASK                  (0x1U << CRU_GATE_CON17_HCLK_PDPHP_EN_SHIFT)                 /* 0x00000002 */
#define CRU_GATE_CON17_ACLK_PDPHPMID_EN_SHIFT              (2U)
#define CRU_GATE_CON17_ACLK_PDPHPMID_EN_MASK               (0x1U << CRU_GATE_CON17_ACLK_PDPHPMID_EN_SHIFT)              /* 0x00000004 */
#define CRU_GATE_CON17_HCLK_PDPHPMID_EN_SHIFT              (3U)
#define CRU_GATE_CON17_HCLK_PDPHPMID_EN_MASK               (0x1U << CRU_GATE_CON17_HCLK_PDPHPMID_EN_SHIFT)              /* 0x00000008 */
#define CRU_GATE_CON17_ACLK_PDPHPMID_NIU_EN_SHIFT          (4U)
#define CRU_GATE_CON17_ACLK_PDPHPMID_NIU_EN_MASK           (0x1U << CRU_GATE_CON17_ACLK_PDPHPMID_NIU_EN_SHIFT)          /* 0x00000010 */
#define CRU_GATE_CON17_HCLK_PDPHPMID_NIU_EN_SHIFT          (5U)
#define CRU_GATE_CON17_HCLK_PDPHPMID_NIU_EN_MASK           (0x1U << CRU_GATE_CON17_HCLK_PDPHPMID_NIU_EN_SHIFT)          /* 0x00000020 */
#define CRU_GATE_CON17_HCLK_PDSDCARD_EN_SHIFT              (6U)
#define CRU_GATE_CON17_HCLK_PDSDCARD_EN_MASK               (0x1U << CRU_GATE_CON17_HCLK_PDSDCARD_EN_SHIFT)              /* 0x00000040 */
#define CRU_GATE_CON17_HCLK_PDSDCARD_NIU_EN_SHIFT          (7U)
#define CRU_GATE_CON17_HCLK_PDSDCARD_NIU_EN_MASK           (0x1U << CRU_GATE_CON17_HCLK_PDSDCARD_NIU_EN_SHIFT)          /* 0x00000080 */
#define CRU_GATE_CON17_HCLK_PDSDIO_EN_SHIFT                (8U)
#define CRU_GATE_CON17_HCLK_PDSDIO_EN_MASK                 (0x1U << CRU_GATE_CON17_HCLK_PDSDIO_EN_SHIFT)                /* 0x00000100 */
#define CRU_GATE_CON17_HCLK_PDSDIO_NIU_EN_SHIFT            (9U)
#define CRU_GATE_CON17_HCLK_PDSDIO_NIU_EN_MASK             (0x1U << CRU_GATE_CON17_HCLK_PDSDIO_NIU_EN_SHIFT)            /* 0x00000200 */
/* GATE_CON18 */
#define CRU_GATE_CON18_OFFSET                              (0x2C8U)
#define CRU_GATE_CON18_HCLK_PDNVM_EN_SHIFT                 (1U)
#define CRU_GATE_CON18_HCLK_PDNVM_EN_MASK                  (0x1U << CRU_GATE_CON18_HCLK_PDNVM_EN_SHIFT)                 /* 0x00000002 */
#define CRU_GATE_CON18_HCLK_PDNVM_NIU_EN_SHIFT             (3U)
#define CRU_GATE_CON18_HCLK_PDNVM_NIU_EN_MASK              (0x1U << CRU_GATE_CON18_HCLK_PDNVM_NIU_EN_SHIFT)             /* 0x00000008 */
#define CRU_GATE_CON18_HCLK_SDMMC_EN_SHIFT                 (4U)
#define CRU_GATE_CON18_HCLK_SDMMC_EN_MASK                  (0x1U << CRU_GATE_CON18_HCLK_SDMMC_EN_SHIFT)                 /* 0x00000010 */
#define CRU_GATE_CON18_CCLKIN_SDMMC_EN_SHIFT               (5U)
#define CRU_GATE_CON18_CCLKIN_SDMMC_EN_MASK                (0x1U << CRU_GATE_CON18_CCLKIN_SDMMC_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON18_HCLK_SDIO_EN_SHIFT                  (6U)
#define CRU_GATE_CON18_HCLK_SDIO_EN_MASK                   (0x1U << CRU_GATE_CON18_HCLK_SDIO_EN_SHIFT)                  /* 0x00000040 */
#define CRU_GATE_CON18_CCLKIN_SDIO_EN_SHIFT                (7U)
#define CRU_GATE_CON18_CCLKIN_SDIO_EN_MASK                 (0x1U << CRU_GATE_CON18_CCLKIN_SDIO_EN_SHIFT)                /* 0x00000080 */
#define CRU_GATE_CON18_HCLK_EMMC_EN_SHIFT                  (8U)
#define CRU_GATE_CON18_HCLK_EMMC_EN_MASK                   (0x1U << CRU_GATE_CON18_HCLK_EMMC_EN_SHIFT)                  /* 0x00000100 */
#define CRU_GATE_CON18_CCLKIN_EMMC_EN_SHIFT                (9U)
#define CRU_GATE_CON18_CCLKIN_EMMC_EN_MASK                 (0x1U << CRU_GATE_CON18_CCLKIN_EMMC_EN_SHIFT)                /* 0x00000200 */
#define CRU_GATE_CON18_HCLK_SFC_EN_SHIFT                   (10U)
#define CRU_GATE_CON18_HCLK_SFC_EN_MASK                    (0x1U << CRU_GATE_CON18_HCLK_SFC_EN_SHIFT)                   /* 0x00000400 */
#define CRU_GATE_CON18_HCLK_SFCXIP_EN_SHIFT                (11U)
#define CRU_GATE_CON18_HCLK_SFCXIP_EN_MASK                 (0x1U << CRU_GATE_CON18_HCLK_SFCXIP_EN_SHIFT)                /* 0x00000800 */
#define CRU_GATE_CON18_SCLK_SFC_EN_SHIFT                   (12U)
#define CRU_GATE_CON18_SCLK_SFC_EN_MASK                    (0x1U << CRU_GATE_CON18_SCLK_SFC_EN_SHIFT)                   /* 0x00001000 */
#define CRU_GATE_CON18_HCLK_NANDC_EN_SHIFT                 (13U)
#define CRU_GATE_CON18_HCLK_NANDC_EN_MASK                  (0x1U << CRU_GATE_CON18_HCLK_NANDC_EN_SHIFT)                 /* 0x00002000 */
#define CRU_GATE_CON18_NCLK_NANDC_EN_SHIFT                 (14U)
#define CRU_GATE_CON18_NCLK_NANDC_EN_MASK                  (0x1U << CRU_GATE_CON18_NCLK_NANDC_EN_SHIFT)                 /* 0x00004000 */
/* GATE_CON19 */
#define CRU_GATE_CON19_OFFSET                              (0x2CCU)
#define CRU_GATE_CON19_ACLK_PDUSB_EN_SHIFT                 (0U)
#define CRU_GATE_CON19_ACLK_PDUSB_EN_MASK                  (0x1U << CRU_GATE_CON19_ACLK_PDUSB_EN_SHIFT)                 /* 0x00000001 */
#define CRU_GATE_CON19_HCLK_PDUSB_EN_SHIFT                 (1U)
#define CRU_GATE_CON19_HCLK_PDUSB_EN_MASK                  (0x1U << CRU_GATE_CON19_HCLK_PDUSB_EN_SHIFT)                 /* 0x00000002 */
#define CRU_GATE_CON19_ACLK_PDUSB_NIU_EN_SHIFT             (2U)
#define CRU_GATE_CON19_ACLK_PDUSB_NIU_EN_MASK              (0x1U << CRU_GATE_CON19_ACLK_PDUSB_NIU_EN_SHIFT)             /* 0x00000004 */
#define CRU_GATE_CON19_HCLK_PDUSB_NIU_EN_SHIFT             (3U)
#define CRU_GATE_CON19_HCLK_PDUSB_NIU_EN_MASK              (0x1U << CRU_GATE_CON19_HCLK_PDUSB_NIU_EN_SHIFT)             /* 0x00000008 */
#define CRU_GATE_CON19_HCLK_USBHOST_EN_SHIFT               (4U)
#define CRU_GATE_CON19_HCLK_USBHOST_EN_MASK                (0x1U << CRU_GATE_CON19_HCLK_USBHOST_EN_SHIFT)               /* 0x00000010 */
#define CRU_GATE_CON19_HCLK_USBHOST_ARB_EN_SHIFT           (5U)
#define CRU_GATE_CON19_HCLK_USBHOST_ARB_EN_MASK            (0x1U << CRU_GATE_CON19_HCLK_USBHOST_ARB_EN_SHIFT)           /* 0x00000020 */
#define CRU_GATE_CON19_CLK_USBHOST_UTMI_OHCI_EN_SHIFT      (6U)
#define CRU_GATE_CON19_CLK_USBHOST_UTMI_OHCI_EN_MASK       (0x1U << CRU_GATE_CON19_CLK_USBHOST_UTMI_OHCI_EN_SHIFT)      /* 0x00000040 */
#define CRU_GATE_CON19_ACLK_USBOTG_EN_SHIFT                (7U)
#define CRU_GATE_CON19_ACLK_USBOTG_EN_MASK                 (0x1U << CRU_GATE_CON19_ACLK_USBOTG_EN_SHIFT)                /* 0x00000080 */
#define CRU_GATE_CON19_CLK_USBOTG_REF_EN_SHIFT             (8U)
#define CRU_GATE_CON19_CLK_USBOTG_REF_EN_MASK              (0x1U << CRU_GATE_CON19_CLK_USBOTG_REF_EN_SHIFT)             /* 0x00000100 */
#define CRU_GATE_CON19_PCLK_USBPHY_OTG_EN_SHIFT            (12U)
#define CRU_GATE_CON19_PCLK_USBPHY_OTG_EN_MASK             (0x1U << CRU_GATE_CON19_PCLK_USBPHY_OTG_EN_SHIFT)            /* 0x00001000 */
#define CRU_GATE_CON19_PCLK_USBPHY_HOST_EN_SHIFT           (13U)
#define CRU_GATE_CON19_PCLK_USBPHY_HOST_EN_MASK            (0x1U << CRU_GATE_CON19_PCLK_USBPHY_HOST_EN_SHIFT)           /* 0x00002000 */
/* GATE_CON20 */
#define CRU_GATE_CON20_OFFSET                              (0x2D0U)
#define CRU_GATE_CON20_ACLK_PDGMAC_EN_SHIFT                (0U)
#define CRU_GATE_CON20_ACLK_PDGMAC_EN_MASK                 (0x1U << CRU_GATE_CON20_ACLK_PDGMAC_EN_SHIFT)                /* 0x00000001 */
#define CRU_GATE_CON20_PCLK_PDGMAC_EN_SHIFT                (1U)
#define CRU_GATE_CON20_PCLK_PDGMAC_EN_MASK                 (0x1U << CRU_GATE_CON20_PCLK_PDGMAC_EN_SHIFT)                /* 0x00000002 */
#define CRU_GATE_CON20_ACLK_PDGMAC_NIU_EN_SHIFT            (2U)
#define CRU_GATE_CON20_ACLK_PDGMAC_NIU_EN_MASK             (0x1U << CRU_GATE_CON20_ACLK_PDGMAC_NIU_EN_SHIFT)            /* 0x00000004 */
#define CRU_GATE_CON20_PCLK_PDGMAC_NIU_EN_SHIFT            (3U)
#define CRU_GATE_CON20_PCLK_PDGMAC_NIU_EN_MASK             (0x1U << CRU_GATE_CON20_PCLK_PDGMAC_NIU_EN_SHIFT)            /* 0x00000008 */
#define CRU_GATE_CON20_ACLK_GMAC_EN_SHIFT                  (4U)
#define CRU_GATE_CON20_ACLK_GMAC_EN_MASK                   (0x1U << CRU_GATE_CON20_ACLK_GMAC_EN_SHIFT)                  /* 0x00000010 */
#define CRU_GATE_CON20_PCLK_GMAC_EN_SHIFT                  (5U)
#define CRU_GATE_CON20_PCLK_GMAC_EN_MASK                   (0x1U << CRU_GATE_CON20_PCLK_GMAC_EN_SHIFT)                  /* 0x00000020 */
#define CRU_GATE_CON20_CLK_GMAC_DIVOUT_EN_SHIFT            (6U)
#define CRU_GATE_CON20_CLK_GMAC_DIVOUT_EN_MASK             (0x1U << CRU_GATE_CON20_CLK_GMAC_DIVOUT_EN_SHIFT)            /* 0x00000040 */
#define CRU_GATE_CON20_CLK_MAC_REF_EN_SHIFT                (7U)
#define CRU_GATE_CON20_CLK_MAC_REF_EN_MASK                 (0x1U << CRU_GATE_CON20_CLK_MAC_REF_EN_SHIFT)                /* 0x00000080 */
#define CRU_GATE_CON20_CLK_MAC_RX_EN_SHIFT                 (8U)
#define CRU_GATE_CON20_CLK_MAC_RX_EN_MASK                  (0x1U << CRU_GATE_CON20_CLK_MAC_RX_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON20_CLK_MAC_TX_EN_SHIFT                 (9U)
#define CRU_GATE_CON20_CLK_MAC_TX_EN_MASK                  (0x1U << CRU_GATE_CON20_CLK_MAC_TX_EN_SHIFT)                 /* 0x00000200 */
#define CRU_GATE_CON20_CLK_MAC_PTPREF_EN_SHIFT             (10U)
#define CRU_GATE_CON20_CLK_MAC_PTPREF_EN_MASK              (0x1U << CRU_GATE_CON20_CLK_MAC_PTPREF_EN_SHIFT)             /* 0x00000400 */
#define CRU_GATE_CON20_CLK_GMAC_ETHERNET_OUT2IO_EN_SHIFT   (11U)
#define CRU_GATE_CON20_CLK_GMAC_ETHERNET_OUT2IO_EN_MASK    (0x1U << CRU_GATE_CON20_CLK_GMAC_ETHERNET_OUT2IO_EN_SHIFT)   /* 0x00000800 */
#define CRU_GATE_CON20_CLK_GMAC_RGMII_M0_EN_SHIFT          (12U)
#define CRU_GATE_CON20_CLK_GMAC_RGMII_M0_EN_MASK           (0x1U << CRU_GATE_CON20_CLK_GMAC_RGMII_M0_EN_SHIFT)          /* 0x00001000 */
#define CRU_GATE_CON20_CLK_GMAC_RGMII_M1_EN_SHIFT          (13U)
#define CRU_GATE_CON20_CLK_GMAC_RGMII_M1_EN_MASK           (0x1U << CRU_GATE_CON20_CLK_GMAC_RGMII_M1_EN_SHIFT)          /* 0x00002000 */
#define CRU_GATE_CON20_CLK_DDR_MON_EN_SHIFT                (15U)
#define CRU_GATE_CON20_CLK_DDR_MON_EN_MASK                 (0x1U << CRU_GATE_CON20_CLK_DDR_MON_EN_SHIFT)                /* 0x00008000 */
/* GATE_CON21 */
#define CRU_GATE_CON21_OFFSET                              (0x2D4U)
#define CRU_GATE_CON21_PCLK_PDDDR_PRE_EN_SHIFT             (0U)
#define CRU_GATE_CON21_PCLK_PDDDR_PRE_EN_MASK              (0x1U << CRU_GATE_CON21_PCLK_PDDDR_PRE_EN_SHIFT)             /* 0x00000001 */
#define CRU_GATE_CON21_PCLK_DDR_DFICTL_EN_SHIFT            (2U)
#define CRU_GATE_CON21_PCLK_DDR_DFICTL_EN_MASK             (0x1U << CRU_GATE_CON21_PCLK_DDR_DFICTL_EN_SHIFT)            /* 0x00000004 */
#define CRU_GATE_CON21_PCLK_DDR_MON_EN_SHIFT               (3U)
#define CRU_GATE_CON21_PCLK_DDR_MON_EN_MASK                (0x1U << CRU_GATE_CON21_PCLK_DDR_MON_EN_SHIFT)               /* 0x00000008 */
#define CRU_GATE_CON21_PCLK_DDR_STANDBY_EN_SHIFT           (4U)
#define CRU_GATE_CON21_PCLK_DDR_STANDBY_EN_MASK            (0x1U << CRU_GATE_CON21_PCLK_DDR_STANDBY_EN_SHIFT)           /* 0x00000010 */
#define CRU_GATE_CON21_PCLK_DDR_GRF_EN_SHIFT               (5U)
#define CRU_GATE_CON21_PCLK_DDR_GRF_EN_MASK                (0x1U << CRU_GATE_CON21_PCLK_DDR_GRF_EN_SHIFT)               /* 0x00000020 */
#define CRU_GATE_CON21_PCLK_DDR_MSCH_EN_SHIFT              (6U)
#define CRU_GATE_CON21_PCLK_DDR_MSCH_EN_MASK               (0x1U << CRU_GATE_CON21_PCLK_DDR_MSCH_EN_SHIFT)              /* 0x00000040 */
#define CRU_GATE_CON21_TMCLK_DDR_MON_EN_SHIFT              (7U)
#define CRU_GATE_CON21_TMCLK_DDR_MON_EN_MASK               (0x1U << CRU_GATE_CON21_TMCLK_DDR_MON_EN_SHIFT)              /* 0x00000080 */
#define CRU_GATE_CON21_CLK_DDRPHY_EN_SHIFT                 (8U)
#define CRU_GATE_CON21_CLK_DDRPHY_EN_MASK                  (0x1U << CRU_GATE_CON21_CLK_DDRPHY_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON21_ACLK_DDR_SPLIT_EN_SHIFT             (9U)
#define CRU_GATE_CON21_ACLK_DDR_SPLIT_EN_MASK              (0x1U << CRU_GATE_CON21_ACLK_DDR_SPLIT_EN_SHIFT)             /* 0x00000200 */
#define CRU_GATE_CON21_CLK_DDR_MSCH_EN_SHIFT               (10U)
#define CRU_GATE_CON21_CLK_DDR_MSCH_EN_MASK                (0x1U << CRU_GATE_CON21_CLK_DDR_MSCH_EN_SHIFT)               /* 0x00000400 */
#define CRU_GATE_CON21_CLK_DDR_DFICTL_EN_SHIFT             (13U)
#define CRU_GATE_CON21_CLK_DDR_DFICTL_EN_MASK              (0x1U << CRU_GATE_CON21_CLK_DDR_DFICTL_EN_SHIFT)             /* 0x00002000 */
#define CRU_GATE_CON21_CLK_DDR_STANDBY_EN_SHIFT            (14U)
#define CRU_GATE_CON21_CLK_DDR_STANDBY_EN_MASK             (0x1U << CRU_GATE_CON21_CLK_DDR_STANDBY_EN_SHIFT)            /* 0x00004000 */
#define CRU_GATE_CON21_PCLK_PDDDR_EN_SHIFT                 (15U)
#define CRU_GATE_CON21_PCLK_PDDDR_EN_MASK                  (0x1U << CRU_GATE_CON21_PCLK_PDDDR_EN_SHIFT)                 /* 0x00008000 */
/* GATE_CON22 */
#define CRU_GATE_CON22_OFFSET                              (0x2D8U)
#define CRU_GATE_CON22_ACLK_PDNPU_DIV_EN_SHIFT             (0U)
#define CRU_GATE_CON22_ACLK_PDNPU_DIV_EN_MASK              (0x1U << CRU_GATE_CON22_ACLK_PDNPU_DIV_EN_SHIFT)             /* 0x00000001 */
#define CRU_GATE_CON22_ACLK_PDNPU_NP5_EN_SHIFT             (1U)
#define CRU_GATE_CON22_ACLK_PDNPU_NP5_EN_MASK              (0x1U << CRU_GATE_CON22_ACLK_PDNPU_NP5_EN_SHIFT)             /* 0x00000002 */
#define CRU_GATE_CON22_HCLK_PDNPU_EN_SHIFT                 (2U)
#define CRU_GATE_CON22_HCLK_PDNPU_EN_MASK                  (0x1U << CRU_GATE_CON22_HCLK_PDNPU_EN_SHIFT)                 /* 0x00000004 */
#define CRU_GATE_CON22_PCLK_PDNPU_EN_SHIFT                 (3U)
#define CRU_GATE_CON22_PCLK_PDNPU_EN_MASK                  (0x1U << CRU_GATE_CON22_PCLK_PDNPU_EN_SHIFT)                 /* 0x00000008 */
#define CRU_GATE_CON22_ACLK_PDNPU_NIU_EN_SHIFT             (4U)
#define CRU_GATE_CON22_ACLK_PDNPU_NIU_EN_MASK              (0x1U << CRU_GATE_CON22_ACLK_PDNPU_NIU_EN_SHIFT)             /* 0x00000010 */
#define CRU_GATE_CON22_HCLK_PDNPU_NIU_EN_SHIFT             (5U)
#define CRU_GATE_CON22_HCLK_PDNPU_NIU_EN_MASK              (0x1U << CRU_GATE_CON22_HCLK_PDNPU_NIU_EN_SHIFT)             /* 0x00000020 */
#define CRU_GATE_CON22_PCLK_PDNPU_NIU_EN_SHIFT             (6U)
#define CRU_GATE_CON22_PCLK_PDNPU_NIU_EN_MASK              (0x1U << CRU_GATE_CON22_PCLK_PDNPU_NIU_EN_SHIFT)             /* 0x00000040 */
#define CRU_GATE_CON22_ACLK_NPU_EN_SHIFT                   (7U)
#define CRU_GATE_CON22_ACLK_NPU_EN_MASK                    (0x1U << CRU_GATE_CON22_ACLK_NPU_EN_SHIFT)                   /* 0x00000080 */
#define CRU_GATE_CON22_HCLK_NPU_EN_SHIFT                   (8U)
#define CRU_GATE_CON22_HCLK_NPU_EN_MASK                    (0x1U << CRU_GATE_CON22_HCLK_NPU_EN_SHIFT)                   /* 0x00000100 */
#define CRU_GATE_CON22_CLK_NPU_DIV_EN_SHIFT                (9U)
#define CRU_GATE_CON22_CLK_NPU_DIV_EN_MASK                 (0x1U << CRU_GATE_CON22_CLK_NPU_DIV_EN_SHIFT)                /* 0x00000200 */
#define CRU_GATE_CON22_CLK_NPU_NP5_EN_SHIFT                (10U)
#define CRU_GATE_CON22_CLK_NPU_NP5_EN_MASK                 (0x1U << CRU_GATE_CON22_CLK_NPU_NP5_EN_SHIFT)                /* 0x00000400 */
#define CRU_GATE_CON22_CLK_NPU_DIV2_EN_SHIFT               (11U)
#define CRU_GATE_CON22_CLK_NPU_DIV2_EN_MASK                (0x1U << CRU_GATE_CON22_CLK_NPU_DIV2_EN_SHIFT)               /* 0x00000800 */
#define CRU_GATE_CON22_PCLK_NPUPVTM_EN_SHIFT               (12U)
#define CRU_GATE_CON22_PCLK_NPUPVTM_EN_MASK                (0x1U << CRU_GATE_CON22_PCLK_NPUPVTM_EN_SHIFT)               /* 0x00001000 */
#define CRU_GATE_CON22_CLK_NPUPVTM_EN_SHIFT                (13U)
#define CRU_GATE_CON22_CLK_NPUPVTM_EN_MASK                 (0x1U << CRU_GATE_CON22_CLK_NPUPVTM_EN_SHIFT)                /* 0x00002000 */
#define CRU_GATE_CON22_CLK_CORE_NPUPVTM_EN_SHIFT           (14U)
#define CRU_GATE_CON22_CLK_CORE_NPUPVTM_EN_MASK            (0x1U << CRU_GATE_CON22_CLK_CORE_NPUPVTM_EN_SHIFT)           /* 0x00004000 */
/* GATE_CON23 */
#define CRU_GATE_CON23_OFFSET                              (0x2DCU)
#define CRU_GATE_CON23_PCLK_DDRPHY_EN_SHIFT                (0U)
#define CRU_GATE_CON23_PCLK_DDRPHY_EN_MASK                 (0x1U << CRU_GATE_CON23_PCLK_DDRPHY_EN_SHIFT)                /* 0x00000001 */
#define CRU_GATE_CON23_CLK1X_DDRPHY_EN_SHIFT               (1U)
#define CRU_GATE_CON23_CLK1X_DDRPHY_EN_MASK                (0x1U << CRU_GATE_CON23_CLK1X_DDRPHY_EN_SHIFT)               /* 0x00000002 */
#define CRU_GATE_CON23_PCLK_CSIPHY0_EN_SHIFT               (2U)
#define CRU_GATE_CON23_PCLK_CSIPHY0_EN_MASK                (0x1U << CRU_GATE_CON23_PCLK_CSIPHY0_EN_SHIFT)               /* 0x00000004 */
#define CRU_GATE_CON23_PCLK_CSIPHY1_EN_SHIFT               (3U)
#define CRU_GATE_CON23_PCLK_CSIPHY1_EN_MASK                (0x1U << CRU_GATE_CON23_PCLK_CSIPHY1_EN_SHIFT)               /* 0x00000008 */
#define CRU_GATE_CON23_PCLK_DSIPHY_EN_SHIFT                (4U)
#define CRU_GATE_CON23_PCLK_DSIPHY_EN_MASK                 (0x1U << CRU_GATE_CON23_PCLK_DSIPHY_EN_SHIFT)                /* 0x00000010 */
#define CRU_GATE_CON23_MIPICSI_CLK_OUT2IO_DIV_EN_SHIFT     (5U)
#define CRU_GATE_CON23_MIPICSI_CLK_OUT2IO_DIV_EN_MASK      (0x1U << CRU_GATE_CON23_MIPICSI_CLK_OUT2IO_DIV_EN_SHIFT)     /* 0x00000020 */
#define CRU_GATE_CON23_MIPICSI_CLK_OUT2IO_FRACDIV_EN_SHIFT (6U)
#define CRU_GATE_CON23_MIPICSI_CLK_OUT2IO_FRACDIV_EN_MASK  (0x1U << CRU_GATE_CON23_MIPICSI_CLK_OUT2IO_FRACDIV_EN_SHIFT) /* 0x00000040 */
#define CRU_GATE_CON23_MIPICSI_CLK_OUT2IO_EN_SHIFT         (7U)
#define CRU_GATE_CON23_MIPICSI_CLK_OUT2IO_EN_MASK          (0x1U << CRU_GATE_CON23_MIPICSI_CLK_OUT2IO_EN_SHIFT)         /* 0x00000080 */
#define CRU_GATE_CON23_PCLK_PDTOP_EN_SHIFT                 (8U)
#define CRU_GATE_CON23_PCLK_PDTOP_EN_MASK                  (0x1U << CRU_GATE_CON23_PCLK_PDTOP_EN_SHIFT)                 /* 0x00000100 */
#define CRU_GATE_CON23_PCLK_TOPNIU_EN_SHIFT                (9U)
#define CRU_GATE_CON23_PCLK_TOPNIU_EN_MASK                 (0x1U << CRU_GATE_CON23_PCLK_TOPNIU_EN_SHIFT)                /* 0x00000200 */
#define CRU_GATE_CON23_PCLK_TOPCRU_EN_SHIFT                (10U)
#define CRU_GATE_CON23_PCLK_TOPCRU_EN_MASK                 (0x1U << CRU_GATE_CON23_PCLK_TOPCRU_EN_SHIFT)                /* 0x00000400 */
#define CRU_GATE_CON23_PCLK_TOPGRF_EN_SHIFT                (11U)
#define CRU_GATE_CON23_PCLK_TOPGRF_EN_MASK                 (0x1U << CRU_GATE_CON23_PCLK_TOPGRF_EN_SHIFT)                /* 0x00000800 */
#define CRU_GATE_CON23_PCLK_CPUEMADET_EN_SHIFT             (12U)
#define CRU_GATE_CON23_PCLK_CPUEMADET_EN_MASK              (0x1U << CRU_GATE_CON23_PCLK_CPUEMADET_EN_SHIFT)             /* 0x00001000 */
#define CRU_GATE_CON23_CLK_TESTOUT_EN_SHIFT                (13U)
#define CRU_GATE_CON23_CLK_TESTOUT_EN_MASK                 (0x1U << CRU_GATE_CON23_CLK_TESTOUT_EN_SHIFT)                /* 0x00002000 */
/* GATE_CON24 */
#define CRU_GATE_CON24_OFFSET                              (0x2E0U)
#define CRU_GATE_CON24_PCLK_CPU_TSADC_EN_SHIFT             (0U)
#define CRU_GATE_CON24_PCLK_CPU_TSADC_EN_MASK              (0x1U << CRU_GATE_CON24_PCLK_CPU_TSADC_EN_SHIFT)             /* 0x00000001 */
#define CRU_GATE_CON24_CLK_CPU_TSADC_EN_SHIFT              (1U)
#define CRU_GATE_CON24_CLK_CPU_TSADC_EN_MASK               (0x1U << CRU_GATE_CON24_CLK_CPU_TSADC_EN_SHIFT)              /* 0x00000002 */
#define CRU_GATE_CON24_CLK_CPU_TSADCPHY_EN_SHIFT           (2U)
#define CRU_GATE_CON24_CLK_CPU_TSADCPHY_EN_MASK            (0x1U << CRU_GATE_CON24_CLK_CPU_TSADCPHY_EN_SHIFT)           /* 0x00000004 */
#define CRU_GATE_CON24_PCLK_NPU_TSADC_EN_SHIFT             (3U)
#define CRU_GATE_CON24_PCLK_NPU_TSADC_EN_MASK              (0x1U << CRU_GATE_CON24_PCLK_NPU_TSADC_EN_SHIFT)             /* 0x00000008 */
#define CRU_GATE_CON24_CLK_NPU_TSADC_EN_SHIFT              (4U)
#define CRU_GATE_CON24_CLK_NPU_TSADC_EN_MASK               (0x1U << CRU_GATE_CON24_CLK_NPU_TSADC_EN_SHIFT)              /* 0x00000010 */
#define CRU_GATE_CON24_CLK_NPU_TSADCPHY_EN_SHIFT           (5U)
#define CRU_GATE_CON24_CLK_NPU_TSADCPHY_EN_MASK            (0x1U << CRU_GATE_CON24_CLK_NPU_TSADCPHY_EN_SHIFT)           /* 0x00000020 */
#define CRU_GATE_CON24_CLK_NPU_MCU_NIU_EN_SHIFT            (6U)
#define CRU_GATE_CON24_CLK_NPU_MCU_NIU_EN_MASK             (0x1U << CRU_GATE_CON24_CLK_NPU_MCU_NIU_EN_SHIFT)            /* 0x00000040 */
/* SOFTRST_CON00 */
#define CRU_SOFTRST_CON00_OFFSET                           (0x300U)
#define CRU_SOFTRST_CON00_NCOREPORESET0_SHIFT              (0U)
#define CRU_SOFTRST_CON00_NCOREPORESET0_MASK               (0x1U << CRU_SOFTRST_CON00_NCOREPORESET0_SHIFT)              /* 0x00000001 */
#define CRU_SOFTRST_CON00_NCOREPORESET1_SHIFT              (1U)
#define CRU_SOFTRST_CON00_NCOREPORESET1_MASK               (0x1U << CRU_SOFTRST_CON00_NCOREPORESET1_SHIFT)              /* 0x00000002 */
#define CRU_SOFTRST_CON00_NCOREPORESET2_SHIFT              (2U)
#define CRU_SOFTRST_CON00_NCOREPORESET2_MASK               (0x1U << CRU_SOFTRST_CON00_NCOREPORESET2_SHIFT)              /* 0x00000004 */
#define CRU_SOFTRST_CON00_NCOREPORESET3_SHIFT              (3U)
#define CRU_SOFTRST_CON00_NCOREPORESET3_MASK               (0x1U << CRU_SOFTRST_CON00_NCOREPORESET3_SHIFT)              /* 0x00000008 */
#define CRU_SOFTRST_CON00_NCORESET0_SHIFT                  (4U)
#define CRU_SOFTRST_CON00_NCORESET0_MASK                   (0x1U << CRU_SOFTRST_CON00_NCORESET0_SHIFT)                  /* 0x00000010 */
#define CRU_SOFTRST_CON00_NCORESET1_SHIFT                  (5U)
#define CRU_SOFTRST_CON00_NCORESET1_MASK                   (0x1U << CRU_SOFTRST_CON00_NCORESET1_SHIFT)                  /* 0x00000020 */
#define CRU_SOFTRST_CON00_NCORESET2_SHIFT                  (6U)
#define CRU_SOFTRST_CON00_NCORESET2_MASK                   (0x1U << CRU_SOFTRST_CON00_NCORESET2_SHIFT)                  /* 0x00000040 */
#define CRU_SOFTRST_CON00_NCORESET3_SHIFT                  (7U)
#define CRU_SOFTRST_CON00_NCORESET3_MASK                   (0x1U << CRU_SOFTRST_CON00_NCORESET3_SHIFT)                  /* 0x00000080 */
#define CRU_SOFTRST_CON00_NDBGRESET0_SHIFT                 (8U)
#define CRU_SOFTRST_CON00_NDBGRESET0_MASK                  (0x1U << CRU_SOFTRST_CON00_NDBGRESET0_SHIFT)                 /* 0x00000100 */
#define CRU_SOFTRST_CON00_NDBGRESET1_SHIFT                 (9U)
#define CRU_SOFTRST_CON00_NDBGRESET1_MASK                  (0x1U << CRU_SOFTRST_CON00_NDBGRESET1_SHIFT)                 /* 0x00000200 */
#define CRU_SOFTRST_CON00_NDBGRESET2_SHIFT                 (10U)
#define CRU_SOFTRST_CON00_NDBGRESET2_MASK                  (0x1U << CRU_SOFTRST_CON00_NDBGRESET2_SHIFT)                 /* 0x00000400 */
#define CRU_SOFTRST_CON00_NDBGRESET3_SHIFT                 (11U)
#define CRU_SOFTRST_CON00_NDBGRESET3_MASK                  (0x1U << CRU_SOFTRST_CON00_NDBGRESET3_SHIFT)                 /* 0x00000800 */
#define CRU_SOFTRST_CON00_NL2RESET_SHIFT                   (12U)
#define CRU_SOFTRST_CON00_NL2RESET_MASK                    (0x1U << CRU_SOFTRST_CON00_NL2RESET_SHIFT)                   /* 0x00001000 */
#define CRU_SOFTRST_CON00_ARESETN_CORE_NIU_SHIFT           (13U)
#define CRU_SOFTRST_CON00_ARESETN_CORE_NIU_MASK            (0x1U << CRU_SOFTRST_CON00_ARESETN_CORE_NIU_SHIFT)           /* 0x00002000 */
#define CRU_SOFTRST_CON00_PRESETN_DBG_DAPLITE_SHIFT        (14U)
#define CRU_SOFTRST_CON00_PRESETN_DBG_DAPLITE_MASK         (0x1U << CRU_SOFTRST_CON00_PRESETN_DBG_DAPLITE_SHIFT)        /* 0x00004000 */
#define CRU_SOFTRST_CON00_PRESETN_DAPLITE_SHIFT            (15U)
#define CRU_SOFTRST_CON00_PRESETN_DAPLITE_MASK             (0x1U << CRU_SOFTRST_CON00_PRESETN_DAPLITE_SHIFT)            /* 0x00008000 */
/* SOFTRST_CON01 */
#define CRU_SOFTRST_CON01_OFFSET                           (0x304U)
#define CRU_SOFTRST_CON01_ARESETN_PDBUS_NIU1_SHIFT         (0U)
#define CRU_SOFTRST_CON01_ARESETN_PDBUS_NIU1_MASK          (0x1U << CRU_SOFTRST_CON01_ARESETN_PDBUS_NIU1_SHIFT)         /* 0x00000001 */
#define CRU_SOFTRST_CON01_HRESETN_PDBUS_NIU1_SHIFT         (1U)
#define CRU_SOFTRST_CON01_HRESETN_PDBUS_NIU1_MASK          (0x1U << CRU_SOFTRST_CON01_HRESETN_PDBUS_NIU1_SHIFT)         /* 0x00000002 */
#define CRU_SOFTRST_CON01_PRESETN_PDBUS_NIU1_SHIFT         (2U)
#define CRU_SOFTRST_CON01_PRESETN_PDBUS_NIU1_MASK          (0x1U << CRU_SOFTRST_CON01_PRESETN_PDBUS_NIU1_SHIFT)         /* 0x00000004 */
#define CRU_SOFTRST_CON01_ARESETN_PDBUS_NIU2_SHIFT         (3U)
#define CRU_SOFTRST_CON01_ARESETN_PDBUS_NIU2_MASK          (0x1U << CRU_SOFTRST_CON01_ARESETN_PDBUS_NIU2_SHIFT)         /* 0x00000008 */
#define CRU_SOFTRST_CON01_HRESETN_PDBUS_NIU2_SHIFT         (4U)
#define CRU_SOFTRST_CON01_HRESETN_PDBUS_NIU2_MASK          (0x1U << CRU_SOFTRST_CON01_HRESETN_PDBUS_NIU2_SHIFT)         /* 0x00000010 */
#define CRU_SOFTRST_CON01_ARESETN_PDBUS_NIU3_SHIFT         (5U)
#define CRU_SOFTRST_CON01_ARESETN_PDBUS_NIU3_MASK          (0x1U << CRU_SOFTRST_CON01_ARESETN_PDBUS_NIU3_SHIFT)         /* 0x00000020 */
#define CRU_SOFTRST_CON01_HRESETN_PDBUS_NIU3_SHIFT         (6U)
#define CRU_SOFTRST_CON01_HRESETN_PDBUS_NIU3_MASK          (0x1U << CRU_SOFTRST_CON01_HRESETN_PDBUS_NIU3_SHIFT)         /* 0x00000040 */
#define CRU_SOFTRST_CON01_ARESETN_PDBUS_HOLD_NIU1_SHIFT    (7U)
#define CRU_SOFTRST_CON01_ARESETN_PDBUS_HOLD_NIU1_MASK     (0x1U << CRU_SOFTRST_CON01_ARESETN_PDBUS_HOLD_NIU1_SHIFT)    /* 0x00000080 */
#define CRU_SOFTRST_CON01_PRESETN_DBG_NIU_SHIFT            (8U)
#define CRU_SOFTRST_CON01_PRESETN_DBG_NIU_MASK             (0x1U << CRU_SOFTRST_CON01_PRESETN_DBG_NIU_SHIFT)            /* 0x00000100 */
#define CRU_SOFTRST_CON01_HRESETN_PDCORE_NIU_SHIFT         (9U)
#define CRU_SOFTRST_CON01_HRESETN_PDCORE_NIU_MASK          (0x1U << CRU_SOFTRST_CON01_HRESETN_PDCORE_NIU_SHIFT)         /* 0x00000200 */
#define CRU_SOFTRST_CON01_RESETN_MCU_NIU_SHIFT             (10U)
#define CRU_SOFTRST_CON01_RESETN_MCU_NIU_MASK              (0x1U << CRU_SOFTRST_CON01_RESETN_MCU_NIU_SHIFT)             /* 0x00000400 */
#define CRU_SOFTRST_CON01_ARESETN_DCF_SHIFT                (13U)
#define CRU_SOFTRST_CON01_ARESETN_DCF_MASK                 (0x1U << CRU_SOFTRST_CON01_ARESETN_DCF_SHIFT)                /* 0x00002000 */
#define CRU_SOFTRST_CON01_PRESETN_DCF_SHIFT                (14U)
#define CRU_SOFTRST_CON01_PRESETN_DCF_MASK                 (0x1U << CRU_SOFTRST_CON01_PRESETN_DCF_SHIFT)                /* 0x00004000 */
#define CRU_SOFTRST_CON01_ARESETN_SYSTEM_SRAM_SHIFT        (15U)
#define CRU_SOFTRST_CON01_ARESETN_SYSTEM_SRAM_MASK         (0x1U << CRU_SOFTRST_CON01_ARESETN_SYSTEM_SRAM_SHIFT)        /* 0x00008000 */
/* SOFTRST_CON02 */
#define CRU_SOFTRST_CON02_OFFSET                           (0x308U)
#define CRU_SOFTRST_CON02_PRESETN_I2C1_SHIFT               (0U)
#define CRU_SOFTRST_CON02_PRESETN_I2C1_MASK                (0x1U << CRU_SOFTRST_CON02_PRESETN_I2C1_SHIFT)               /* 0x00000001 */
#define CRU_SOFTRST_CON02_RESETN_I2C1_SHIFT                (1U)
#define CRU_SOFTRST_CON02_RESETN_I2C1_MASK                 (0x1U << CRU_SOFTRST_CON02_RESETN_I2C1_SHIFT)                /* 0x00000002 */
#define CRU_SOFTRST_CON02_PRESETN_I2C3_SHIFT               (2U)
#define CRU_SOFTRST_CON02_PRESETN_I2C3_MASK                (0x1U << CRU_SOFTRST_CON02_PRESETN_I2C3_SHIFT)               /* 0x00000004 */
#define CRU_SOFTRST_CON02_RESETN_I2C3_SHIFT                (3U)
#define CRU_SOFTRST_CON02_RESETN_I2C3_MASK                 (0x1U << CRU_SOFTRST_CON02_RESETN_I2C3_SHIFT)                /* 0x00000008 */
#define CRU_SOFTRST_CON02_PRESETN_I2C4_SHIFT               (4U)
#define CRU_SOFTRST_CON02_PRESETN_I2C4_MASK                (0x1U << CRU_SOFTRST_CON02_PRESETN_I2C4_SHIFT)               /* 0x00000010 */
#define CRU_SOFTRST_CON02_RESETN_I2C4_SHIFT                (5U)
#define CRU_SOFTRST_CON02_RESETN_I2C4_MASK                 (0x1U << CRU_SOFTRST_CON02_RESETN_I2C4_SHIFT)                /* 0x00000020 */
#define CRU_SOFTRST_CON02_PRESETN_I2C5_SHIFT               (6U)
#define CRU_SOFTRST_CON02_PRESETN_I2C5_MASK                (0x1U << CRU_SOFTRST_CON02_PRESETN_I2C5_SHIFT)               /* 0x00000040 */
#define CRU_SOFTRST_CON02_RESETN_I2C5_SHIFT                (7U)
#define CRU_SOFTRST_CON02_RESETN_I2C5_MASK                 (0x1U << CRU_SOFTRST_CON02_RESETN_I2C5_SHIFT)                /* 0x00000080 */
#define CRU_SOFTRST_CON02_PRESETN_SPI1_SHIFT               (8U)
#define CRU_SOFTRST_CON02_PRESETN_SPI1_MASK                (0x1U << CRU_SOFTRST_CON02_PRESETN_SPI1_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON02_RESETN_SPI1_SHIFT                (9U)
#define CRU_SOFTRST_CON02_RESETN_SPI1_MASK                 (0x1U << CRU_SOFTRST_CON02_RESETN_SPI1_SHIFT)                /* 0x00000200 */
#define CRU_SOFTRST_CON02_RESETN_MCU_CORE_SHIFT            (10U)
#define CRU_SOFTRST_CON02_RESETN_MCU_CORE_MASK             (0x1U << CRU_SOFTRST_CON02_RESETN_MCU_CORE_SHIFT)            /* 0x00000400 */
#define CRU_SOFTRST_CON02_PRESETN_PWM2_SHIFT               (12U)
#define CRU_SOFTRST_CON02_PRESETN_PWM2_MASK                (0x1U << CRU_SOFTRST_CON02_PRESETN_PWM2_SHIFT)               /* 0x00001000 */
#define CRU_SOFTRST_CON02_RESETN_PWM2_SHIFT                (13U)
#define CRU_SOFTRST_CON02_RESETN_PWM2_MASK                 (0x1U << CRU_SOFTRST_CON02_RESETN_PWM2_SHIFT)                /* 0x00002000 */
#define CRU_SOFTRST_CON02_ARESETN_SPINLOCK_SHIFT           (14U)
#define CRU_SOFTRST_CON02_ARESETN_SPINLOCK_MASK            (0x1U << CRU_SOFTRST_CON02_ARESETN_SPINLOCK_SHIFT)           /* 0x00004000 */
/* SOFTRST_CON03 */
#define CRU_SOFTRST_CON03_OFFSET                           (0x30CU)
#define CRU_SOFTRST_CON03_PRESETN_UART0_SHIFT              (0U)
#define CRU_SOFTRST_CON03_PRESETN_UART0_MASK               (0x1U << CRU_SOFTRST_CON03_PRESETN_UART0_SHIFT)              /* 0x00000001 */
#define CRU_SOFTRST_CON03_SRESETN_UART0_SHIFT              (1U)
#define CRU_SOFTRST_CON03_SRESETN_UART0_MASK               (0x1U << CRU_SOFTRST_CON03_SRESETN_UART0_SHIFT)              /* 0x00000002 */
#define CRU_SOFTRST_CON03_PRESETN_UART2_SHIFT              (2U)
#define CRU_SOFTRST_CON03_PRESETN_UART2_MASK               (0x1U << CRU_SOFTRST_CON03_PRESETN_UART2_SHIFT)              /* 0x00000004 */
#define CRU_SOFTRST_CON03_SRESETN_UART2_SHIFT              (3U)
#define CRU_SOFTRST_CON03_SRESETN_UART2_MASK               (0x1U << CRU_SOFTRST_CON03_SRESETN_UART2_SHIFT)              /* 0x00000008 */
#define CRU_SOFTRST_CON03_PRESETN_UART3_SHIFT              (4U)
#define CRU_SOFTRST_CON03_PRESETN_UART3_MASK               (0x1U << CRU_SOFTRST_CON03_PRESETN_UART3_SHIFT)              /* 0x00000010 */
#define CRU_SOFTRST_CON03_SRESETN_UART3_SHIFT              (5U)
#define CRU_SOFTRST_CON03_SRESETN_UART3_MASK               (0x1U << CRU_SOFTRST_CON03_SRESETN_UART3_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON03_PRESETN_UART4_SHIFT              (6U)
#define CRU_SOFTRST_CON03_PRESETN_UART4_MASK               (0x1U << CRU_SOFTRST_CON03_PRESETN_UART4_SHIFT)              /* 0x00000040 */
#define CRU_SOFTRST_CON03_SRESETN_UART4_SHIFT              (7U)
#define CRU_SOFTRST_CON03_SRESETN_UART4_MASK               (0x1U << CRU_SOFTRST_CON03_SRESETN_UART4_SHIFT)              /* 0x00000080 */
#define CRU_SOFTRST_CON03_PRESETN_UART5_SHIFT              (8U)
#define CRU_SOFTRST_CON03_PRESETN_UART5_MASK               (0x1U << CRU_SOFTRST_CON03_PRESETN_UART5_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON03_SRESETN_UART5_SHIFT              (9U)
#define CRU_SOFTRST_CON03_SRESETN_UART5_MASK               (0x1U << CRU_SOFTRST_CON03_SRESETN_UART5_SHIFT)              /* 0x00000200 */
#define CRU_SOFTRST_CON03_PRESETN_WDT_SHIFT                (10U)
#define CRU_SOFTRST_CON03_PRESETN_WDT_MASK                 (0x1U << CRU_SOFTRST_CON03_PRESETN_WDT_SHIFT)                /* 0x00000400 */
#define CRU_SOFTRST_CON03_PRESETN_SARADC_SHIFT             (11U)
#define CRU_SOFTRST_CON03_PRESETN_SARADC_MASK              (0x1U << CRU_SOFTRST_CON03_PRESETN_SARADC_SHIFT)             /* 0x00000800 */
#define CRU_SOFTRST_CON03_PRESETN_GRF_SHIFT                (13U)
#define CRU_SOFTRST_CON03_PRESETN_GRF_MASK                 (0x1U << CRU_SOFTRST_CON03_PRESETN_GRF_SHIFT)                /* 0x00002000 */
#define CRU_SOFTRST_CON03_PRESETN_TIMER_SHIFT              (14U)
#define CRU_SOFTRST_CON03_PRESETN_TIMER_MASK               (0x1U << CRU_SOFTRST_CON03_PRESETN_TIMER_SHIFT)              /* 0x00004000 */
#define CRU_SOFTRST_CON03_PRESETN_MAILBOX_SHIFT            (15U)
#define CRU_SOFTRST_CON03_PRESETN_MAILBOX_MASK             (0x1U << CRU_SOFTRST_CON03_PRESETN_MAILBOX_SHIFT)            /* 0x00008000 */
/* SOFTRST_CON04 */
#define CRU_SOFTRST_CON04_OFFSET                           (0x310U)
#define CRU_SOFTRST_CON04_RESETN_TIMER0_SHIFT              (0U)
#define CRU_SOFTRST_CON04_RESETN_TIMER0_MASK               (0x1U << CRU_SOFTRST_CON04_RESETN_TIMER0_SHIFT)              /* 0x00000001 */
#define CRU_SOFTRST_CON04_RESETN_TIMER1_SHIFT              (1U)
#define CRU_SOFTRST_CON04_RESETN_TIMER1_MASK               (0x1U << CRU_SOFTRST_CON04_RESETN_TIMER1_SHIFT)              /* 0x00000002 */
#define CRU_SOFTRST_CON04_RESETN_TIMER2_SHIFT              (2U)
#define CRU_SOFTRST_CON04_RESETN_TIMER2_MASK               (0x1U << CRU_SOFTRST_CON04_RESETN_TIMER2_SHIFT)              /* 0x00000004 */
#define CRU_SOFTRST_CON04_RESETN_TIMER3_SHIFT              (3U)
#define CRU_SOFTRST_CON04_RESETN_TIMER3_MASK               (0x1U << CRU_SOFTRST_CON04_RESETN_TIMER3_SHIFT)              /* 0x00000008 */
#define CRU_SOFTRST_CON04_RESETN_TIMER4_SHIFT              (4U)
#define CRU_SOFTRST_CON04_RESETN_TIMER4_MASK               (0x1U << CRU_SOFTRST_CON04_RESETN_TIMER4_SHIFT)              /* 0x00000010 */
#define CRU_SOFTRST_CON04_RESETN_TIMER5_SHIFT              (5U)
#define CRU_SOFTRST_CON04_RESETN_TIMER5_MASK               (0x1U << CRU_SOFTRST_CON04_RESETN_TIMER5_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON04_PRESETN_INTMUX_SHIFT             (6U)
#define CRU_SOFTRST_CON04_PRESETN_INTMUX_MASK              (0x1U << CRU_SOFTRST_CON04_PRESETN_INTMUX_SHIFT)             /* 0x00000040 */
#define CRU_SOFTRST_CON04_PRESETN_GPIO1_SHIFT              (8U)
#define CRU_SOFTRST_CON04_PRESETN_GPIO1_MASK               (0x1U << CRU_SOFTRST_CON04_PRESETN_GPIO1_SHIFT)              /* 0x00000100 */
#define CRU_SOFTRST_CON04_DBRESETN_GPIO1_SHIFT             (9U)
#define CRU_SOFTRST_CON04_DBRESETN_GPIO1_MASK              (0x1U << CRU_SOFTRST_CON04_DBRESETN_GPIO1_SHIFT)             /* 0x00000200 */
#define CRU_SOFTRST_CON04_PRESETN_GPIO2_SHIFT              (10U)
#define CRU_SOFTRST_CON04_PRESETN_GPIO2_MASK               (0x1U << CRU_SOFTRST_CON04_PRESETN_GPIO2_SHIFT)              /* 0x00000400 */
#define CRU_SOFTRST_CON04_DBRESETN_GPIO2_SHIFT             (11U)
#define CRU_SOFTRST_CON04_DBRESETN_GPIO2_MASK              (0x1U << CRU_SOFTRST_CON04_DBRESETN_GPIO2_SHIFT)             /* 0x00000800 */
#define CRU_SOFTRST_CON04_PRESETN_GPIO3_SHIFT              (12U)
#define CRU_SOFTRST_CON04_PRESETN_GPIO3_MASK               (0x1U << CRU_SOFTRST_CON04_PRESETN_GPIO3_SHIFT)              /* 0x00001000 */
#define CRU_SOFTRST_CON04_DBRESETN_GPIO3_SHIFT             (13U)
#define CRU_SOFTRST_CON04_DBRESETN_GPIO3_MASK              (0x1U << CRU_SOFTRST_CON04_DBRESETN_GPIO3_SHIFT)             /* 0x00002000 */
#define CRU_SOFTRST_CON04_PRESETN_GPIO4_SHIFT              (14U)
#define CRU_SOFTRST_CON04_PRESETN_GPIO4_MASK               (0x1U << CRU_SOFTRST_CON04_PRESETN_GPIO4_SHIFT)              /* 0x00004000 */
#define CRU_SOFTRST_CON04_DBRESETN_GPIO4_SHIFT             (15U)
#define CRU_SOFTRST_CON04_DBRESETN_GPIO4_MASK              (0x1U << CRU_SOFTRST_CON04_DBRESETN_GPIO4_SHIFT)             /* 0x00008000 */
/* SOFTRST_CON05 */
#define CRU_SOFTRST_CON05_OFFSET                           (0x314U)
#define CRU_SOFTRST_CON05_PRESETN_CAN_SHIFT                (0U)
#define CRU_SOFTRST_CON05_PRESETN_CAN_MASK                 (0x1U << CRU_SOFTRST_CON05_PRESETN_CAN_SHIFT)                /* 0x00000001 */
#define CRU_SOFTRST_CON05_RESETN_CAN_SHIFT                 (1U)
#define CRU_SOFTRST_CON05_RESETN_CAN_MASK                  (0x1U << CRU_SOFTRST_CON05_RESETN_CAN_SHIFT)                 /* 0x00000002 */
#define CRU_SOFTRST_CON05_ARESETN_DECOM_SHIFT              (5U)
#define CRU_SOFTRST_CON05_ARESETN_DECOM_MASK               (0x1U << CRU_SOFTRST_CON05_ARESETN_DECOM_SHIFT)              /* 0x00000020 */
#define CRU_SOFTRST_CON05_PRESETN_DECOM_SHIFT              (6U)
#define CRU_SOFTRST_CON05_PRESETN_DECOM_MASK               (0x1U << CRU_SOFTRST_CON05_PRESETN_DECOM_SHIFT)              /* 0x00000040 */
#define CRU_SOFTRST_CON05_DRESETN_DECOM_SHIFT              (7U)
#define CRU_SOFTRST_CON05_DRESETN_DECOM_MASK               (0x1U << CRU_SOFTRST_CON05_DRESETN_DECOM_SHIFT)              /* 0x00000080 */
#define CRU_SOFTRST_CON05_ARESETN_PDCRYPT_NIU_SHIFT        (8U)
#define CRU_SOFTRST_CON05_ARESETN_PDCRYPT_NIU_MASK         (0x1U << CRU_SOFTRST_CON05_ARESETN_PDCRYPT_NIU_SHIFT)        /* 0x00000100 */
#define CRU_SOFTRST_CON05_HRESETN_PDCRYPT_NIU_SHIFT        (9U)
#define CRU_SOFTRST_CON05_HRESETN_PDCRYPT_NIU_MASK         (0x1U << CRU_SOFTRST_CON05_HRESETN_PDCRYPT_NIU_SHIFT)        /* 0x00000200 */
#define CRU_SOFTRST_CON05_ARESETN_CRYPTO_SHIFT             (10U)
#define CRU_SOFTRST_CON05_ARESETN_CRYPTO_MASK              (0x1U << CRU_SOFTRST_CON05_ARESETN_CRYPTO_SHIFT)             /* 0x00000400 */
#define CRU_SOFTRST_CON05_HRESETN_CRYPTO_SHIFT             (11U)
#define CRU_SOFTRST_CON05_HRESETN_CRYPTO_MASK              (0x1U << CRU_SOFTRST_CON05_HRESETN_CRYPTO_SHIFT)             /* 0x00000800 */
#define CRU_SOFTRST_CON05_RESETN_CRYPTO_CORE_SHIFT         (12U)
#define CRU_SOFTRST_CON05_RESETN_CRYPTO_CORE_MASK          (0x1U << CRU_SOFTRST_CON05_RESETN_CRYPTO_CORE_SHIFT)         /* 0x00001000 */
#define CRU_SOFTRST_CON05_RESETN_CRYPTO_PKA_SHIFT          (13U)
#define CRU_SOFTRST_CON05_RESETN_CRYPTO_PKA_MASK           (0x1U << CRU_SOFTRST_CON05_RESETN_CRYPTO_PKA_SHIFT)          /* 0x00002000 */
#define CRU_SOFTRST_CON05_PRESETN_SGRF_SHIFT               (15U)
#define CRU_SOFTRST_CON05_PRESETN_SGRF_MASK                (0x1U << CRU_SOFTRST_CON05_PRESETN_SGRF_SHIFT)               /* 0x00008000 */
/* SOFTRST_CON06 */
#define CRU_SOFTRST_CON06_OFFSET                           (0x318U)
#define CRU_SOFTRST_CON06_HRESETN_PDAUDIO_NIU_SHIFT        (0U)
#define CRU_SOFTRST_CON06_HRESETN_PDAUDIO_NIU_MASK         (0x1U << CRU_SOFTRST_CON06_HRESETN_PDAUDIO_NIU_SHIFT)        /* 0x00000001 */
#define CRU_SOFTRST_CON06_PRESETN_PDAUDIO_NIU_SHIFT        (1U)
#define CRU_SOFTRST_CON06_PRESETN_PDAUDIO_NIU_MASK         (0x1U << CRU_SOFTRST_CON06_PRESETN_PDAUDIO_NIU_SHIFT)        /* 0x00000002 */
#define CRU_SOFTRST_CON06_HRESETN_I2S0_SHIFT               (2U)
#define CRU_SOFTRST_CON06_HRESETN_I2S0_MASK                (0x1U << CRU_SOFTRST_CON06_HRESETN_I2S0_SHIFT)               /* 0x00000004 */
#define CRU_SOFTRST_CON06_MRESETN_I2S0_TX_SHIFT            (3U)
#define CRU_SOFTRST_CON06_MRESETN_I2S0_TX_MASK             (0x1U << CRU_SOFTRST_CON06_MRESETN_I2S0_TX_SHIFT)            /* 0x00000008 */
#define CRU_SOFTRST_CON06_MRESETN_I2S0_RX_SHIFT            (4U)
#define CRU_SOFTRST_CON06_MRESETN_I2S0_RX_MASK             (0x1U << CRU_SOFTRST_CON06_MRESETN_I2S0_RX_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON06_HRESETN_I2S1_SHIFT               (5U)
#define CRU_SOFTRST_CON06_HRESETN_I2S1_MASK                (0x1U << CRU_SOFTRST_CON06_HRESETN_I2S1_SHIFT)               /* 0x00000020 */
#define CRU_SOFTRST_CON06_MRESETN_I2S1_SHIFT               (6U)
#define CRU_SOFTRST_CON06_MRESETN_I2S1_MASK                (0x1U << CRU_SOFTRST_CON06_MRESETN_I2S1_SHIFT)               /* 0x00000040 */
#define CRU_SOFTRST_CON06_HRESETN_I2S2_SHIFT               (7U)
#define CRU_SOFTRST_CON06_HRESETN_I2S2_MASK                (0x1U << CRU_SOFTRST_CON06_HRESETN_I2S2_SHIFT)               /* 0x00000080 */
#define CRU_SOFTRST_CON06_MRESETN_I2S2_SHIFT               (8U)
#define CRU_SOFTRST_CON06_MRESETN_I2S2_MASK                (0x1U << CRU_SOFTRST_CON06_MRESETN_I2S2_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON06_HRESETN_PDM_SHIFT                (9U)
#define CRU_SOFTRST_CON06_HRESETN_PDM_MASK                 (0x1U << CRU_SOFTRST_CON06_HRESETN_PDM_SHIFT)                /* 0x00000200 */
#define CRU_SOFTRST_CON06_MRESETN_PDM_SHIFT                (10U)
#define CRU_SOFTRST_CON06_MRESETN_PDM_MASK                 (0x1U << CRU_SOFTRST_CON06_MRESETN_PDM_SHIFT)                /* 0x00000400 */
#define CRU_SOFTRST_CON06_HRESETN_AUDPWM_SHIFT             (11U)
#define CRU_SOFTRST_CON06_HRESETN_AUDPWM_MASK              (0x1U << CRU_SOFTRST_CON06_HRESETN_AUDPWM_SHIFT)             /* 0x00000800 */
#define CRU_SOFTRST_CON06_SRESETN_AUDPWM_SHIFT             (12U)
#define CRU_SOFTRST_CON06_SRESETN_AUDPWM_MASK              (0x1U << CRU_SOFTRST_CON06_SRESETN_AUDPWM_SHIFT)             /* 0x00001000 */
#define CRU_SOFTRST_CON06_PRESETN_ACDCDIG_SHIFT            (13U)
#define CRU_SOFTRST_CON06_PRESETN_ACDCDIG_MASK             (0x1U << CRU_SOFTRST_CON06_PRESETN_ACDCDIG_SHIFT)            /* 0x00002000 */
#define CRU_SOFTRST_CON06_RESETN_ACDCDIG_SHIFT             (14U)
#define CRU_SOFTRST_CON06_RESETN_ACDCDIG_MASK              (0x1U << CRU_SOFTRST_CON06_RESETN_ACDCDIG_SHIFT)             /* 0x00004000 */
/* SOFTRST_CON07 */
#define CRU_SOFTRST_CON07_OFFSET                           (0x31CU)
#define CRU_SOFTRST_CON07_ARESETN_PDVEPU_NIU_SHIFT         (0U)
#define CRU_SOFTRST_CON07_ARESETN_PDVEPU_NIU_MASK          (0x1U << CRU_SOFTRST_CON07_ARESETN_PDVEPU_NIU_SHIFT)         /* 0x00000001 */
#define CRU_SOFTRST_CON07_HRESETN_PDVEPU_NIU_SHIFT         (1U)
#define CRU_SOFTRST_CON07_HRESETN_PDVEPU_NIU_MASK          (0x1U << CRU_SOFTRST_CON07_HRESETN_PDVEPU_NIU_SHIFT)         /* 0x00000002 */
#define CRU_SOFTRST_CON07_ARESETN_VENC_SHIFT               (2U)
#define CRU_SOFTRST_CON07_ARESETN_VENC_MASK                (0x1U << CRU_SOFTRST_CON07_ARESETN_VENC_SHIFT)               /* 0x00000004 */
#define CRU_SOFTRST_CON07_HRESETN_VENC_SHIFT               (3U)
#define CRU_SOFTRST_CON07_HRESETN_VENC_MASK                (0x1U << CRU_SOFTRST_CON07_HRESETN_VENC_SHIFT)               /* 0x00000008 */
#define CRU_SOFTRST_CON07_RESETN_VENC_CORE_SHIFT           (4U)
#define CRU_SOFTRST_CON07_RESETN_VENC_CORE_MASK            (0x1U << CRU_SOFTRST_CON07_RESETN_VENC_CORE_SHIFT)           /* 0x00000010 */
#define CRU_SOFTRST_CON07_ARESETN_PDVDEC_NIU_SHIFT         (5U)
#define CRU_SOFTRST_CON07_ARESETN_PDVDEC_NIU_MASK          (0x1U << CRU_SOFTRST_CON07_ARESETN_PDVDEC_NIU_SHIFT)         /* 0x00000020 */
#define CRU_SOFTRST_CON07_HRESETN_PDVDEC_NIU_SHIFT         (6U)
#define CRU_SOFTRST_CON07_HRESETN_PDVDEC_NIU_MASK          (0x1U << CRU_SOFTRST_CON07_HRESETN_PDVDEC_NIU_SHIFT)         /* 0x00000040 */
#define CRU_SOFTRST_CON07_ARESETN_VDEC_SHIFT               (7U)
#define CRU_SOFTRST_CON07_ARESETN_VDEC_MASK                (0x1U << CRU_SOFTRST_CON07_ARESETN_VDEC_SHIFT)               /* 0x00000080 */
#define CRU_SOFTRST_CON07_HRESETN_VDEC_SHIFT               (8U)
#define CRU_SOFTRST_CON07_HRESETN_VDEC_MASK                (0x1U << CRU_SOFTRST_CON07_HRESETN_VDEC_SHIFT)               /* 0x00000100 */
#define CRU_SOFTRST_CON07_RESETN_VDEC_CORE_SHIFT           (9U)
#define CRU_SOFTRST_CON07_RESETN_VDEC_CORE_MASK            (0x1U << CRU_SOFTRST_CON07_RESETN_VDEC_CORE_SHIFT)           /* 0x00000200 */
#define CRU_SOFTRST_CON07_RESETN_VDEC_CA_SHIFT             (10U)
#define CRU_SOFTRST_CON07_RESETN_VDEC_CA_MASK              (0x1U << CRU_SOFTRST_CON07_RESETN_VDEC_CA_SHIFT)             /* 0x00000400 */
#define CRU_SOFTRST_CON07_RESETN_VDEC_HEVC_CA_SHIFT        (11U)
#define CRU_SOFTRST_CON07_RESETN_VDEC_HEVC_CA_MASK         (0x1U << CRU_SOFTRST_CON07_RESETN_VDEC_HEVC_CA_SHIFT)        /* 0x00000800 */
#define CRU_SOFTRST_CON07_ARESETN_PDJPEG_NIU_SHIFT         (12U)
#define CRU_SOFTRST_CON07_ARESETN_PDJPEG_NIU_MASK          (0x1U << CRU_SOFTRST_CON07_ARESETN_PDJPEG_NIU_SHIFT)         /* 0x00001000 */
#define CRU_SOFTRST_CON07_HRESETN_PDJPEG_NIU_SHIFT         (13U)
#define CRU_SOFTRST_CON07_HRESETN_PDJPEG_NIU_MASK          (0x1U << CRU_SOFTRST_CON07_HRESETN_PDJPEG_NIU_SHIFT)         /* 0x00002000 */
#define CRU_SOFTRST_CON07_ARESETN_JPEG_SHIFT               (14U)
#define CRU_SOFTRST_CON07_ARESETN_JPEG_MASK                (0x1U << CRU_SOFTRST_CON07_ARESETN_JPEG_SHIFT)               /* 0x00004000 */
#define CRU_SOFTRST_CON07_HRESETN_JPEG_SHIFT               (15U)
#define CRU_SOFTRST_CON07_HRESETN_JPEG_MASK                (0x1U << CRU_SOFTRST_CON07_HRESETN_JPEG_SHIFT)               /* 0x00008000 */
/* SOFTRST_CON08 */
#define CRU_SOFTRST_CON08_OFFSET                           (0x320U)
#define CRU_SOFTRST_CON08_ARESETN_PDVO_NIU_SHIFT           (0U)
#define CRU_SOFTRST_CON08_ARESETN_PDVO_NIU_MASK            (0x1U << CRU_SOFTRST_CON08_ARESETN_PDVO_NIU_SHIFT)           /* 0x00000001 */
#define CRU_SOFTRST_CON08_HRESETN_PDVO_NIU_SHIFT           (1U)
#define CRU_SOFTRST_CON08_HRESETN_PDVO_NIU_MASK            (0x1U << CRU_SOFTRST_CON08_HRESETN_PDVO_NIU_SHIFT)           /* 0x00000002 */
#define CRU_SOFTRST_CON08_PRESETN_PDVO_NIU_SHIFT           (2U)
#define CRU_SOFTRST_CON08_PRESETN_PDVO_NIU_MASK            (0x1U << CRU_SOFTRST_CON08_PRESETN_PDVO_NIU_SHIFT)           /* 0x00000004 */
#define CRU_SOFTRST_CON08_ARESETN_RGA_SHIFT                (3U)
#define CRU_SOFTRST_CON08_ARESETN_RGA_MASK                 (0x1U << CRU_SOFTRST_CON08_ARESETN_RGA_SHIFT)                /* 0x00000008 */
#define CRU_SOFTRST_CON08_HRESETN_RGA_SHIFT                (4U)
#define CRU_SOFTRST_CON08_HRESETN_RGA_MASK                 (0x1U << CRU_SOFTRST_CON08_HRESETN_RGA_SHIFT)                /* 0x00000010 */
#define CRU_SOFTRST_CON08_RESETN_RGA_CORE_SHIFT            (5U)
#define CRU_SOFTRST_CON08_RESETN_RGA_CORE_MASK             (0x1U << CRU_SOFTRST_CON08_RESETN_RGA_CORE_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON08_ARESETN_VOP_SHIFT                (6U)
#define CRU_SOFTRST_CON08_ARESETN_VOP_MASK                 (0x1U << CRU_SOFTRST_CON08_ARESETN_VOP_SHIFT)                /* 0x00000040 */
#define CRU_SOFTRST_CON08_HRESETN_VOP_SHIFT                (7U)
#define CRU_SOFTRST_CON08_HRESETN_VOP_MASK                 (0x1U << CRU_SOFTRST_CON08_HRESETN_VOP_SHIFT)                /* 0x00000080 */
#define CRU_SOFTRST_CON08_DRESETN_VOP_SHIFT                (8U)
#define CRU_SOFTRST_CON08_DRESETN_VOP_MASK                 (0x1U << CRU_SOFTRST_CON08_DRESETN_VOP_SHIFT)                /* 0x00000100 */
#define CRU_SOFTRST_CON08_RESETN_TXBYTEHS_DSIHOST_SHIFT    (9U)
#define CRU_SOFTRST_CON08_RESETN_TXBYTEHS_DSIHOST_MASK     (0x1U << CRU_SOFTRST_CON08_RESETN_TXBYTEHS_DSIHOST_SHIFT)    /* 0x00000200 */
#define CRU_SOFTRST_CON08_PRESETN_DSIHOST_SHIFT            (10U)
#define CRU_SOFTRST_CON08_PRESETN_DSIHOST_MASK             (0x1U << CRU_SOFTRST_CON08_PRESETN_DSIHOST_SHIFT)            /* 0x00000400 */
#define CRU_SOFTRST_CON08_ARESETN_IEP_SHIFT                (11U)
#define CRU_SOFTRST_CON08_ARESETN_IEP_MASK                 (0x1U << CRU_SOFTRST_CON08_ARESETN_IEP_SHIFT)                /* 0x00000800 */
#define CRU_SOFTRST_CON08_HRESETN_IEP_SHIFT                (12U)
#define CRU_SOFTRST_CON08_HRESETN_IEP_MASK                 (0x1U << CRU_SOFTRST_CON08_HRESETN_IEP_SHIFT)                /* 0x00001000 */
#define CRU_SOFTRST_CON08_RESETN_IEP_CORE_SHIFT            (13U)
#define CRU_SOFTRST_CON08_RESETN_IEP_CORE_MASK             (0x1U << CRU_SOFTRST_CON08_RESETN_IEP_CORE_SHIFT)            /* 0x00002000 */
#define CRU_SOFTRST_CON08_RXPRESETN_ISP_SHIFT              (14U)
#define CRU_SOFTRST_CON08_RXPRESETN_ISP_MASK               (0x1U << CRU_SOFTRST_CON08_RXPRESETN_ISP_SHIFT)              /* 0x00004000 */
/* SOFTRST_CON09 */
#define CRU_SOFTRST_CON09_OFFSET                           (0x324U)
#define CRU_SOFTRST_CON09_ARESETN_PDVI_NIU_SHIFT           (0U)
#define CRU_SOFTRST_CON09_ARESETN_PDVI_NIU_MASK            (0x1U << CRU_SOFTRST_CON09_ARESETN_PDVI_NIU_SHIFT)           /* 0x00000001 */
#define CRU_SOFTRST_CON09_HRESETN_PDVI_NIU_SHIFT           (1U)
#define CRU_SOFTRST_CON09_HRESETN_PDVI_NIU_MASK            (0x1U << CRU_SOFTRST_CON09_HRESETN_PDVI_NIU_SHIFT)           /* 0x00000002 */
#define CRU_SOFTRST_CON09_PRESETN_PDVI_NIU_SHIFT           (2U)
#define CRU_SOFTRST_CON09_PRESETN_PDVI_NIU_MASK            (0x1U << CRU_SOFTRST_CON09_PRESETN_PDVI_NIU_SHIFT)           /* 0x00000004 */
#define CRU_SOFTRST_CON09_RESETN_ISP_SHIFT                 (3U)
#define CRU_SOFTRST_CON09_RESETN_ISP_MASK                  (0x1U << CRU_SOFTRST_CON09_RESETN_ISP_SHIFT)                 /* 0x00000008 */
#define CRU_SOFTRST_CON09_ARESETN_CIF_SHIFT                (4U)
#define CRU_SOFTRST_CON09_ARESETN_CIF_MASK                 (0x1U << CRU_SOFTRST_CON09_ARESETN_CIF_SHIFT)                /* 0x00000010 */
#define CRU_SOFTRST_CON09_HRESETN_CIF_SHIFT                (5U)
#define CRU_SOFTRST_CON09_HRESETN_CIF_MASK                 (0x1U << CRU_SOFTRST_CON09_HRESETN_CIF_SHIFT)                /* 0x00000020 */
#define CRU_SOFTRST_CON09_DRESETN_CIF_SHIFT                (6U)
#define CRU_SOFTRST_CON09_DRESETN_CIF_MASK                 (0x1U << CRU_SOFTRST_CON09_DRESETN_CIF_SHIFT)                /* 0x00000040 */
#define CRU_SOFTRST_CON09_PRESETN_CIF_SHIFT                (7U)
#define CRU_SOFTRST_CON09_PRESETN_CIF_MASK                 (0x1U << CRU_SOFTRST_CON09_PRESETN_CIF_SHIFT)                /* 0x00000080 */
#define CRU_SOFTRST_CON09_IRESETN_CIF_SHIFT                (8U)
#define CRU_SOFTRST_CON09_IRESETN_CIF_MASK                 (0x1U << CRU_SOFTRST_CON09_IRESETN_CIF_SHIFT)                /* 0x00000100 */
#define CRU_SOFTRST_CON09_RXPRESETN_CIF_SHIFT              (9U)
#define CRU_SOFTRST_CON09_RXPRESETN_CIF_MASK               (0x1U << CRU_SOFTRST_CON09_RXPRESETN_CIF_SHIFT)              /* 0x00000200 */
#define CRU_SOFTRST_CON09_ARESETN_PDISPP_NIU_SHIFT         (10U)
#define CRU_SOFTRST_CON09_ARESETN_PDISPP_NIU_MASK          (0x1U << CRU_SOFTRST_CON09_ARESETN_PDISPP_NIU_SHIFT)         /* 0x00000400 */
#define CRU_SOFTRST_CON09_HRESETN_PDISPP_NIU_SHIFT         (11U)
#define CRU_SOFTRST_CON09_HRESETN_PDISPP_NIU_MASK          (0x1U << CRU_SOFTRST_CON09_HRESETN_PDISPP_NIU_SHIFT)         /* 0x00000800 */
#define CRU_SOFTRST_CON09_ARESETN_ISPP_SHIFT               (12U)
#define CRU_SOFTRST_CON09_ARESETN_ISPP_MASK                (0x1U << CRU_SOFTRST_CON09_ARESETN_ISPP_SHIFT)               /* 0x00001000 */
#define CRU_SOFTRST_CON09_HRESETN_ISPP_SHIFT               (13U)
#define CRU_SOFTRST_CON09_HRESETN_ISPP_MASK                (0x1U << CRU_SOFTRST_CON09_HRESETN_ISPP_SHIFT)               /* 0x00002000 */
#define CRU_SOFTRST_CON09_RESETN_ISPP_SHIFT                (14U)
#define CRU_SOFTRST_CON09_RESETN_ISPP_MASK                 (0x1U << CRU_SOFTRST_CON09_RESETN_ISPP_SHIFT)                /* 0x00004000 */
#define CRU_SOFTRST_CON09_PRESETN_CSIHOST_SHIFT            (15U)
#define CRU_SOFTRST_CON09_PRESETN_CSIHOST_MASK             (0x1U << CRU_SOFTRST_CON09_PRESETN_CSIHOST_SHIFT)            /* 0x00008000 */
/* SOFTRST_CON10 */
#define CRU_SOFTRST_CON10_OFFSET                           (0x328U)
#define CRU_SOFTRST_CON10_ARESETN_PDPHPMID_NIU_SHIFT       (0U)
#define CRU_SOFTRST_CON10_ARESETN_PDPHPMID_NIU_MASK        (0x1U << CRU_SOFTRST_CON10_ARESETN_PDPHPMID_NIU_SHIFT)       /* 0x00000001 */
#define CRU_SOFTRST_CON10_HRESETN_PDPHPMID_NIU_SHIFT       (1U)
#define CRU_SOFTRST_CON10_HRESETN_PDPHPMID_NIU_MASK        (0x1U << CRU_SOFTRST_CON10_HRESETN_PDPHPMID_NIU_SHIFT)       /* 0x00000002 */
#define CRU_SOFTRST_CON10_HRESETN_PDNVM_NIU_SHIFT          (3U)
#define CRU_SOFTRST_CON10_HRESETN_PDNVM_NIU_MASK           (0x1U << CRU_SOFTRST_CON10_HRESETN_PDNVM_NIU_SHIFT)          /* 0x00000008 */
#define CRU_SOFTRST_CON10_HRESETN_SDMMC_SHIFT              (4U)
#define CRU_SOFTRST_CON10_HRESETN_SDMMC_MASK               (0x1U << CRU_SOFTRST_CON10_HRESETN_SDMMC_SHIFT)              /* 0x00000010 */
#define CRU_SOFTRST_CON10_HRESETN_SDIO_SHIFT               (5U)
#define CRU_SOFTRST_CON10_HRESETN_SDIO_MASK                (0x1U << CRU_SOFTRST_CON10_HRESETN_SDIO_SHIFT)               /* 0x00000020 */
#define CRU_SOFTRST_CON10_HRESETN_EMMC_SHIFT               (6U)
#define CRU_SOFTRST_CON10_HRESETN_EMMC_MASK                (0x1U << CRU_SOFTRST_CON10_HRESETN_EMMC_SHIFT)               /* 0x00000040 */
#define CRU_SOFTRST_CON10_HRESETN_SFC_SHIFT                (7U)
#define CRU_SOFTRST_CON10_HRESETN_SFC_MASK                 (0x1U << CRU_SOFTRST_CON10_HRESETN_SFC_SHIFT)                /* 0x00000080 */
#define CRU_SOFTRST_CON10_HRESETN_SFCXIP_SHIFT             (8U)
#define CRU_SOFTRST_CON10_HRESETN_SFCXIP_MASK              (0x1U << CRU_SOFTRST_CON10_HRESETN_SFCXIP_SHIFT)             /* 0x00000100 */
#define CRU_SOFTRST_CON10_SRESETN_SFC_SHIFT                (9U)
#define CRU_SOFTRST_CON10_SRESETN_SFC_MASK                 (0x1U << CRU_SOFTRST_CON10_SRESETN_SFC_SHIFT)                /* 0x00000200 */
#define CRU_SOFTRST_CON10_HRESETN_NANDC_SHIFT              (10U)
#define CRU_SOFTRST_CON10_HRESETN_NANDC_MASK               (0x1U << CRU_SOFTRST_CON10_HRESETN_NANDC_SHIFT)              /* 0x00000400 */
#define CRU_SOFTRST_CON10_NRESETN_NANDC_SHIFT              (11U)
#define CRU_SOFTRST_CON10_NRESETN_NANDC_MASK               (0x1U << CRU_SOFTRST_CON10_NRESETN_NANDC_SHIFT)              /* 0x00000800 */
#define CRU_SOFTRST_CON10_HRESETN_PDSDCARD_NIU_SHIFT       (13U)
#define CRU_SOFTRST_CON10_HRESETN_PDSDCARD_NIU_MASK        (0x1U << CRU_SOFTRST_CON10_HRESETN_PDSDCARD_NIU_SHIFT)       /* 0x00002000 */
#define CRU_SOFTRST_CON10_HRESETN_PDSDIO_NIU_SHIFT         (14U)
#define CRU_SOFTRST_CON10_HRESETN_PDSDIO_NIU_MASK          (0x1U << CRU_SOFTRST_CON10_HRESETN_PDSDIO_NIU_SHIFT)         /* 0x00004000 */
/* SOFTRST_CON11 */
#define CRU_SOFTRST_CON11_OFFSET                           (0x32CU)
#define CRU_SOFTRST_CON11_ARESETN_PDUSB_NIU_SHIFT          (0U)
#define CRU_SOFTRST_CON11_ARESETN_PDUSB_NIU_MASK           (0x1U << CRU_SOFTRST_CON11_ARESETN_PDUSB_NIU_SHIFT)          /* 0x00000001 */
#define CRU_SOFTRST_CON11_HRESETN_PDUSB_NIU_SHIFT          (1U)
#define CRU_SOFTRST_CON11_HRESETN_PDUSB_NIU_MASK           (0x1U << CRU_SOFTRST_CON11_HRESETN_PDUSB_NIU_SHIFT)          /* 0x00000002 */
#define CRU_SOFTRST_CON11_HRESETN_USBHOST_SHIFT            (2U)
#define CRU_SOFTRST_CON11_HRESETN_USBHOST_MASK             (0x1U << CRU_SOFTRST_CON11_HRESETN_USBHOST_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON11_HRESETN_USBHOST_ARB_SHIFT        (3U)
#define CRU_SOFTRST_CON11_HRESETN_USBHOST_ARB_MASK         (0x1U << CRU_SOFTRST_CON11_HRESETN_USBHOST_ARB_SHIFT)        /* 0x00000008 */
#define CRU_SOFTRST_CON11_RESETN_USBHOST_UTMI_SHIFT        (4U)
#define CRU_SOFTRST_CON11_RESETN_USBHOST_UTMI_MASK         (0x1U << CRU_SOFTRST_CON11_RESETN_USBHOST_UTMI_SHIFT)        /* 0x00000010 */
#define CRU_SOFTRST_CON11_ARESETN_USBOTG_SHIFT             (5U)
#define CRU_SOFTRST_CON11_ARESETN_USBOTG_MASK              (0x1U << CRU_SOFTRST_CON11_ARESETN_USBOTG_SHIFT)             /* 0x00000020 */
#define CRU_SOFTRST_CON11_PRESETN_USBPHY_OTG_SHIFT         (6U)
#define CRU_SOFTRST_CON11_PRESETN_USBPHY_OTG_MASK          (0x1U << CRU_SOFTRST_CON11_PRESETN_USBPHY_OTG_SHIFT)         /* 0x00000040 */
#define CRU_SOFTRST_CON11_PRESETN_USBPHY_HOST_SHIFT        (7U)
#define CRU_SOFTRST_CON11_PRESETN_USBPHY_HOST_MASK         (0x1U << CRU_SOFTRST_CON11_PRESETN_USBPHY_HOST_SHIFT)        /* 0x00000080 */
#define CRU_SOFTRST_CON11_RESETN_USBPHYPOR_OTG_SHIFT       (8U)
#define CRU_SOFTRST_CON11_RESETN_USBPHYPOR_OTG_MASK        (0x1U << CRU_SOFTRST_CON11_RESETN_USBPHYPOR_OTG_SHIFT)       /* 0x00000100 */
#define CRU_SOFTRST_CON11_RESETN_USBPHYPOR_HOST_SHIFT      (9U)
#define CRU_SOFTRST_CON11_RESETN_USBPHYPOR_HOST_MASK       (0x1U << CRU_SOFTRST_CON11_RESETN_USBPHYPOR_HOST_SHIFT)      /* 0x00000200 */
#define CRU_SOFTRST_CON11_ARESETN_PDGMAC_NIU_SHIFT         (12U)
#define CRU_SOFTRST_CON11_ARESETN_PDGMAC_NIU_MASK          (0x1U << CRU_SOFTRST_CON11_ARESETN_PDGMAC_NIU_SHIFT)         /* 0x00001000 */
#define CRU_SOFTRST_CON11_PRESETN_PDGMAC_NIU_SHIFT         (13U)
#define CRU_SOFTRST_CON11_PRESETN_PDGMAC_NIU_MASK          (0x1U << CRU_SOFTRST_CON11_PRESETN_PDGMAC_NIU_SHIFT)         /* 0x00002000 */
#define CRU_SOFTRST_CON11_ARESETN_GMAC_REQ_SHIFT           (14U)
#define CRU_SOFTRST_CON11_ARESETN_GMAC_REQ_MASK            (0x1U << CRU_SOFTRST_CON11_ARESETN_GMAC_REQ_SHIFT)           /* 0x00004000 */
/* SOFTRST_CON12 */
#define CRU_SOFTRST_CON12_OFFSET                           (0x330U)
#define CRU_SOFTRST_CON12_PRESETN_DDR_DFICTL_SHIFT         (1U)
#define CRU_SOFTRST_CON12_PRESETN_DDR_DFICTL_MASK          (0x1U << CRU_SOFTRST_CON12_PRESETN_DDR_DFICTL_SHIFT)         /* 0x00000002 */
#define CRU_SOFTRST_CON12_PRESETN_DDR_MON_SHIFT            (2U)
#define CRU_SOFTRST_CON12_PRESETN_DDR_MON_MASK             (0x1U << CRU_SOFTRST_CON12_PRESETN_DDR_MON_SHIFT)            /* 0x00000004 */
#define CRU_SOFTRST_CON12_PRESETN_DDR_STANDBY_SHIFT        (3U)
#define CRU_SOFTRST_CON12_PRESETN_DDR_STANDBY_MASK         (0x1U << CRU_SOFTRST_CON12_PRESETN_DDR_STANDBY_SHIFT)        /* 0x00000008 */
#define CRU_SOFTRST_CON12_PRESETN_DDR_GRF_SHIFT            (4U)
#define CRU_SOFTRST_CON12_PRESETN_DDR_GRF_MASK             (0x1U << CRU_SOFTRST_CON12_PRESETN_DDR_GRF_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON12_PRESETN_DDR_MSCH_SHIFT           (5U)
#define CRU_SOFTRST_CON12_PRESETN_DDR_MSCH_MASK            (0x1U << CRU_SOFTRST_CON12_PRESETN_DDR_MSCH_SHIFT)           /* 0x00000020 */
#define CRU_SOFTRST_CON12_ARESETN_DDR_SPLIT_SHIFT          (6U)
#define CRU_SOFTRST_CON12_ARESETN_DDR_SPLIT_MASK           (0x1U << CRU_SOFTRST_CON12_ARESETN_DDR_SPLIT_SHIFT)          /* 0x00000040 */
#define CRU_SOFTRST_CON12_RESETN_DDR_MSCH_SHIFT            (7U)
#define CRU_SOFTRST_CON12_RESETN_DDR_MSCH_MASK             (0x1U << CRU_SOFTRST_CON12_RESETN_DDR_MSCH_SHIFT)            /* 0x00000080 */
#define CRU_SOFTRST_CON12_RESETN_DDR_DFICTL_SHIFT          (10U)
#define CRU_SOFTRST_CON12_RESETN_DDR_DFICTL_MASK           (0x1U << CRU_SOFTRST_CON12_RESETN_DDR_DFICTL_SHIFT)          /* 0x00000400 */
#define CRU_SOFTRST_CON12_RESETN_DDR_STANDBY_SHIFT         (11U)
#define CRU_SOFTRST_CON12_RESETN_DDR_STANDBY_MASK          (0x1U << CRU_SOFTRST_CON12_RESETN_DDR_STANDBY_SHIFT)         /* 0x00000800 */
#define CRU_SOFTRST_CON12_RESETN_NPUMCU_NIU_SHIFT          (13U)
#define CRU_SOFTRST_CON12_RESETN_NPUMCU_NIU_MASK           (0x1U << CRU_SOFTRST_CON12_RESETN_NPUMCU_NIU_SHIFT)          /* 0x00002000 */
#define CRU_SOFTRST_CON12_PRESETN_DDRPHY_SHIFT             (14U)
#define CRU_SOFTRST_CON12_PRESETN_DDRPHY_MASK              (0x1U << CRU_SOFTRST_CON12_PRESETN_DDRPHY_SHIFT)             /* 0x00004000 */
#define CRU_SOFTRST_CON12_RESETN_DDRPHY_SHIFT              (15U)
#define CRU_SOFTRST_CON12_RESETN_DDRPHY_MASK               (0x1U << CRU_SOFTRST_CON12_RESETN_DDRPHY_SHIFT)              /* 0x00008000 */
/* SOFTRST_CON13 */
#define CRU_SOFTRST_CON13_OFFSET                           (0x334U)
#define CRU_SOFTRST_CON13_ARESETN_PDNPU_NIU_SHIFT          (0U)
#define CRU_SOFTRST_CON13_ARESETN_PDNPU_NIU_MASK           (0x1U << CRU_SOFTRST_CON13_ARESETN_PDNPU_NIU_SHIFT)          /* 0x00000001 */
#define CRU_SOFTRST_CON13_HRESETN_PDNPU_NIU_SHIFT          (1U)
#define CRU_SOFTRST_CON13_HRESETN_PDNPU_NIU_MASK           (0x1U << CRU_SOFTRST_CON13_HRESETN_PDNPU_NIU_SHIFT)          /* 0x00000002 */
#define CRU_SOFTRST_CON13_PRESETN_PDNPU_NIU_SHIFT          (2U)
#define CRU_SOFTRST_CON13_PRESETN_PDNPU_NIU_MASK           (0x1U << CRU_SOFTRST_CON13_PRESETN_PDNPU_NIU_SHIFT)          /* 0x00000004 */
#define CRU_SOFTRST_CON13_ARESETN_NPU_SHIFT                (3U)
#define CRU_SOFTRST_CON13_ARESETN_NPU_MASK                 (0x1U << CRU_SOFTRST_CON13_ARESETN_NPU_SHIFT)                /* 0x00000008 */
#define CRU_SOFTRST_CON13_HRESETN_NPU_SHIFT                (4U)
#define CRU_SOFTRST_CON13_HRESETN_NPU_MASK                 (0x1U << CRU_SOFTRST_CON13_HRESETN_NPU_SHIFT)                /* 0x00000010 */
#define CRU_SOFTRST_CON13_RESETN_NPU_SHIFT                 (5U)
#define CRU_SOFTRST_CON13_RESETN_NPU_MASK                  (0x1U << CRU_SOFTRST_CON13_RESETN_NPU_SHIFT)                 /* 0x00000020 */
#define CRU_SOFTRST_CON13_PRESETN_NPUPVTM_SHIFT            (6U)
#define CRU_SOFTRST_CON13_PRESETN_NPUPVTM_MASK             (0x1U << CRU_SOFTRST_CON13_PRESETN_NPUPVTM_SHIFT)            /* 0x00000040 */
#define CRU_SOFTRST_CON13_RESETN_NPUPVTM_SHIFT             (7U)
#define CRU_SOFTRST_CON13_RESETN_NPUPVTM_MASK              (0x1U << CRU_SOFTRST_CON13_RESETN_NPUPVTM_SHIFT)             /* 0x00000080 */
#define CRU_SOFTRST_CON13_PRESETN_NPU_TSADC_SHIFT          (8U)
#define CRU_SOFTRST_CON13_PRESETN_NPU_TSADC_MASK           (0x1U << CRU_SOFTRST_CON13_PRESETN_NPU_TSADC_SHIFT)          /* 0x00000100 */
#define CRU_SOFTRST_CON13_RESETN_NPU_TSADC_SHIFT           (9U)
#define CRU_SOFTRST_CON13_RESETN_NPU_TSADC_MASK            (0x1U << CRU_SOFTRST_CON13_RESETN_NPU_TSADC_SHIFT)           /* 0x00000200 */
#define CRU_SOFTRST_CON13_RESETN_NPU_TSADCPHY_SHIFT        (10U)
#define CRU_SOFTRST_CON13_RESETN_NPU_TSADCPHY_MASK         (0x1U << CRU_SOFTRST_CON13_RESETN_NPU_TSADCPHY_SHIFT)        /* 0x00000400 */
#define CRU_SOFTRST_CON13_ARESETN_CIFLITE_SHIFT            (12U)
#define CRU_SOFTRST_CON13_ARESETN_CIFLITE_MASK             (0x1U << CRU_SOFTRST_CON13_ARESETN_CIFLITE_SHIFT)            /* 0x00001000 */
#define CRU_SOFTRST_CON13_HRESETN_CIFLITE_SHIFT            (13U)
#define CRU_SOFTRST_CON13_HRESETN_CIFLITE_MASK             (0x1U << CRU_SOFTRST_CON13_HRESETN_CIFLITE_SHIFT)            /* 0x00002000 */
#define CRU_SOFTRST_CON13_DRESETN_CIFLITE_SHIFT            (14U)
#define CRU_SOFTRST_CON13_DRESETN_CIFLITE_MASK             (0x1U << CRU_SOFTRST_CON13_DRESETN_CIFLITE_SHIFT)            /* 0x00004000 */
#define CRU_SOFTRST_CON13_RXPRESETN_CIFLITE_SHIFT          (15U)
#define CRU_SOFTRST_CON13_RXPRESETN_CIFLITE_MASK           (0x1U << CRU_SOFTRST_CON13_RXPRESETN_CIFLITE_SHIFT)          /* 0x00008000 */
/* SOFTRST_CON14 */
#define CRU_SOFTRST_CON14_OFFSET                           (0x338U)
#define CRU_SOFTRST_CON14_PRESETN_TOPNIU_SHIFT             (0U)
#define CRU_SOFTRST_CON14_PRESETN_TOPNIU_MASK              (0x1U << CRU_SOFTRST_CON14_PRESETN_TOPNIU_SHIFT)             /* 0x00000001 */
#define CRU_SOFTRST_CON14_PRESETN_TOPCRU_SHIFT             (1U)
#define CRU_SOFTRST_CON14_PRESETN_TOPCRU_MASK              (0x1U << CRU_SOFTRST_CON14_PRESETN_TOPCRU_SHIFT)             /* 0x00000002 */
#define CRU_SOFTRST_CON14_PRESETN_TOPGRF_SHIFT             (2U)
#define CRU_SOFTRST_CON14_PRESETN_TOPGRF_MASK              (0x1U << CRU_SOFTRST_CON14_PRESETN_TOPGRF_SHIFT)             /* 0x00000004 */
#define CRU_SOFTRST_CON14_PRESETN_CPUEMADET_SHIFT          (3U)
#define CRU_SOFTRST_CON14_PRESETN_CPUEMADET_MASK           (0x1U << CRU_SOFTRST_CON14_PRESETN_CPUEMADET_SHIFT)          /* 0x00000008 */
#define CRU_SOFTRST_CON14_PRESETN_CSIPHY0_SHIFT            (4U)
#define CRU_SOFTRST_CON14_PRESETN_CSIPHY0_MASK             (0x1U << CRU_SOFTRST_CON14_PRESETN_CSIPHY0_SHIFT)            /* 0x00000010 */
#define CRU_SOFTRST_CON14_PRESETN_CSIPHY1_SHIFT            (5U)
#define CRU_SOFTRST_CON14_PRESETN_CSIPHY1_MASK             (0x1U << CRU_SOFTRST_CON14_PRESETN_CSIPHY1_SHIFT)            /* 0x00000020 */
#define CRU_SOFTRST_CON14_PRESETN_DSIPHY_SHIFT             (6U)
#define CRU_SOFTRST_CON14_PRESETN_DSIPHY_MASK              (0x1U << CRU_SOFTRST_CON14_PRESETN_DSIPHY_SHIFT)             /* 0x00000040 */
#define CRU_SOFTRST_CON14_PRESETN_CPU_TSADC_SHIFT          (8U)
#define CRU_SOFTRST_CON14_PRESETN_CPU_TSADC_MASK           (0x1U << CRU_SOFTRST_CON14_PRESETN_CPU_TSADC_SHIFT)          /* 0x00000100 */
#define CRU_SOFTRST_CON14_RESETN_CPU_TSADC_SHIFT           (9U)
#define CRU_SOFTRST_CON14_RESETN_CPU_TSADC_MASK            (0x1U << CRU_SOFTRST_CON14_RESETN_CPU_TSADC_SHIFT)           /* 0x00000200 */
#define CRU_SOFTRST_CON14_RESETN_CPU_TSADCPHY_SHIFT        (10U)
#define CRU_SOFTRST_CON14_RESETN_CPU_TSADCPHY_MASK         (0x1U << CRU_SOFTRST_CON14_RESETN_CPU_TSADCPHY_SHIFT)        /* 0x00000400 */
#define CRU_SOFTRST_CON14_PRESETN_CPUPVTM_SHIFT            (11U)
#define CRU_SOFTRST_CON14_PRESETN_CPUPVTM_MASK             (0x1U << CRU_SOFTRST_CON14_PRESETN_CPUPVTM_SHIFT)            /* 0x00000800 */
#define CRU_SOFTRST_CON14_RESETN_CPUPVTM_SHIFT             (12U)
#define CRU_SOFTRST_CON14_RESETN_CPUPVTM_MASK              (0x1U << CRU_SOFTRST_CON14_RESETN_CPUPVTM_SHIFT)             /* 0x00001000 */
/* SSCGTBL_CON0 */
#define CRU_SSCGTBL_CON0_OFFSET                            (0x380U)
#define CRU_SSCGTBL_CON0_SSGTBL0_SHIFT                     (0U)
#define CRU_SSCGTBL_CON0_SSGTBL0_MASK                      (0xFFU << CRU_SSCGTBL_CON0_SSGTBL0_SHIFT)                    /* 0x000000FF */
#define CRU_SSCGTBL_CON0_SSGTBL1_SHIFT                     (8U)
#define CRU_SSCGTBL_CON0_SSGTBL1_MASK                      (0xFFU << CRU_SSCGTBL_CON0_SSGTBL1_SHIFT)                    /* 0x0000FF00 */
#define CRU_SSCGTBL_CON0_SSGTBL2_SHIFT                     (16U)
#define CRU_SSCGTBL_CON0_SSGTBL2_MASK                      (0xFFU << CRU_SSCGTBL_CON0_SSGTBL2_SHIFT)                    /* 0x00FF0000 */
#define CRU_SSCGTBL_CON0_SSGTBL3_SHIFT                     (24U)
#define CRU_SSCGTBL_CON0_SSGTBL3_MASK                      (0xFFU << CRU_SSCGTBL_CON0_SSGTBL3_SHIFT)                    /* 0xFF000000 */
/* SSCGTBL_CON1 */
#define CRU_SSCGTBL_CON1_OFFSET                            (0x384U)
#define CRU_SSCGTBL_CON1_SSGTBL4_SHIFT                     (0U)
#define CRU_SSCGTBL_CON1_SSGTBL4_MASK                      (0xFFU << CRU_SSCGTBL_CON1_SSGTBL4_SHIFT)                    /* 0x000000FF */
#define CRU_SSCGTBL_CON1_SSGTBL5_SHIFT                     (8U)
#define CRU_SSCGTBL_CON1_SSGTBL5_MASK                      (0xFFU << CRU_SSCGTBL_CON1_SSGTBL5_SHIFT)                    /* 0x0000FF00 */
#define CRU_SSCGTBL_CON1_SSGTBL6_SHIFT                     (16U)
#define CRU_SSCGTBL_CON1_SSGTBL6_MASK                      (0xFFU << CRU_SSCGTBL_CON1_SSGTBL6_SHIFT)                    /* 0x00FF0000 */
#define CRU_SSCGTBL_CON1_SSGTBL7_SHIFT                     (24U)
#define CRU_SSCGTBL_CON1_SSGTBL7_MASK                      (0xFFU << CRU_SSCGTBL_CON1_SSGTBL7_SHIFT)                    /* 0xFF000000 */
/* SSCGTBL_CON2 */
#define CRU_SSCGTBL_CON2_OFFSET                            (0x388U)
#define CRU_SSCGTBL_CON2_SSGTBL8_SHIFT                     (0U)
#define CRU_SSCGTBL_CON2_SSGTBL8_MASK                      (0xFFU << CRU_SSCGTBL_CON2_SSGTBL8_SHIFT)                    /* 0x000000FF */
#define CRU_SSCGTBL_CON2_SSGTBL9_SHIFT                     (8U)
#define CRU_SSCGTBL_CON2_SSGTBL9_MASK                      (0xFFU << CRU_SSCGTBL_CON2_SSGTBL9_SHIFT)                    /* 0x0000FF00 */
#define CRU_SSCGTBL_CON2_SSGTBL10_SHIFT                    (16U)
#define CRU_SSCGTBL_CON2_SSGTBL10_MASK                     (0xFFU << CRU_SSCGTBL_CON2_SSGTBL10_SHIFT)                   /* 0x00FF0000 */
#define CRU_SSCGTBL_CON2_SSGTBL11_SHIFT                    (24U)
#define CRU_SSCGTBL_CON2_SSGTBL11_MASK                     (0xFFU << CRU_SSCGTBL_CON2_SSGTBL11_SHIFT)                   /* 0xFF000000 */
/* SSCGTBL_CON3 */
#define CRU_SSCGTBL_CON3_OFFSET                            (0x38CU)
#define CRU_SSCGTBL_CON3_SSGTBL12_SHIFT                    (0U)
#define CRU_SSCGTBL_CON3_SSGTBL12_MASK                     (0xFFU << CRU_SSCGTBL_CON3_SSGTBL12_SHIFT)                   /* 0x000000FF */
#define CRU_SSCGTBL_CON3_SSGTBL13_SHIFT                    (8U)
#define CRU_SSCGTBL_CON3_SSGTBL13_MASK                     (0xFFU << CRU_SSCGTBL_CON3_SSGTBL13_SHIFT)                   /* 0x0000FF00 */
#define CRU_SSCGTBL_CON3_SSGTBL14_SHIFT                    (16U)
#define CRU_SSCGTBL_CON3_SSGTBL14_MASK                     (0xFFU << CRU_SSCGTBL_CON3_SSGTBL14_SHIFT)                   /* 0x00FF0000 */
#define CRU_SSCGTBL_CON3_SSGTBL15_SHIFT                    (24U)
#define CRU_SSCGTBL_CON3_SSGTBL15_MASK                     (0xFFU << CRU_SSCGTBL_CON3_SSGTBL15_SHIFT)                   /* 0xFF000000 */
/* SSCGTBL_CON4 */
#define CRU_SSCGTBL_CON4_OFFSET                            (0x390U)
#define CRU_SSCGTBL_CON4_SSGTBL16_SHIFT                    (0U)
#define CRU_SSCGTBL_CON4_SSGTBL16_MASK                     (0xFFU << CRU_SSCGTBL_CON4_SSGTBL16_SHIFT)                   /* 0x000000FF */
#define CRU_SSCGTBL_CON4_SSGTBL17_SHIFT                    (8U)
#define CRU_SSCGTBL_CON4_SSGTBL17_MASK                     (0xFFU << CRU_SSCGTBL_CON4_SSGTBL17_SHIFT)                   /* 0x0000FF00 */
#define CRU_SSCGTBL_CON4_SSGTBL18_SHIFT                    (16U)
#define CRU_SSCGTBL_CON4_SSGTBL18_MASK                     (0xFFU << CRU_SSCGTBL_CON4_SSGTBL18_SHIFT)                   /* 0x00FF0000 */
#define CRU_SSCGTBL_CON4_SSGTBL19_SHIFT                    (24U)
#define CRU_SSCGTBL_CON4_SSGTBL19_MASK                     (0xFFU << CRU_SSCGTBL_CON4_SSGTBL19_SHIFT)                   /* 0xFF000000 */
/* SSCGTBL_CON5 */
#define CRU_SSCGTBL_CON5_OFFSET                            (0x394U)
#define CRU_SSCGTBL_CON5_SSGTBL20_SHIFT                    (0U)
#define CRU_SSCGTBL_CON5_SSGTBL20_MASK                     (0xFFU << CRU_SSCGTBL_CON5_SSGTBL20_SHIFT)                   /* 0x000000FF */
#define CRU_SSCGTBL_CON5_SSGTBL21_SHIFT                    (8U)
#define CRU_SSCGTBL_CON5_SSGTBL21_MASK                     (0xFFU << CRU_SSCGTBL_CON5_SSGTBL21_SHIFT)                   /* 0x0000FF00 */
#define CRU_SSCGTBL_CON5_SSGTBL22_SHIFT                    (16U)
#define CRU_SSCGTBL_CON5_SSGTBL22_MASK                     (0xFFU << CRU_SSCGTBL_CON5_SSGTBL22_SHIFT)                   /* 0x00FF0000 */
#define CRU_SSCGTBL_CON5_SSGTBL23_SHIFT                    (24U)
#define CRU_SSCGTBL_CON5_SSGTBL23_MASK                     (0xFFU << CRU_SSCGTBL_CON5_SSGTBL23_SHIFT)                   /* 0xFF000000 */
/* SSCGTBL_CON6 */
#define CRU_SSCGTBL_CON6_OFFSET                            (0x398U)
#define CRU_SSCGTBL_CON6_SSGTBL24_SHIFT                    (0U)
#define CRU_SSCGTBL_CON6_SSGTBL24_MASK                     (0xFFU << CRU_SSCGTBL_CON6_SSGTBL24_SHIFT)                   /* 0x000000FF */
#define CRU_SSCGTBL_CON6_SSGTBL25_SHIFT                    (8U)
#define CRU_SSCGTBL_CON6_SSGTBL25_MASK                     (0xFFU << CRU_SSCGTBL_CON6_SSGTBL25_SHIFT)                   /* 0x0000FF00 */
#define CRU_SSCGTBL_CON6_SSGTBL26_SHIFT                    (16U)
#define CRU_SSCGTBL_CON6_SSGTBL26_MASK                     (0xFFU << CRU_SSCGTBL_CON6_SSGTBL26_SHIFT)                   /* 0x00FF0000 */
#define CRU_SSCGTBL_CON6_SSGTBL27_SHIFT                    (24U)
#define CRU_SSCGTBL_CON6_SSGTBL27_MASK                     (0xFFU << CRU_SSCGTBL_CON6_SSGTBL27_SHIFT)                   /* 0xFF000000 */
/* SSCGTBL_CON7 */
#define CRU_SSCGTBL_CON7_OFFSET                            (0x39CU)
#define CRU_SSCGTBL_CON7_SSGTBL28_SHIFT                    (0U)
#define CRU_SSCGTBL_CON7_SSGTBL28_MASK                     (0xFFU << CRU_SSCGTBL_CON7_SSGTBL28_SHIFT)                   /* 0x000000FF */
#define CRU_SSCGTBL_CON7_SSGTBL29_SHIFT                    (8U)
#define CRU_SSCGTBL_CON7_SSGTBL29_MASK                     (0xFFU << CRU_SSCGTBL_CON7_SSGTBL29_SHIFT)                   /* 0x0000FF00 */
#define CRU_SSCGTBL_CON7_SSGTBL30_SHIFT                    (16U)
#define CRU_SSCGTBL_CON7_SSGTBL30_MASK                     (0xFFU << CRU_SSCGTBL_CON7_SSGTBL30_SHIFT)                   /* 0x00FF0000 */
#define CRU_SSCGTBL_CON7_SSGTBL31_SHIFT                    (24U)
#define CRU_SSCGTBL_CON7_SSGTBL31_MASK                     (0xFFU << CRU_SSCGTBL_CON7_SSGTBL31_SHIFT)                   /* 0xFF000000 */
/* SSCGTBL_CON8 */
#define CRU_SSCGTBL_CON8_OFFSET                            (0x3A0U)
#define CRU_SSCGTBL_CON8_SSGTBL32_SHIFT                    (0U)
#define CRU_SSCGTBL_CON8_SSGTBL32_MASK                     (0xFFU << CRU_SSCGTBL_CON8_SSGTBL32_SHIFT)                   /* 0x000000FF */
#define CRU_SSCGTBL_CON8_SSGTBL33_SHIFT                    (8U)
#define CRU_SSCGTBL_CON8_SSGTBL33_MASK                     (0xFFU << CRU_SSCGTBL_CON8_SSGTBL33_SHIFT)                   /* 0x0000FF00 */
#define CRU_SSCGTBL_CON8_SSGTBL34_SHIFT                    (16U)
#define CRU_SSCGTBL_CON8_SSGTBL34_MASK                     (0xFFU << CRU_SSCGTBL_CON8_SSGTBL34_SHIFT)                   /* 0x00FF0000 */
#define CRU_SSCGTBL_CON8_SSGTBL35_SHIFT                    (24U)
#define CRU_SSCGTBL_CON8_SSGTBL35_MASK                     (0xFFU << CRU_SSCGTBL_CON8_SSGTBL35_SHIFT)                   /* 0xFF000000 */
/* SSCGTBL_CON9 */
#define CRU_SSCGTBL_CON9_OFFSET                            (0x3A4U)
#define CRU_SSCGTBL_CON9_SSGTBL36_SHIFT                    (0U)
#define CRU_SSCGTBL_CON9_SSGTBL36_MASK                     (0xFFU << CRU_SSCGTBL_CON9_SSGTBL36_SHIFT)                   /* 0x000000FF */
#define CRU_SSCGTBL_CON9_SSGTBL37_SHIFT                    (8U)
#define CRU_SSCGTBL_CON9_SSGTBL37_MASK                     (0xFFU << CRU_SSCGTBL_CON9_SSGTBL37_SHIFT)                   /* 0x0000FF00 */
#define CRU_SSCGTBL_CON9_SSGTBL38_SHIFT                    (16U)
#define CRU_SSCGTBL_CON9_SSGTBL38_MASK                     (0xFFU << CRU_SSCGTBL_CON9_SSGTBL38_SHIFT)                   /* 0x00FF0000 */
#define CRU_SSCGTBL_CON9_SSGTBL39_SHIFT                    (24U)
#define CRU_SSCGTBL_CON9_SSGTBL39_MASK                     (0xFFU << CRU_SSCGTBL_CON9_SSGTBL39_SHIFT)                   /* 0xFF000000 */
/* SSCGTBL_CON10 */
#define CRU_SSCGTBL_CON10_OFFSET                           (0x3A8U)
#define CRU_SSCGTBL_CON10_SSGTBL40_SHIFT                   (0U)
#define CRU_SSCGTBL_CON10_SSGTBL40_MASK                    (0xFFU << CRU_SSCGTBL_CON10_SSGTBL40_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON10_SSGTBL41_SHIFT                   (8U)
#define CRU_SSCGTBL_CON10_SSGTBL41_MASK                    (0xFFU << CRU_SSCGTBL_CON10_SSGTBL41_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON10_SSGTBL42_SHIFT                   (16U)
#define CRU_SSCGTBL_CON10_SSGTBL42_MASK                    (0xFFU << CRU_SSCGTBL_CON10_SSGTBL42_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON10_SSGTBL43_SHIFT                   (24U)
#define CRU_SSCGTBL_CON10_SSGTBL43_MASK                    (0xFFU << CRU_SSCGTBL_CON10_SSGTBL43_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON11 */
#define CRU_SSCGTBL_CON11_OFFSET                           (0x3ACU)
#define CRU_SSCGTBL_CON11_SSGTBL44_SHIFT                   (0U)
#define CRU_SSCGTBL_CON11_SSGTBL44_MASK                    (0xFFU << CRU_SSCGTBL_CON11_SSGTBL44_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON11_SSGTBL45_SHIFT                   (8U)
#define CRU_SSCGTBL_CON11_SSGTBL45_MASK                    (0xFFU << CRU_SSCGTBL_CON11_SSGTBL45_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON11_SSGTBL46_SHIFT                   (16U)
#define CRU_SSCGTBL_CON11_SSGTBL46_MASK                    (0xFFU << CRU_SSCGTBL_CON11_SSGTBL46_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON11_SSGTBL47_SHIFT                   (24U)
#define CRU_SSCGTBL_CON11_SSGTBL47_MASK                    (0xFFU << CRU_SSCGTBL_CON11_SSGTBL47_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON12 */
#define CRU_SSCGTBL_CON12_OFFSET                           (0x3B0U)
#define CRU_SSCGTBL_CON12_SSGTBL48_SHIFT                   (0U)
#define CRU_SSCGTBL_CON12_SSGTBL48_MASK                    (0xFFU << CRU_SSCGTBL_CON12_SSGTBL48_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON12_SSGTBL49_SHIFT                   (8U)
#define CRU_SSCGTBL_CON12_SSGTBL49_MASK                    (0xFFU << CRU_SSCGTBL_CON12_SSGTBL49_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON12_SSGTBL50_SHIFT                   (16U)
#define CRU_SSCGTBL_CON12_SSGTBL50_MASK                    (0xFFU << CRU_SSCGTBL_CON12_SSGTBL50_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON12_SSGTBL51_SHIFT                   (24U)
#define CRU_SSCGTBL_CON12_SSGTBL51_MASK                    (0xFFU << CRU_SSCGTBL_CON12_SSGTBL51_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON13 */
#define CRU_SSCGTBL_CON13_OFFSET                           (0x3B4U)
#define CRU_SSCGTBL_CON13_SSGTBL52_SHIFT                   (0U)
#define CRU_SSCGTBL_CON13_SSGTBL52_MASK                    (0xFFU << CRU_SSCGTBL_CON13_SSGTBL52_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON13_SSGTBL53_SHIFT                   (8U)
#define CRU_SSCGTBL_CON13_SSGTBL53_MASK                    (0xFFU << CRU_SSCGTBL_CON13_SSGTBL53_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON13_SSGTBL54_SHIFT                   (16U)
#define CRU_SSCGTBL_CON13_SSGTBL54_MASK                    (0xFFU << CRU_SSCGTBL_CON13_SSGTBL54_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON13_SSGTBL55_SHIFT                   (24U)
#define CRU_SSCGTBL_CON13_SSGTBL55_MASK                    (0xFFU << CRU_SSCGTBL_CON13_SSGTBL55_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON14 */
#define CRU_SSCGTBL_CON14_OFFSET                           (0x3B8U)
#define CRU_SSCGTBL_CON14_SSGTBL56_SHIFT                   (0U)
#define CRU_SSCGTBL_CON14_SSGTBL56_MASK                    (0xFFU << CRU_SSCGTBL_CON14_SSGTBL56_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON14_SSGTBL57_SHIFT                   (8U)
#define CRU_SSCGTBL_CON14_SSGTBL57_MASK                    (0xFFU << CRU_SSCGTBL_CON14_SSGTBL57_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON14_SSGTBL58_SHIFT                   (16U)
#define CRU_SSCGTBL_CON14_SSGTBL58_MASK                    (0xFFU << CRU_SSCGTBL_CON14_SSGTBL58_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON14_SSGTBL59_SHIFT                   (24U)
#define CRU_SSCGTBL_CON14_SSGTBL59_MASK                    (0xFFU << CRU_SSCGTBL_CON14_SSGTBL59_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON15 */
#define CRU_SSCGTBL_CON15_OFFSET                           (0x3BCU)
#define CRU_SSCGTBL_CON15_SSGTBL60_SHIFT                   (0U)
#define CRU_SSCGTBL_CON15_SSGTBL60_MASK                    (0xFFU << CRU_SSCGTBL_CON15_SSGTBL60_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON15_SSGTBL61_SHIFT                   (8U)
#define CRU_SSCGTBL_CON15_SSGTBL61_MASK                    (0xFFU << CRU_SSCGTBL_CON15_SSGTBL61_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON15_SSGTBL62_SHIFT                   (16U)
#define CRU_SSCGTBL_CON15_SSGTBL62_MASK                    (0xFFU << CRU_SSCGTBL_CON15_SSGTBL62_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON15_SSGTBL63_SHIFT                   (24U)
#define CRU_SSCGTBL_CON15_SSGTBL63_MASK                    (0xFFU << CRU_SSCGTBL_CON15_SSGTBL63_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON16 */
#define CRU_SSCGTBL_CON16_OFFSET                           (0x3C0U)
#define CRU_SSCGTBL_CON16_SSGTBL64_SHIFT                   (0U)
#define CRU_SSCGTBL_CON16_SSGTBL64_MASK                    (0xFFU << CRU_SSCGTBL_CON16_SSGTBL64_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON16_SSGTBL65_SHIFT                   (8U)
#define CRU_SSCGTBL_CON16_SSGTBL65_MASK                    (0xFFU << CRU_SSCGTBL_CON16_SSGTBL65_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON16_SSGTBL66_SHIFT                   (16U)
#define CRU_SSCGTBL_CON16_SSGTBL66_MASK                    (0xFFU << CRU_SSCGTBL_CON16_SSGTBL66_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON16_SSGTBL67_SHIFT                   (24U)
#define CRU_SSCGTBL_CON16_SSGTBL67_MASK                    (0xFFU << CRU_SSCGTBL_CON16_SSGTBL67_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON17 */
#define CRU_SSCGTBL_CON17_OFFSET                           (0x3C4U)
#define CRU_SSCGTBL_CON17_SSGTBL68_SHIFT                   (0U)
#define CRU_SSCGTBL_CON17_SSGTBL68_MASK                    (0xFFU << CRU_SSCGTBL_CON17_SSGTBL68_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON17_SSGTBL69_SHIFT                   (8U)
#define CRU_SSCGTBL_CON17_SSGTBL69_MASK                    (0xFFU << CRU_SSCGTBL_CON17_SSGTBL69_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON17_SSGTBL70_SHIFT                   (16U)
#define CRU_SSCGTBL_CON17_SSGTBL70_MASK                    (0xFFU << CRU_SSCGTBL_CON17_SSGTBL70_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON17_SSGTBL71_SHIFT                   (24U)
#define CRU_SSCGTBL_CON17_SSGTBL71_MASK                    (0xFFU << CRU_SSCGTBL_CON17_SSGTBL71_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON18 */
#define CRU_SSCGTBL_CON18_OFFSET                           (0x3C8U)
#define CRU_SSCGTBL_CON18_SSGTBL72_SHIFT                   (0U)
#define CRU_SSCGTBL_CON18_SSGTBL72_MASK                    (0xFFU << CRU_SSCGTBL_CON18_SSGTBL72_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON18_SSGTBL73_SHIFT                   (8U)
#define CRU_SSCGTBL_CON18_SSGTBL73_MASK                    (0xFFU << CRU_SSCGTBL_CON18_SSGTBL73_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON18_SSGTBL74_SHIFT                   (16U)
#define CRU_SSCGTBL_CON18_SSGTBL74_MASK                    (0xFFU << CRU_SSCGTBL_CON18_SSGTBL74_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON18_SSGTBL75_SHIFT                   (24U)
#define CRU_SSCGTBL_CON18_SSGTBL75_MASK                    (0xFFU << CRU_SSCGTBL_CON18_SSGTBL75_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON19 */
#define CRU_SSCGTBL_CON19_OFFSET                           (0x3CCU)
#define CRU_SSCGTBL_CON19_SSGTBL76_SHIFT                   (0U)
#define CRU_SSCGTBL_CON19_SSGTBL76_MASK                    (0xFFU << CRU_SSCGTBL_CON19_SSGTBL76_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON19_SSGTBL77_SHIFT                   (8U)
#define CRU_SSCGTBL_CON19_SSGTBL77_MASK                    (0xFFU << CRU_SSCGTBL_CON19_SSGTBL77_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON19_SSGTBL78_SHIFT                   (16U)
#define CRU_SSCGTBL_CON19_SSGTBL78_MASK                    (0xFFU << CRU_SSCGTBL_CON19_SSGTBL78_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON19_SSGTBL79_SHIFT                   (24U)
#define CRU_SSCGTBL_CON19_SSGTBL79_MASK                    (0xFFU << CRU_SSCGTBL_CON19_SSGTBL79_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON20 */
#define CRU_SSCGTBL_CON20_OFFSET                           (0x3D0U)
#define CRU_SSCGTBL_CON20_SSGTBL80_SHIFT                   (0U)
#define CRU_SSCGTBL_CON20_SSGTBL80_MASK                    (0xFFU << CRU_SSCGTBL_CON20_SSGTBL80_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON20_SSGTBL81_SHIFT                   (8U)
#define CRU_SSCGTBL_CON20_SSGTBL81_MASK                    (0xFFU << CRU_SSCGTBL_CON20_SSGTBL81_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON20_SSGTBL82_SHIFT                   (16U)
#define CRU_SSCGTBL_CON20_SSGTBL82_MASK                    (0xFFU << CRU_SSCGTBL_CON20_SSGTBL82_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON20_SSGTBL83_SHIFT                   (24U)
#define CRU_SSCGTBL_CON20_SSGTBL83_MASK                    (0xFFU << CRU_SSCGTBL_CON20_SSGTBL83_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON21 */
#define CRU_SSCGTBL_CON21_OFFSET                           (0x3D4U)
#define CRU_SSCGTBL_CON21_SSGTBL84_SHIFT                   (0U)
#define CRU_SSCGTBL_CON21_SSGTBL84_MASK                    (0xFFU << CRU_SSCGTBL_CON21_SSGTBL84_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON21_SSGTBL85_SHIFT                   (8U)
#define CRU_SSCGTBL_CON21_SSGTBL85_MASK                    (0xFFU << CRU_SSCGTBL_CON21_SSGTBL85_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON21_SSGTBL86_SHIFT                   (16U)
#define CRU_SSCGTBL_CON21_SSGTBL86_MASK                    (0xFFU << CRU_SSCGTBL_CON21_SSGTBL86_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON21_SSGTBL87_SHIFT                   (24U)
#define CRU_SSCGTBL_CON21_SSGTBL87_MASK                    (0xFFU << CRU_SSCGTBL_CON21_SSGTBL87_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON22 */
#define CRU_SSCGTBL_CON22_OFFSET                           (0x3D8U)
#define CRU_SSCGTBL_CON22_SSGTBL88_SHIFT                   (0U)
#define CRU_SSCGTBL_CON22_SSGTBL88_MASK                    (0xFFU << CRU_SSCGTBL_CON22_SSGTBL88_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON22_SSGTBL89_SHIFT                   (8U)
#define CRU_SSCGTBL_CON22_SSGTBL89_MASK                    (0xFFU << CRU_SSCGTBL_CON22_SSGTBL89_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON22_SSGTBL90_SHIFT                   (16U)
#define CRU_SSCGTBL_CON22_SSGTBL90_MASK                    (0xFFU << CRU_SSCGTBL_CON22_SSGTBL90_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON22_SSGTBL91_SHIFT                   (24U)
#define CRU_SSCGTBL_CON22_SSGTBL91_MASK                    (0xFFU << CRU_SSCGTBL_CON22_SSGTBL91_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON23 */
#define CRU_SSCGTBL_CON23_OFFSET                           (0x3DCU)
#define CRU_SSCGTBL_CON23_SSGTBL92_SHIFT                   (0U)
#define CRU_SSCGTBL_CON23_SSGTBL92_MASK                    (0xFFU << CRU_SSCGTBL_CON23_SSGTBL92_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON23_SSGTBL93_SHIFT                   (8U)
#define CRU_SSCGTBL_CON23_SSGTBL93_MASK                    (0xFFU << CRU_SSCGTBL_CON23_SSGTBL93_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON23_SSGTBL94_SHIFT                   (16U)
#define CRU_SSCGTBL_CON23_SSGTBL94_MASK                    (0xFFU << CRU_SSCGTBL_CON23_SSGTBL94_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON23_SSGTBL95_SHIFT                   (24U)
#define CRU_SSCGTBL_CON23_SSGTBL95_MASK                    (0xFFU << CRU_SSCGTBL_CON23_SSGTBL95_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON24 */
#define CRU_SSCGTBL_CON24_OFFSET                           (0x3E0U)
#define CRU_SSCGTBL_CON24_SSGTBL96_SHIFT                   (0U)
#define CRU_SSCGTBL_CON24_SSGTBL96_MASK                    (0xFFU << CRU_SSCGTBL_CON24_SSGTBL96_SHIFT)                  /* 0x000000FF */
#define CRU_SSCGTBL_CON24_SSGTBL97_SHIFT                   (8U)
#define CRU_SSCGTBL_CON24_SSGTBL97_MASK                    (0xFFU << CRU_SSCGTBL_CON24_SSGTBL97_SHIFT)                  /* 0x0000FF00 */
#define CRU_SSCGTBL_CON24_SSGTBL98_SHIFT                   (16U)
#define CRU_SSCGTBL_CON24_SSGTBL98_MASK                    (0xFFU << CRU_SSCGTBL_CON24_SSGTBL98_SHIFT)                  /* 0x00FF0000 */
#define CRU_SSCGTBL_CON24_SSGTBL99_SHIFT                   (24U)
#define CRU_SSCGTBL_CON24_SSGTBL99_MASK                    (0xFFU << CRU_SSCGTBL_CON24_SSGTBL99_SHIFT)                  /* 0xFF000000 */
/* SSCGTBL_CON25 */
#define CRU_SSCGTBL_CON25_OFFSET                           (0x3E4U)
#define CRU_SSCGTBL_CON25_SSGTBL100_SHIFT                  (0U)
#define CRU_SSCGTBL_CON25_SSGTBL100_MASK                   (0xFFU << CRU_SSCGTBL_CON25_SSGTBL100_SHIFT)                 /* 0x000000FF */
#define CRU_SSCGTBL_CON25_SSGTBL101_SHIFT                  (8U)
#define CRU_SSCGTBL_CON25_SSGTBL101_MASK                   (0xFFU << CRU_SSCGTBL_CON25_SSGTBL101_SHIFT)                 /* 0x0000FF00 */
#define CRU_SSCGTBL_CON25_SSGTBL102_SHIFT                  (16U)
#define CRU_SSCGTBL_CON25_SSGTBL102_MASK                   (0xFFU << CRU_SSCGTBL_CON25_SSGTBL102_SHIFT)                 /* 0x00FF0000 */
#define CRU_SSCGTBL_CON25_SSGTBL103_SHIFT                  (24U)
#define CRU_SSCGTBL_CON25_SSGTBL103_MASK                   (0xFFU << CRU_SSCGTBL_CON25_SSGTBL103_SHIFT)                 /* 0xFF000000 */
/* SSCGTBL_CON26 */
#define CRU_SSCGTBL_CON26_OFFSET                           (0x3E8U)
#define CRU_SSCGTBL_CON26_SSGTBL104_SHIFT                  (0U)
#define CRU_SSCGTBL_CON26_SSGTBL104_MASK                   (0xFFU << CRU_SSCGTBL_CON26_SSGTBL104_SHIFT)                 /* 0x000000FF */
#define CRU_SSCGTBL_CON26_SSGTBL105_SHIFT                  (8U)
#define CRU_SSCGTBL_CON26_SSGTBL105_MASK                   (0xFFU << CRU_SSCGTBL_CON26_SSGTBL105_SHIFT)                 /* 0x0000FF00 */
#define CRU_SSCGTBL_CON26_SSGTBL106_SHIFT                  (16U)
#define CRU_SSCGTBL_CON26_SSGTBL106_MASK                   (0xFFU << CRU_SSCGTBL_CON26_SSGTBL106_SHIFT)                 /* 0x00FF0000 */
#define CRU_SSCGTBL_CON26_SSGTBL107_SHIFT                  (24U)
#define CRU_SSCGTBL_CON26_SSGTBL107_MASK                   (0xFFU << CRU_SSCGTBL_CON26_SSGTBL107_SHIFT)                 /* 0xFF000000 */
/* SSCGTBL_CON27 */
#define CRU_SSCGTBL_CON27_OFFSET                           (0x3ECU)
#define CRU_SSCGTBL_CON27_SSGTBL108_SHIFT                  (0U)
#define CRU_SSCGTBL_CON27_SSGTBL108_MASK                   (0xFFU << CRU_SSCGTBL_CON27_SSGTBL108_SHIFT)                 /* 0x000000FF */
#define CRU_SSCGTBL_CON27_SSGTBL109_SHIFT                  (8U)
#define CRU_SSCGTBL_CON27_SSGTBL109_MASK                   (0xFFU << CRU_SSCGTBL_CON27_SSGTBL109_SHIFT)                 /* 0x0000FF00 */
#define CRU_SSCGTBL_CON27_SSGTBL110_SHIFT                  (16U)
#define CRU_SSCGTBL_CON27_SSGTBL110_MASK                   (0xFFU << CRU_SSCGTBL_CON27_SSGTBL110_SHIFT)                 /* 0x00FF0000 */
#define CRU_SSCGTBL_CON27_SSGTBL111_SHIFT                  (24U)
#define CRU_SSCGTBL_CON27_SSGTBL111_MASK                   (0xFFU << CRU_SSCGTBL_CON27_SSGTBL111_SHIFT)                 /* 0xFF000000 */
/* SSCGTBL_CON28 */
#define CRU_SSCGTBL_CON28_OFFSET                           (0x3F0U)
#define CRU_SSCGTBL_CON28_SSGTBL112_SHIFT                  (0U)
#define CRU_SSCGTBL_CON28_SSGTBL112_MASK                   (0xFFU << CRU_SSCGTBL_CON28_SSGTBL112_SHIFT)                 /* 0x000000FF */
#define CRU_SSCGTBL_CON28_SSGTBL113_SHIFT                  (8U)
#define CRU_SSCGTBL_CON28_SSGTBL113_MASK                   (0xFFU << CRU_SSCGTBL_CON28_SSGTBL113_SHIFT)                 /* 0x0000FF00 */
#define CRU_SSCGTBL_CON28_SSGTBL114_SHIFT                  (16U)
#define CRU_SSCGTBL_CON28_SSGTBL114_MASK                   (0xFFU << CRU_SSCGTBL_CON28_SSGTBL114_SHIFT)                 /* 0x00FF0000 */
#define CRU_SSCGTBL_CON28_SSGTBL115_SHIFT                  (24U)
#define CRU_SSCGTBL_CON28_SSGTBL115_MASK                   (0xFFU << CRU_SSCGTBL_CON28_SSGTBL115_SHIFT)                 /* 0xFF000000 */
/* SSCGTBL_CON29 */
#define CRU_SSCGTBL_CON29_OFFSET                           (0x3F4U)
#define CRU_SSCGTBL_CON29_SSGTBL116_SHIFT                  (0U)
#define CRU_SSCGTBL_CON29_SSGTBL116_MASK                   (0xFFU << CRU_SSCGTBL_CON29_SSGTBL116_SHIFT)                 /* 0x000000FF */
#define CRU_SSCGTBL_CON29_SSGTBL117_SHIFT                  (8U)
#define CRU_SSCGTBL_CON29_SSGTBL117_MASK                   (0xFFU << CRU_SSCGTBL_CON29_SSGTBL117_SHIFT)                 /* 0x0000FF00 */
#define CRU_SSCGTBL_CON29_SSGTBL118_SHIFT                  (16U)
#define CRU_SSCGTBL_CON29_SSGTBL118_MASK                   (0xFFU << CRU_SSCGTBL_CON29_SSGTBL118_SHIFT)                 /* 0x00FF0000 */
#define CRU_SSCGTBL_CON29_SSGTBL119_SHIFT                  (24U)
#define CRU_SSCGTBL_CON29_SSGTBL119_MASK                   (0xFFU << CRU_SSCGTBL_CON29_SSGTBL119_SHIFT)                 /* 0xFF000000 */
/* SSCGTBL_CON30 */
#define CRU_SSCGTBL_CON30_OFFSET                           (0x3F8U)
#define CRU_SSCGTBL_CON30_SSGTBL120_SHIFT                  (0U)
#define CRU_SSCGTBL_CON30_SSGTBL120_MASK                   (0xFFU << CRU_SSCGTBL_CON30_SSGTBL120_SHIFT)                 /* 0x000000FF */
#define CRU_SSCGTBL_CON30_SSGTBL121_SHIFT                  (8U)
#define CRU_SSCGTBL_CON30_SSGTBL121_MASK                   (0xFFU << CRU_SSCGTBL_CON30_SSGTBL121_SHIFT)                 /* 0x0000FF00 */
#define CRU_SSCGTBL_CON30_SSGTBL122_SHIFT                  (16U)
#define CRU_SSCGTBL_CON30_SSGTBL122_MASK                   (0xFFU << CRU_SSCGTBL_CON30_SSGTBL122_SHIFT)                 /* 0x00FF0000 */
#define CRU_SSCGTBL_CON30_SSGTBL123_SHIFT                  (24U)
#define CRU_SSCGTBL_CON30_SSGTBL123_MASK                   (0xFFU << CRU_SSCGTBL_CON30_SSGTBL123_SHIFT)                 /* 0xFF000000 */
/* SSCGTBL_CON31 */
#define CRU_SSCGTBL_CON31_OFFSET                           (0x3FCU)
#define CRU_SSCGTBL_CON31_SSGTBL124_SHIFT                  (0U)
#define CRU_SSCGTBL_CON31_SSGTBL124_MASK                   (0xFFU << CRU_SSCGTBL_CON31_SSGTBL124_SHIFT)                 /* 0x000000FF */
#define CRU_SSCGTBL_CON31_SSGTBL125_SHIFT                  (8U)
#define CRU_SSCGTBL_CON31_SSGTBL125_MASK                   (0xFFU << CRU_SSCGTBL_CON31_SSGTBL125_SHIFT)                 /* 0x0000FF00 */
#define CRU_SSCGTBL_CON31_SSGTBL126_SHIFT                  (16U)
#define CRU_SSCGTBL_CON31_SSGTBL126_MASK                   (0xFFU << CRU_SSCGTBL_CON31_SSGTBL126_SHIFT)                 /* 0x00FF0000 */
#define CRU_SSCGTBL_CON31_SSGTBL127_SHIFT                  (24U)
#define CRU_SSCGTBL_CON31_SSGTBL127_MASK                   (0xFFU << CRU_SSCGTBL_CON31_SSGTBL127_SHIFT)                 /* 0xFF000000 */
/* GLB_CNT_TH */
#define CRU_GLB_CNT_TH_OFFSET                              (0x400U)
#define CRU_GLB_CNT_TH_GLOBAL_RESET_COUNTER_THRESHOLD_SHIFT (0U)
#define CRU_GLB_CNT_TH_GLOBAL_RESET_COUNTER_THRESHOLD_MASK (0xFFFFU << CRU_GLB_CNT_TH_GLOBAL_RESET_COUNTER_THRESHOLD_SHIFT) /* 0x0000FFFF */
/* GLB_RST_ST */
#define CRU_GLB_RST_ST_OFFSET                              (0x404U)
#define CRU_GLB_RST_ST_FST_GLB_RST_ST_SHIFT                (0U)
#define CRU_GLB_RST_ST_FST_GLB_RST_ST_MASK                 (0x1U << CRU_GLB_RST_ST_FST_GLB_RST_ST_SHIFT)                /* 0x00000001 */
#define CRU_GLB_RST_ST_SND_GLB_RST_ST_SHIFT                (1U)
#define CRU_GLB_RST_ST_SND_GLB_RST_ST_MASK                 (0x1U << CRU_GLB_RST_ST_SND_GLB_RST_ST_SHIFT)                /* 0x00000002 */
#define CRU_GLB_RST_ST_FST_GLB_TSADC_RST_ST_SHIFT          (2U)
#define CRU_GLB_RST_ST_FST_GLB_TSADC_RST_ST_MASK           (0x1U << CRU_GLB_RST_ST_FST_GLB_TSADC_RST_ST_SHIFT)          /* 0x00000004 */
#define CRU_GLB_RST_ST_SND_GLB_TSADC_RST_ST_SHIFT          (3U)
#define CRU_GLB_RST_ST_SND_GLB_TSADC_RST_ST_MASK           (0x1U << CRU_GLB_RST_ST_SND_GLB_TSADC_RST_ST_SHIFT)          /* 0x00000008 */
#define CRU_GLB_RST_ST_FST_GLB_WDT_RST_ST_SHIFT            (4U)
#define CRU_GLB_RST_ST_FST_GLB_WDT_RST_ST_MASK             (0x1U << CRU_GLB_RST_ST_FST_GLB_WDT_RST_ST_SHIFT)            /* 0x00000010 */
#define CRU_GLB_RST_ST_SND_GLB_WDT_RST_ST_SHIFT            (5U)
#define CRU_GLB_RST_ST_SND_GLB_WDT_RST_ST_MASK             (0x1U << CRU_GLB_RST_ST_SND_GLB_WDT_RST_ST_SHIFT)            /* 0x00000020 */
#define CRU_GLB_RST_ST_WDT_RST_POS_SHIFT                   (6U)
#define CRU_GLB_RST_ST_WDT_RST_POS_MASK                    (0x1U << CRU_GLB_RST_ST_WDT_RST_POS_SHIFT)                   /* 0x00000040 */
/* GLB_SRST_FST_VALUE */
#define CRU_GLB_SRST_FST_VALUE_OFFSET                      (0x408U)
#define CRU_GLB_SRST_FST_VALUE_GLB_SRST_FST_VALUE_SHIFT    (0U)
#define CRU_GLB_SRST_FST_VALUE_GLB_SRST_FST_VALUE_MASK     (0xFFFFU << CRU_GLB_SRST_FST_VALUE_GLB_SRST_FST_VALUE_SHIFT) /* 0x0000FFFF */
/* GLB_SRST_SND_VALUE */
#define CRU_GLB_SRST_SND_VALUE_OFFSET                      (0x40CU)
#define CRU_GLB_SRST_SND_VALUE_GLB_SRST_SND_VALUE_SHIFT    (0U)
#define CRU_GLB_SRST_SND_VALUE_GLB_SRST_SND_VALUE_MASK     (0xFFFFU << CRU_GLB_SRST_SND_VALUE_GLB_SRST_SND_VALUE_SHIFT) /* 0x0000FFFF */
/* GLB_RST_CON */
#define CRU_GLB_RST_CON_OFFSET                             (0x410U)
#define CRU_GLB_RST_CON_TSADC_GLB_SRST_CTRL_SHIFT          (0U)
#define CRU_GLB_RST_CON_TSADC_GLB_SRST_CTRL_MASK           (0x1U << CRU_GLB_RST_CON_TSADC_GLB_SRST_CTRL_SHIFT)          /* 0x00000001 */
#define CRU_GLB_RST_CON_GLB_SRST_CTRL_SHIFT                (2U)
#define CRU_GLB_RST_CON_GLB_SRST_CTRL_MASK                 (0x1U << CRU_GLB_RST_CON_GLB_SRST_CTRL_SHIFT)                /* 0x00000004 */
#define CRU_GLB_RST_CON_GLB_SRST_DIS_SHIFT                 (3U)
#define CRU_GLB_RST_CON_GLB_SRST_DIS_MASK                  (0x1U << CRU_GLB_RST_CON_GLB_SRST_DIS_SHIFT)                 /* 0x00000008 */
#define CRU_GLB_RST_CON_PMU_SRST_WDT_EN_SHIFT              (4U)
#define CRU_GLB_RST_CON_PMU_SRST_WDT_EN_MASK               (0x1U << CRU_GLB_RST_CON_PMU_SRST_WDT_EN_SHIFT)              /* 0x00000010 */
#define CRU_GLB_RST_CON_CRU_WDT_EN_SHIFT                   (8U)
#define CRU_GLB_RST_CON_CRU_WDT_EN_MASK                    (0x1U << CRU_GLB_RST_CON_CRU_WDT_EN_SHIFT)                   /* 0x00000100 */
#define CRU_GLB_RST_CON_CRU_WDT_CON_SHIFT                  (12U)
#define CRU_GLB_RST_CON_CRU_WDT_CON_MASK                   (0x1U << CRU_GLB_RST_CON_CRU_WDT_CON_SHIFT)                  /* 0x00001000 */
/* SDMMC_CON0 */
#define CRU_SDMMC_CON0_OFFSET                              (0x440U)
#define CRU_SDMMC_CON0_INIT_STATE_SHIFT                    (0U)
#define CRU_SDMMC_CON0_INIT_STATE_MASK                     (0x1U << CRU_SDMMC_CON0_INIT_STATE_SHIFT)                    /* 0x00000001 */
#define CRU_SDMMC_CON0_DRV_DEGREE_SHIFT                    (1U)
#define CRU_SDMMC_CON0_DRV_DEGREE_MASK                     (0x3U << CRU_SDMMC_CON0_DRV_DEGREE_SHIFT)                    /* 0x00000006 */
#define CRU_SDMMC_CON0_DRV_DELAYNUM_SHIFT                  (3U)
#define CRU_SDMMC_CON0_DRV_DELAYNUM_MASK                   (0xFFU << CRU_SDMMC_CON0_DRV_DELAYNUM_SHIFT)                 /* 0x000007F8 */
#define CRU_SDMMC_CON0_DRV_SEL_SHIFT                       (11U)
#define CRU_SDMMC_CON0_DRV_SEL_MASK                        (0x1U << CRU_SDMMC_CON0_DRV_SEL_SHIFT)                       /* 0x00000800 */
/* SDMMC_CON1 */
#define CRU_SDMMC_CON1_OFFSET                              (0x444U)
#define CRU_SDMMC_CON1_SMP_DEGREE_SHIFT                    (1U)
#define CRU_SDMMC_CON1_SMP_DEGREE_MASK                     (0x3U << CRU_SDMMC_CON1_SMP_DEGREE_SHIFT)                    /* 0x00000006 */
#define CRU_SDMMC_CON1_SMP_DELAYNUM_SHIFT                  (3U)
#define CRU_SDMMC_CON1_SMP_DELAYNUM_MASK                   (0xFFU << CRU_SDMMC_CON1_SMP_DELAYNUM_SHIFT)                 /* 0x000007F8 */
#define CRU_SDMMC_CON1_SMP_SEL_SHIFT                       (11U)
#define CRU_SDMMC_CON1_SMP_SEL_MASK                        (0x1U << CRU_SDMMC_CON1_SMP_SEL_SHIFT)                       /* 0x00000800 */
/* SDIO_CON0 */
#define CRU_SDIO_CON0_OFFSET                               (0x448U)
#define CRU_SDIO_CON0_INIT_STATE_SHIFT                     (0U)
#define CRU_SDIO_CON0_INIT_STATE_MASK                      (0x1U << CRU_SDIO_CON0_INIT_STATE_SHIFT)                     /* 0x00000001 */
#define CRU_SDIO_CON0_DRV_DEGREE_SHIFT                     (1U)
#define CRU_SDIO_CON0_DRV_DEGREE_MASK                      (0x3U << CRU_SDIO_CON0_DRV_DEGREE_SHIFT)                     /* 0x00000006 */
#define CRU_SDIO_CON0_DRV_DELAYNUM_SHIFT                   (3U)
#define CRU_SDIO_CON0_DRV_DELAYNUM_MASK                    (0xFFU << CRU_SDIO_CON0_DRV_DELAYNUM_SHIFT)                  /* 0x000007F8 */
#define CRU_SDIO_CON0_DRV_SEL_SHIFT                        (11U)
#define CRU_SDIO_CON0_DRV_SEL_MASK                         (0x1U << CRU_SDIO_CON0_DRV_SEL_SHIFT)                        /* 0x00000800 */
/* SDIO_CON1 */
#define CRU_SDIO_CON1_OFFSET                               (0x44CU)
#define CRU_SDIO_CON1_SMP_DEGREE_SHIFT                     (1U)
#define CRU_SDIO_CON1_SMP_DEGREE_MASK                      (0x3U << CRU_SDIO_CON1_SMP_DEGREE_SHIFT)                     /* 0x00000006 */
#define CRU_SDIO_CON1_SMP_DELAYNUM_SHIFT                   (3U)
#define CRU_SDIO_CON1_SMP_DELAYNUM_MASK                    (0xFFU << CRU_SDIO_CON1_SMP_DELAYNUM_SHIFT)                  /* 0x000007F8 */
#define CRU_SDIO_CON1_SMP_SEL_SHIFT                        (11U)
#define CRU_SDIO_CON1_SMP_SEL_MASK                         (0x1U << CRU_SDIO_CON1_SMP_SEL_SHIFT)                        /* 0x00000800 */
/* EMMC_CON0 */
#define CRU_EMMC_CON0_OFFSET                               (0x450U)
#define CRU_EMMC_CON0_INIT_STATE_SHIFT                     (0U)
#define CRU_EMMC_CON0_INIT_STATE_MASK                      (0x1U << CRU_EMMC_CON0_INIT_STATE_SHIFT)                     /* 0x00000001 */
#define CRU_EMMC_CON0_DRV_DEGREE_SHIFT                     (1U)
#define CRU_EMMC_CON0_DRV_DEGREE_MASK                      (0x3U << CRU_EMMC_CON0_DRV_DEGREE_SHIFT)                     /* 0x00000006 */
#define CRU_EMMC_CON0_DRV_DELAYNUM_SHIFT                   (3U)
#define CRU_EMMC_CON0_DRV_DELAYNUM_MASK                    (0xFFU << CRU_EMMC_CON0_DRV_DELAYNUM_SHIFT)                  /* 0x000007F8 */
#define CRU_EMMC_CON0_DRV_SEL_SHIFT                        (11U)
#define CRU_EMMC_CON0_DRV_SEL_MASK                         (0x1U << CRU_EMMC_CON0_DRV_SEL_SHIFT)                        /* 0x00000800 */
/* EMMC_CON1 */
#define CRU_EMMC_CON1_OFFSET                               (0x454U)
#define CRU_EMMC_CON1_SMP_DEGREE_SHIFT                     (1U)
#define CRU_EMMC_CON1_SMP_DEGREE_MASK                      (0x3U << CRU_EMMC_CON1_SMP_DEGREE_SHIFT)                     /* 0x00000006 */
#define CRU_EMMC_CON1_SMP_DELAYNUM_SHIFT                   (3U)
#define CRU_EMMC_CON1_SMP_DELAYNUM_MASK                    (0xFFU << CRU_EMMC_CON1_SMP_DELAYNUM_SHIFT)                  /* 0x000007F8 */
#define CRU_EMMC_CON1_SMP_SEL_SHIFT                        (11U)
#define CRU_EMMC_CON1_SMP_SEL_MASK                         (0x1U << CRU_EMMC_CON1_SMP_SEL_SHIFT)                        /* 0x00000800 */
/* GMAC_CON */
#define CRU_GMAC_CON_OFFSET                                (0x460U)
#define CRU_GMAC_CON_EXT_SEL_M0_SHIFT                      (0U)
#define CRU_GMAC_CON_EXT_SEL_M0_MASK                       (0x1U << CRU_GMAC_CON_EXT_SEL_M0_SHIFT)                      /* 0x00000001 */
#define CRU_GMAC_CON_RMII_CLK_SEL_SHIFT                    (1U)
#define CRU_GMAC_CON_RMII_CLK_SEL_MASK                     (0x1U << CRU_GMAC_CON_RMII_CLK_SEL_SHIFT)                    /* 0x00000002 */
#define CRU_GMAC_CON_MII_TXCLK_SEL_SHIFT                   (2U)
#define CRU_GMAC_CON_MII_TXCLK_SEL_MASK                    (0x3U << CRU_GMAC_CON_MII_TXCLK_SEL_SHIFT)                   /* 0x0000000C */
#define CRU_GMAC_CON_RMII_MODE_SHIFT                       (4U)
#define CRU_GMAC_CON_RMII_MODE_MASK                        (0x1U << CRU_GMAC_CON_RMII_MODE_SHIFT)                       /* 0x00000010 */
#define CRU_GMAC_CON_EXT_SEL_M1_SHIFT                      (5U)
#define CRU_GMAC_CON_EXT_SEL_M1_MASK                       (0x1U << CRU_GMAC_CON_EXT_SEL_M1_SHIFT)                      /* 0x00000020 */
/* MISC_CON0 */
#define CRU_MISC_CON0_OFFSET                               (0x464U)
#define CRU_MISC_CON0_DIS_PD_CORE_DWN_CLK_EN_SHIFT         (0U)
#define CRU_MISC_CON0_DIS_PD_CORE_DWN_CLK_EN_MASK          (0x1U << CRU_MISC_CON0_DIS_PD_CORE_DWN_CLK_EN_SHIFT)         /* 0x00000001 */
#define CRU_MISC_CON0_DIS_PD_DDR_DWN_CLK_EN_SHIFT          (1U)
#define CRU_MISC_CON0_DIS_PD_DDR_DWN_CLK_EN_MASK           (0x1U << CRU_MISC_CON0_DIS_PD_DDR_DWN_CLK_EN_SHIFT)          /* 0x00000002 */
#define CRU_MISC_CON0_DIS_PD_VI_DWN_CLK_EN_SHIFT           (2U)
#define CRU_MISC_CON0_DIS_PD_VI_DWN_CLK_EN_MASK            (0x1U << CRU_MISC_CON0_DIS_PD_VI_DWN_CLK_EN_SHIFT)           /* 0x00000004 */
#define CRU_MISC_CON0_DIS_PD_VO_DWN_CLK_EN_SHIFT           (3U)
#define CRU_MISC_CON0_DIS_PD_VO_DWN_CLK_EN_MASK            (0x1U << CRU_MISC_CON0_DIS_PD_VO_DWN_CLK_EN_SHIFT)           /* 0x00000008 */
#define CRU_MISC_CON0_DIS_PD_ISPP_DWN_CLK_EN_SHIFT         (4U)
#define CRU_MISC_CON0_DIS_PD_ISPP_DWN_CLK_EN_MASK          (0x1U << CRU_MISC_CON0_DIS_PD_ISPP_DWN_CLK_EN_SHIFT)         /* 0x00000010 */
#define CRU_MISC_CON0_DIS_PD_VEPU_DWN_CLK_EN_SHIFT         (5U)
#define CRU_MISC_CON0_DIS_PD_VEPU_DWN_CLK_EN_MASK          (0x1U << CRU_MISC_CON0_DIS_PD_VEPU_DWN_CLK_EN_SHIFT)         /* 0x00000020 */
#define CRU_MISC_CON0_DIS_PD_VDPU_DWN_CLK_EN_SHIFT         (6U)
#define CRU_MISC_CON0_DIS_PD_VDPU_DWN_CLK_EN_MASK          (0x1U << CRU_MISC_CON0_DIS_PD_VDPU_DWN_CLK_EN_SHIFT)         /* 0x00000040 */
#define CRU_MISC_CON0_DIS_PD_NPU_DWN_CLK_EN_SHIFT          (7U)
#define CRU_MISC_CON0_DIS_PD_NPU_DWN_CLK_EN_MASK           (0x1U << CRU_MISC_CON0_DIS_PD_NPU_DWN_CLK_EN_SHIFT)          /* 0x00000080 */
#define CRU_MISC_CON0_DIS_PD_NVM_DWN_CLK_EN_SHIFT          (9U)
#define CRU_MISC_CON0_DIS_PD_NVM_DWN_CLK_EN_MASK           (0x1U << CRU_MISC_CON0_DIS_PD_NVM_DWN_CLK_EN_SHIFT)          /* 0x00000200 */
#define CRU_MISC_CON0_DIS_PD_USB_DWN_CLK_EN_SHIFT          (10U)
#define CRU_MISC_CON0_DIS_PD_USB_DWN_CLK_EN_MASK           (0x1U << CRU_MISC_CON0_DIS_PD_USB_DWN_CLK_EN_SHIFT)          /* 0x00000400 */
#define CRU_MISC_CON0_DIS_PD_CRYPT_DWN_CLK_EN_SHIFT        (12U)
#define CRU_MISC_CON0_DIS_PD_CRYPT_DWN_CLK_EN_MASK         (0x1U << CRU_MISC_CON0_DIS_PD_CRYPT_DWN_CLK_EN_SHIFT)        /* 0x00001000 */
#define CRU_MISC_CON0_DIS_PD_SDIO_DWN_CLK_EN_SHIFT         (14U)
#define CRU_MISC_CON0_DIS_PD_SDIO_DWN_CLK_EN_MASK          (0x1U << CRU_MISC_CON0_DIS_PD_SDIO_DWN_CLK_EN_SHIFT)         /* 0x00004000 */
/* MISC_CON1 */
#define CRU_MISC_CON1_OFFSET                               (0x468U)
#define CRU_MISC_CON1_CORE_SRST_WFIEN_SHIFT                (8U)
#define CRU_MISC_CON1_CORE_SRST_WFIEN_MASK                 (0x1U << CRU_MISC_CON1_CORE_SRST_WFIEN_SHIFT)                /* 0x00000100 */
#define CRU_MISC_CON1_COREPO_SRST_WFIEN_SHIFT              (9U)
#define CRU_MISC_CON1_COREPO_SRST_WFIEN_MASK               (0x1U << CRU_MISC_CON1_COREPO_SRST_WFIEN_SHIFT)              /* 0x00000200 */
/* AUTOCS_CORE_CLK_CON0 */
#define CRU_AUTOCS_CORE_CLK_CON0_OFFSET                    (0x520U)
#define CRU_AUTOCS_CORE_CLK_CON0_IDLE_TH_SHIFT             (0U)
#define CRU_AUTOCS_CORE_CLK_CON0_IDLE_TH_MASK              (0xFFFFU << CRU_AUTOCS_CORE_CLK_CON0_IDLE_TH_SHIFT)          /* 0x0000FFFF */
#define CRU_AUTOCS_CORE_CLK_CON0_WAIT_TH_SHIFT             (16U)
#define CRU_AUTOCS_CORE_CLK_CON0_WAIT_TH_MASK              (0xFFFFU << CRU_AUTOCS_CORE_CLK_CON0_WAIT_TH_SHIFT)          /* 0xFFFF0000 */
/* AUTOCS_CORE_CLK_CON1 */
#define CRU_AUTOCS_CORE_CLK_CON1_OFFSET                    (0x524U)
#define CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_WFIWFE_EN_SHIFT    (0U)
#define CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_WFIWFE_EN_MASK     (0x1U << CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_WFIWFE_EN_SHIFT)    /* 0x00000001 */
#define CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_WFI_EN_SHIFT       (1U)
#define CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_WFI_EN_MASK        (0x1U << CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_WFI_EN_SHIFT)       /* 0x00000002 */
#define CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_WFIL2_EN_SHIFT     (2U)
#define CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_WFIL2_EN_MASK      (0x1U << CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_WFIL2_EN_SHIFT)     /* 0x00000004 */
#define CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_NOCSLV_EN_SHIFT    (3U)
#define CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_NOCSLV_EN_MASK     (0x1U << CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_NOCSLV_EN_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_CORE_CLK_CON1_INACTIVE_WFIWFE_EN_SHIFT  (4U)
#define CRU_AUTOCS_CORE_CLK_CON1_INACTIVE_WFIWFE_EN_MASK   (0x1U << CRU_AUTOCS_CORE_CLK_CON1_INACTIVE_WFIWFE_EN_SHIFT)  /* 0x00000010 */
#define CRU_AUTOCS_CORE_CLK_CON1_INACTIVE_WFI_EN_SHIFT     (5U)
#define CRU_AUTOCS_CORE_CLK_CON1_INACTIVE_WFI_EN_MASK      (0x1U << CRU_AUTOCS_CORE_CLK_CON1_INACTIVE_WFI_EN_SHIFT)     /* 0x00000020 */
#define CRU_AUTOCS_CORE_CLK_CON1_INACTIVE_WFIL2_EN_SHIFT   (6U)
#define CRU_AUTOCS_CORE_CLK_CON1_INACTIVE_WFIL2_EN_MASK    (0x1U << CRU_AUTOCS_CORE_CLK_CON1_INACTIVE_WFIL2_EN_SHIFT)   /* 0x00000040 */
#define CRU_AUTOCS_CORE_CLK_CON1_INACTIVE_NOCSLV_EN_SHIFT  (7U)
#define CRU_AUTOCS_CORE_CLK_CON1_INACTIVE_NOCSLV_EN_MASK   (0x1U << CRU_AUTOCS_CORE_CLK_CON1_INACTIVE_NOCSLV_EN_SHIFT)  /* 0x00000080 */
#define CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_FIQIRQ_EN_SHIFT    (8U)
#define CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_FIQIRQ_EN_MASK     (0x1U << CRU_AUTOCS_CORE_CLK_CON1_ACTIVE_FIQIRQ_EN_SHIFT)    /* 0x00000100 */
#define CRU_AUTOCS_CORE_CLK_CON1_AUTOCS_EN_SHIFT           (12U)
#define CRU_AUTOCS_CORE_CLK_CON1_AUTOCS_EN_MASK            (0x1U << CRU_AUTOCS_CORE_CLK_CON1_AUTOCS_EN_SHIFT)           /* 0x00001000 */
#define CRU_AUTOCS_CORE_CLK_CON1_SWITCH_EN_SHIFT           (13U)
#define CRU_AUTOCS_CORE_CLK_CON1_SWITCH_EN_MASK            (0x1U << CRU_AUTOCS_CORE_CLK_CON1_SWITCH_EN_SHIFT)           /* 0x00002000 */
#define CRU_AUTOCS_CORE_CLK_CON1_CLKSEL_CFG_SHIFT          (14U)
#define CRU_AUTOCS_CORE_CLK_CON1_CLKSEL_CFG_MASK           (0x3U << CRU_AUTOCS_CORE_CLK_CON1_CLKSEL_CFG_SHIFT)          /* 0x0000C000 */
/* AUTOCS_BUS_ACLK_CON0 */
#define CRU_AUTOCS_BUS_ACLK_CON0_OFFSET                    (0x528U)
#define CRU_AUTOCS_BUS_ACLK_CON0_IDLE_TH_SHIFT             (0U)
#define CRU_AUTOCS_BUS_ACLK_CON0_IDLE_TH_MASK              (0xFFFFU << CRU_AUTOCS_BUS_ACLK_CON0_IDLE_TH_SHIFT)          /* 0x0000FFFF */
#define CRU_AUTOCS_BUS_ACLK_CON0_WAIT_TH_SHIFT             (16U)
#define CRU_AUTOCS_BUS_ACLK_CON0_WAIT_TH_MASK              (0xFFFFU << CRU_AUTOCS_BUS_ACLK_CON0_WAIT_TH_SHIFT)          /* 0xFFFF0000 */
/* AUTOCS_BUS_ACLK_CON1 */
#define CRU_AUTOCS_BUS_ACLK_CON1_OFFSET                    (0x52CU)
#define CRU_AUTOCS_BUS_ACLK_CON1_ACTIVE_NOCMST_EN_SHIFT    (0U)
#define CRU_AUTOCS_BUS_ACLK_CON1_ACTIVE_NOCMST_EN_MASK     (0x1U << CRU_AUTOCS_BUS_ACLK_CON1_ACTIVE_NOCMST_EN_SHIFT)    /* 0x00000001 */
#define CRU_AUTOCS_BUS_ACLK_CON1_ACTIVE_DCF_EN_SHIFT       (1U)
#define CRU_AUTOCS_BUS_ACLK_CON1_ACTIVE_DCF_EN_MASK        (0x1U << CRU_AUTOCS_BUS_ACLK_CON1_ACTIVE_DCF_EN_SHIFT)       /* 0x00000002 */
#define CRU_AUTOCS_BUS_ACLK_CON1_ACTIVE_DMA_EN_SHIFT       (2U)
#define CRU_AUTOCS_BUS_ACLK_CON1_ACTIVE_DMA_EN_MASK        (0x1U << CRU_AUTOCS_BUS_ACLK_CON1_ACTIVE_DMA_EN_SHIFT)       /* 0x00000004 */
#define CRU_AUTOCS_BUS_ACLK_CON1_ACTIVE_NOCSLV_EN_SHIFT    (3U)
#define CRU_AUTOCS_BUS_ACLK_CON1_ACTIVE_NOCSLV_EN_MASK     (0x1U << CRU_AUTOCS_BUS_ACLK_CON1_ACTIVE_NOCSLV_EN_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_BUS_ACLK_CON1_INACTIVE_NOCMST_EN_SHIFT  (4U)
#define CRU_AUTOCS_BUS_ACLK_CON1_INACTIVE_NOCMST_EN_MASK   (0x1U << CRU_AUTOCS_BUS_ACLK_CON1_INACTIVE_NOCMST_EN_SHIFT)  /* 0x00000010 */
#define CRU_AUTOCS_BUS_ACLK_CON1_INACTIVE_DCF_EN_SHIFT     (5U)
#define CRU_AUTOCS_BUS_ACLK_CON1_INACTIVE_DCF_EN_MASK      (0x1U << CRU_AUTOCS_BUS_ACLK_CON1_INACTIVE_DCF_EN_SHIFT)     /* 0x00000020 */
#define CRU_AUTOCS_BUS_ACLK_CON1_INACTIVE_DMA_EN_SHIFT     (6U)
#define CRU_AUTOCS_BUS_ACLK_CON1_INACTIVE_DMA_EN_MASK      (0x1U << CRU_AUTOCS_BUS_ACLK_CON1_INACTIVE_DMA_EN_SHIFT)     /* 0x00000040 */
#define CRU_AUTOCS_BUS_ACLK_CON1_INACTIVE_NOCSLV_EN_SHIFT  (7U)
#define CRU_AUTOCS_BUS_ACLK_CON1_INACTIVE_NOCSLV_EN_MASK   (0x1U << CRU_AUTOCS_BUS_ACLK_CON1_INACTIVE_NOCSLV_EN_SHIFT)  /* 0x00000080 */
#define CRU_AUTOCS_BUS_ACLK_CON1_AUTOCS_EN_SHIFT           (12U)
#define CRU_AUTOCS_BUS_ACLK_CON1_AUTOCS_EN_MASK            (0x1U << CRU_AUTOCS_BUS_ACLK_CON1_AUTOCS_EN_SHIFT)           /* 0x00001000 */
#define CRU_AUTOCS_BUS_ACLK_CON1_SWITCH_EN_SHIFT           (13U)
#define CRU_AUTOCS_BUS_ACLK_CON1_SWITCH_EN_MASK            (0x1U << CRU_AUTOCS_BUS_ACLK_CON1_SWITCH_EN_SHIFT)           /* 0x00002000 */
#define CRU_AUTOCS_BUS_ACLK_CON1_CLKSEL_CFG_SHIFT          (14U)
#define CRU_AUTOCS_BUS_ACLK_CON1_CLKSEL_CFG_MASK           (0x3U << CRU_AUTOCS_BUS_ACLK_CON1_CLKSEL_CFG_SHIFT)          /* 0x0000C000 */
/* AUTOCS_BUS_HCLK_CON0 */
#define CRU_AUTOCS_BUS_HCLK_CON0_OFFSET                    (0x530U)
#define CRU_AUTOCS_BUS_HCLK_CON0_IDLE_TH_SHIFT             (0U)
#define CRU_AUTOCS_BUS_HCLK_CON0_IDLE_TH_MASK              (0xFFFFU << CRU_AUTOCS_BUS_HCLK_CON0_IDLE_TH_SHIFT)          /* 0x0000FFFF */
#define CRU_AUTOCS_BUS_HCLK_CON0_WAIT_TH_SHIFT             (16U)
#define CRU_AUTOCS_BUS_HCLK_CON0_WAIT_TH_MASK              (0xFFFFU << CRU_AUTOCS_BUS_HCLK_CON0_WAIT_TH_SHIFT)          /* 0xFFFF0000 */
/* AUTOCS_BUS_HCLK_CON1 */
#define CRU_AUTOCS_BUS_HCLK_CON1_OFFSET                    (0x534U)
#define CRU_AUTOCS_BUS_HCLK_CON1_ACTIVE_NOCMST_EN_SHIFT    (0U)
#define CRU_AUTOCS_BUS_HCLK_CON1_ACTIVE_NOCMST_EN_MASK     (0x1U << CRU_AUTOCS_BUS_HCLK_CON1_ACTIVE_NOCMST_EN_SHIFT)    /* 0x00000001 */
#define CRU_AUTOCS_BUS_HCLK_CON1_ACTIVE_DCF_EN_SHIFT       (1U)
#define CRU_AUTOCS_BUS_HCLK_CON1_ACTIVE_DCF_EN_MASK        (0x1U << CRU_AUTOCS_BUS_HCLK_CON1_ACTIVE_DCF_EN_SHIFT)       /* 0x00000002 */
#define CRU_AUTOCS_BUS_HCLK_CON1_ACTIVE_DMA_EN_SHIFT       (2U)
#define CRU_AUTOCS_BUS_HCLK_CON1_ACTIVE_DMA_EN_MASK        (0x1U << CRU_AUTOCS_BUS_HCLK_CON1_ACTIVE_DMA_EN_SHIFT)       /* 0x00000004 */
#define CRU_AUTOCS_BUS_HCLK_CON1_ACTIVE_NOCSLV_EN_SHIFT    (3U)
#define CRU_AUTOCS_BUS_HCLK_CON1_ACTIVE_NOCSLV_EN_MASK     (0x1U << CRU_AUTOCS_BUS_HCLK_CON1_ACTIVE_NOCSLV_EN_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_BUS_HCLK_CON1_INACTIVE_NOCMST_EN_SHIFT  (4U)
#define CRU_AUTOCS_BUS_HCLK_CON1_INACTIVE_NOCMST_EN_MASK   (0x1U << CRU_AUTOCS_BUS_HCLK_CON1_INACTIVE_NOCMST_EN_SHIFT)  /* 0x00000010 */
#define CRU_AUTOCS_BUS_HCLK_CON1_INACTIVE_DCF_EN_SHIFT     (5U)
#define CRU_AUTOCS_BUS_HCLK_CON1_INACTIVE_DCF_EN_MASK      (0x1U << CRU_AUTOCS_BUS_HCLK_CON1_INACTIVE_DCF_EN_SHIFT)     /* 0x00000020 */
#define CRU_AUTOCS_BUS_HCLK_CON1_INACTIVE_DMA_EN_SHIFT     (6U)
#define CRU_AUTOCS_BUS_HCLK_CON1_INACTIVE_DMA_EN_MASK      (0x1U << CRU_AUTOCS_BUS_HCLK_CON1_INACTIVE_DMA_EN_SHIFT)     /* 0x00000040 */
#define CRU_AUTOCS_BUS_HCLK_CON1_INACTIVE_NOCSLV_EN_SHIFT  (7U)
#define CRU_AUTOCS_BUS_HCLK_CON1_INACTIVE_NOCSLV_EN_MASK   (0x1U << CRU_AUTOCS_BUS_HCLK_CON1_INACTIVE_NOCSLV_EN_SHIFT)  /* 0x00000080 */
#define CRU_AUTOCS_BUS_HCLK_CON1_AUTOCS_EN_SHIFT           (12U)
#define CRU_AUTOCS_BUS_HCLK_CON1_AUTOCS_EN_MASK            (0x1U << CRU_AUTOCS_BUS_HCLK_CON1_AUTOCS_EN_SHIFT)           /* 0x00001000 */
#define CRU_AUTOCS_BUS_HCLK_CON1_SWITCH_EN_SHIFT           (13U)
#define CRU_AUTOCS_BUS_HCLK_CON1_SWITCH_EN_MASK            (0x1U << CRU_AUTOCS_BUS_HCLK_CON1_SWITCH_EN_SHIFT)           /* 0x00002000 */
#define CRU_AUTOCS_BUS_HCLK_CON1_CLKSEL_CFG_SHIFT          (14U)
#define CRU_AUTOCS_BUS_HCLK_CON1_CLKSEL_CFG_MASK           (0x3U << CRU_AUTOCS_BUS_HCLK_CON1_CLKSEL_CFG_SHIFT)          /* 0x0000C000 */
/* AUTOCS_BUS_PCLK_CON0 */
#define CRU_AUTOCS_BUS_PCLK_CON0_OFFSET                    (0x538U)
#define CRU_AUTOCS_BUS_PCLK_CON0_IDLE_TH_SHIFT             (0U)
#define CRU_AUTOCS_BUS_PCLK_CON0_IDLE_TH_MASK              (0xFFFFU << CRU_AUTOCS_BUS_PCLK_CON0_IDLE_TH_SHIFT)          /* 0x0000FFFF */
#define CRU_AUTOCS_BUS_PCLK_CON0_WAIT_TH_SHIFT             (16U)
#define CRU_AUTOCS_BUS_PCLK_CON0_WAIT_TH_MASK              (0xFFFFU << CRU_AUTOCS_BUS_PCLK_CON0_WAIT_TH_SHIFT)          /* 0xFFFF0000 */
/* AUTOCS_BUS_PCLK_CON1 */
#define CRU_AUTOCS_BUS_PCLK_CON1_OFFSET                    (0x53CU)
#define CRU_AUTOCS_BUS_PCLK_CON1_ACTIVE_NOCMST_EN_SHIFT    (0U)
#define CRU_AUTOCS_BUS_PCLK_CON1_ACTIVE_NOCMST_EN_MASK     (0x1U << CRU_AUTOCS_BUS_PCLK_CON1_ACTIVE_NOCMST_EN_SHIFT)    /* 0x00000001 */
#define CRU_AUTOCS_BUS_PCLK_CON1_ACTIVE_DCF_EN_SHIFT       (1U)
#define CRU_AUTOCS_BUS_PCLK_CON1_ACTIVE_DCF_EN_MASK        (0x1U << CRU_AUTOCS_BUS_PCLK_CON1_ACTIVE_DCF_EN_SHIFT)       /* 0x00000002 */
#define CRU_AUTOCS_BUS_PCLK_CON1_ACTIVE_DMA_EN_SHIFT       (2U)
#define CRU_AUTOCS_BUS_PCLK_CON1_ACTIVE_DMA_EN_MASK        (0x1U << CRU_AUTOCS_BUS_PCLK_CON1_ACTIVE_DMA_EN_SHIFT)       /* 0x00000004 */
#define CRU_AUTOCS_BUS_PCLK_CON1_ACTIVE_NOCSLV_EN_SHIFT    (3U)
#define CRU_AUTOCS_BUS_PCLK_CON1_ACTIVE_NOCSLV_EN_MASK     (0x1U << CRU_AUTOCS_BUS_PCLK_CON1_ACTIVE_NOCSLV_EN_SHIFT)    /* 0x00000008 */
#define CRU_AUTOCS_BUS_PCLK_CON1_INACTIVE_NOCMST_EN_SHIFT  (4U)
#define CRU_AUTOCS_BUS_PCLK_CON1_INACTIVE_NOCMST_EN_MASK   (0x1U << CRU_AUTOCS_BUS_PCLK_CON1_INACTIVE_NOCMST_EN_SHIFT)  /* 0x00000010 */
#define CRU_AUTOCS_BUS_PCLK_CON1_INACTIVE_DCF_EN_SHIFT     (5U)
#define CRU_AUTOCS_BUS_PCLK_CON1_INACTIVE_DCF_EN_MASK      (0x1U << CRU_AUTOCS_BUS_PCLK_CON1_INACTIVE_DCF_EN_SHIFT)     /* 0x00000020 */
#define CRU_AUTOCS_BUS_PCLK_CON1_INACTIVE_DMA_EN_SHIFT     (6U)
#define CRU_AUTOCS_BUS_PCLK_CON1_INACTIVE_DMA_EN_MASK      (0x1U << CRU_AUTOCS_BUS_PCLK_CON1_INACTIVE_DMA_EN_SHIFT)     /* 0x00000040 */
#define CRU_AUTOCS_BUS_PCLK_CON1_INACTIVE_NOCSLV_EN_SHIFT  (7U)
#define CRU_AUTOCS_BUS_PCLK_CON1_INACTIVE_NOCSLV_EN_MASK   (0x1U << CRU_AUTOCS_BUS_PCLK_CON1_INACTIVE_NOCSLV_EN_SHIFT)  /* 0x00000080 */
#define CRU_AUTOCS_BUS_PCLK_CON1_AUTOCS_EN_SHIFT           (12U)
#define CRU_AUTOCS_BUS_PCLK_CON1_AUTOCS_EN_MASK            (0x1U << CRU_AUTOCS_BUS_PCLK_CON1_AUTOCS_EN_SHIFT)           /* 0x00001000 */
#define CRU_AUTOCS_BUS_PCLK_CON1_SWITCH_EN_SHIFT           (13U)
#define CRU_AUTOCS_BUS_PCLK_CON1_SWITCH_EN_MASK            (0x1U << CRU_AUTOCS_BUS_PCLK_CON1_SWITCH_EN_SHIFT)           /* 0x00002000 */
#define CRU_AUTOCS_BUS_PCLK_CON1_CLKSEL_CFG_SHIFT          (14U)
#define CRU_AUTOCS_BUS_PCLK_CON1_CLKSEL_CFG_MASK           (0x3U << CRU_AUTOCS_BUS_PCLK_CON1_CLKSEL_CFG_SHIFT)          /* 0x0000C000 */
/* AUTOCS_DDR_PCLK_CON0 */
#define CRU_AUTOCS_DDR_PCLK_CON0_OFFSET                    (0x540U)
#define CRU_AUTOCS_DDR_PCLK_CON0_IDLE_TH_SHIFT             (0U)
#define CRU_AUTOCS_DDR_PCLK_CON0_IDLE_TH_MASK              (0xFFFFU << CRU_AUTOCS_DDR_PCLK_CON0_IDLE_TH_SHIFT)          /* 0x0000FFFF */
#define CRU_AUTOCS_DDR_PCLK_CON0_WAIT_TH_SHIFT             (16U)
#define CRU_AUTOCS_DDR_PCLK_CON0_WAIT_TH_MASK              (0xFFFFU << CRU_AUTOCS_DDR_PCLK_CON0_WAIT_TH_SHIFT)          /* 0xFFFF0000 */
/* AUTOCS_DDR_PCLK_CON1 */
#define CRU_AUTOCS_DDR_PCLK_CON1_OFFSET                    (0x544U)
#define CRU_AUTOCS_DDR_PCLK_CON1_ACTIVE_NOCMST_EN_SHIFT    (0U)
#define CRU_AUTOCS_DDR_PCLK_CON1_ACTIVE_NOCMST_EN_MASK     (0x1U << CRU_AUTOCS_DDR_PCLK_CON1_ACTIVE_NOCMST_EN_SHIFT)    /* 0x00000001 */
#define CRU_AUTOCS_DDR_PCLK_CON1_INACTIVE_NOCMST_EN_SHIFT  (4U)
#define CRU_AUTOCS_DDR_PCLK_CON1_INACTIVE_NOCMST_EN_MASK   (0x1U << CRU_AUTOCS_DDR_PCLK_CON1_INACTIVE_NOCMST_EN_SHIFT)  /* 0x00000010 */
#define CRU_AUTOCS_DDR_PCLK_CON1_AUTOCS_EN_SHIFT           (12U)
#define CRU_AUTOCS_DDR_PCLK_CON1_AUTOCS_EN_MASK            (0x1U << CRU_AUTOCS_DDR_PCLK_CON1_AUTOCS_EN_SHIFT)           /* 0x00001000 */
#define CRU_AUTOCS_DDR_PCLK_CON1_SWITCH_EN_SHIFT           (13U)
#define CRU_AUTOCS_DDR_PCLK_CON1_SWITCH_EN_MASK            (0x1U << CRU_AUTOCS_DDR_PCLK_CON1_SWITCH_EN_SHIFT)           /* 0x00002000 */
#define CRU_AUTOCS_DDR_PCLK_CON1_CLKSEL_CFG_SHIFT          (14U)
#define CRU_AUTOCS_DDR_PCLK_CON1_CLKSEL_CFG_MASK           (0x3U << CRU_AUTOCS_DDR_PCLK_CON1_CLKSEL_CFG_SHIFT)          /* 0x0000C000 */
/* AUTOCS_PHP_ACLK_CON0 */
#define CRU_AUTOCS_PHP_ACLK_CON0_OFFSET                    (0x548U)
#define CRU_AUTOCS_PHP_ACLK_CON0_IDLE_TH_SHIFT             (0U)
#define CRU_AUTOCS_PHP_ACLK_CON0_IDLE_TH_MASK              (0xFFFFU << CRU_AUTOCS_PHP_ACLK_CON0_IDLE_TH_SHIFT)          /* 0x0000FFFF */
#define CRU_AUTOCS_PHP_ACLK_CON0_WAIT_TH_SHIFT             (16U)
#define CRU_AUTOCS_PHP_ACLK_CON0_WAIT_TH_MASK              (0xFFFFU << CRU_AUTOCS_PHP_ACLK_CON0_WAIT_TH_SHIFT)          /* 0xFFFF0000 */
/* AUTOCS_PHP_ACLK_CON1 */
#define CRU_AUTOCS_PHP_ACLK_CON1_OFFSET                    (0x54CU)
#define CRU_AUTOCS_PHP_ACLK_CON1_ACTIVE_NOC_EN_SHIFT       (0U)
#define CRU_AUTOCS_PHP_ACLK_CON1_ACTIVE_NOC_EN_MASK        (0x1U << CRU_AUTOCS_PHP_ACLK_CON1_ACTIVE_NOC_EN_SHIFT)       /* 0x00000001 */
#define CRU_AUTOCS_PHP_ACLK_CON1_INACTIVE_NOC_EN_SHIFT     (4U)
#define CRU_AUTOCS_PHP_ACLK_CON1_INACTIVE_NOC_EN_MASK      (0x1U << CRU_AUTOCS_PHP_ACLK_CON1_INACTIVE_NOC_EN_SHIFT)     /* 0x00000010 */
#define CRU_AUTOCS_PHP_ACLK_CON1_AUTOCS_EN_SHIFT           (12U)
#define CRU_AUTOCS_PHP_ACLK_CON1_AUTOCS_EN_MASK            (0x1U << CRU_AUTOCS_PHP_ACLK_CON1_AUTOCS_EN_SHIFT)           /* 0x00001000 */
#define CRU_AUTOCS_PHP_ACLK_CON1_SWITCH_EN_SHIFT           (13U)
#define CRU_AUTOCS_PHP_ACLK_CON1_SWITCH_EN_MASK            (0x1U << CRU_AUTOCS_PHP_ACLK_CON1_SWITCH_EN_SHIFT)           /* 0x00002000 */
#define CRU_AUTOCS_PHP_ACLK_CON1_CLKSEL_CFG_SHIFT          (14U)
#define CRU_AUTOCS_PHP_ACLK_CON1_CLKSEL_CFG_MASK           (0x3U << CRU_AUTOCS_PHP_ACLK_CON1_CLKSEL_CFG_SHIFT)          /* 0x0000C000 */
/* AUTOCS_PHP_HCLK_CON0 */
#define CRU_AUTOCS_PHP_HCLK_CON0_OFFSET                    (0x550U)
#define CRU_AUTOCS_PHP_HCLK_CON0_IDLE_TH_SHIFT             (0U)
#define CRU_AUTOCS_PHP_HCLK_CON0_IDLE_TH_MASK              (0xFFFFU << CRU_AUTOCS_PHP_HCLK_CON0_IDLE_TH_SHIFT)          /* 0x0000FFFF */
#define CRU_AUTOCS_PHP_HCLK_CON0_WAIT_TH_SHIFT             (16U)
#define CRU_AUTOCS_PHP_HCLK_CON0_WAIT_TH_MASK              (0xFFFFU << CRU_AUTOCS_PHP_HCLK_CON0_WAIT_TH_SHIFT)          /* 0xFFFF0000 */
/* AUTOCS_PHP_HCLK_CON1 */
#define CRU_AUTOCS_PHP_HCLK_CON1_OFFSET                    (0x554U)
#define CRU_AUTOCS_PHP_HCLK_CON1_ACTIVE_NOC_EN_SHIFT       (0U)
#define CRU_AUTOCS_PHP_HCLK_CON1_ACTIVE_NOC_EN_MASK        (0x1U << CRU_AUTOCS_PHP_HCLK_CON1_ACTIVE_NOC_EN_SHIFT)       /* 0x00000001 */
#define CRU_AUTOCS_PHP_HCLK_CON1_INACTIVE_NOC_EN_SHIFT     (4U)
#define CRU_AUTOCS_PHP_HCLK_CON1_INACTIVE_NOC_EN_MASK      (0x1U << CRU_AUTOCS_PHP_HCLK_CON1_INACTIVE_NOC_EN_SHIFT)     /* 0x00000010 */
#define CRU_AUTOCS_PHP_HCLK_CON1_AUTOCS_EN_SHIFT           (12U)
#define CRU_AUTOCS_PHP_HCLK_CON1_AUTOCS_EN_MASK            (0x1U << CRU_AUTOCS_PHP_HCLK_CON1_AUTOCS_EN_SHIFT)           /* 0x00001000 */
#define CRU_AUTOCS_PHP_HCLK_CON1_SWITCH_EN_SHIFT           (13U)
#define CRU_AUTOCS_PHP_HCLK_CON1_SWITCH_EN_MASK            (0x1U << CRU_AUTOCS_PHP_HCLK_CON1_SWITCH_EN_SHIFT)           /* 0x00002000 */
#define CRU_AUTOCS_PHP_HCLK_CON1_CLKSEL_CFG_SHIFT          (14U)
#define CRU_AUTOCS_PHP_HCLK_CON1_CLKSEL_CFG_MASK           (0x3U << CRU_AUTOCS_PHP_HCLK_CON1_CLKSEL_CFG_SHIFT)          /* 0x0000C000 */
/* AUTOCS_VDEC_ACLK_CON0 */
#define CRU_AUTOCS_VDEC_ACLK_CON0_OFFSET                   (0x568U)
#define CRU_AUTOCS_VDEC_ACLK_CON0_IDLE_TH_SHIFT            (0U)
#define CRU_AUTOCS_VDEC_ACLK_CON0_IDLE_TH_MASK             (0xFFFFU << CRU_AUTOCS_VDEC_ACLK_CON0_IDLE_TH_SHIFT)         /* 0x0000FFFF */
#define CRU_AUTOCS_VDEC_ACLK_CON0_WAIT_TH_SHIFT            (16U)
#define CRU_AUTOCS_VDEC_ACLK_CON0_WAIT_TH_MASK             (0xFFFFU << CRU_AUTOCS_VDEC_ACLK_CON0_WAIT_TH_SHIFT)         /* 0xFFFF0000 */
/* AUTOCS_VDEC_ACLK_CON1 */
#define CRU_AUTOCS_VDEC_ACLK_CON1_OFFSET                   (0x56CU)
#define CRU_AUTOCS_VDEC_ACLK_CON1_ACTIVE_LOWCLKFLAG_EN_SHIFT (0U)
#define CRU_AUTOCS_VDEC_ACLK_CON1_ACTIVE_LOWCLKFLAG_EN_MASK (0x1U << CRU_AUTOCS_VDEC_ACLK_CON1_ACTIVE_LOWCLKFLAG_EN_SHIFT) /* 0x00000001 */
#define CRU_AUTOCS_VDEC_ACLK_CON1_INACTIVE_LOWCLKFLAG_EN_SHIFT (4U)
#define CRU_AUTOCS_VDEC_ACLK_CON1_INACTIVE_LOWCLKFLAG_EN_MASK (0x1U << CRU_AUTOCS_VDEC_ACLK_CON1_INACTIVE_LOWCLKFLAG_EN_SHIFT) /* 0x00000010 */
#define CRU_AUTOCS_VDEC_ACLK_CON1_AUTOCS_EN_SHIFT          (12U)
#define CRU_AUTOCS_VDEC_ACLK_CON1_AUTOCS_EN_MASK           (0x1U << CRU_AUTOCS_VDEC_ACLK_CON1_AUTOCS_EN_SHIFT)          /* 0x00001000 */
#define CRU_AUTOCS_VDEC_ACLK_CON1_SWITCH_EN_SHIFT          (13U)
#define CRU_AUTOCS_VDEC_ACLK_CON1_SWITCH_EN_MASK           (0x1U << CRU_AUTOCS_VDEC_ACLK_CON1_SWITCH_EN_SHIFT)          /* 0x00002000 */
#define CRU_AUTOCS_VDEC_ACLK_CON1_CLKSEL_CFG_SHIFT         (14U)
#define CRU_AUTOCS_VDEC_ACLK_CON1_CLKSEL_CFG_MASK          (0x3U << CRU_AUTOCS_VDEC_ACLK_CON1_CLKSEL_CFG_SHIFT)         /* 0x0000C000 */
/* AUTOCS_VDEC_CACLK_CON0 */
#define CRU_AUTOCS_VDEC_CACLK_CON0_OFFSET                  (0x570U)
#define CRU_AUTOCS_VDEC_CACLK_CON0_IDLE_TH_SHIFT           (0U)
#define CRU_AUTOCS_VDEC_CACLK_CON0_IDLE_TH_MASK            (0xFFFFU << CRU_AUTOCS_VDEC_CACLK_CON0_IDLE_TH_SHIFT)        /* 0x0000FFFF */
#define CRU_AUTOCS_VDEC_CACLK_CON0_WAIT_TH_SHIFT           (16U)
#define CRU_AUTOCS_VDEC_CACLK_CON0_WAIT_TH_MASK            (0xFFFFU << CRU_AUTOCS_VDEC_CACLK_CON0_WAIT_TH_SHIFT)        /* 0xFFFF0000 */
/* AUTOCS_VDEC_CACLK_CON1 */
#define CRU_AUTOCS_VDEC_CACLK_CON1_OFFSET                  (0x574U)
#define CRU_AUTOCS_VDEC_CACLK_CON1_ACTIVE_LOWCLKFLAG_EN_SHIFT (0U)
#define CRU_AUTOCS_VDEC_CACLK_CON1_ACTIVE_LOWCLKFLAG_EN_MASK (0x1U << CRU_AUTOCS_VDEC_CACLK_CON1_ACTIVE_LOWCLKFLAG_EN_SHIFT) /* 0x00000001 */
#define CRU_AUTOCS_VDEC_CACLK_CON1_INACTIVE_LOWCLKFLAG_EN_SHIFT (4U)
#define CRU_AUTOCS_VDEC_CACLK_CON1_INACTIVE_LOWCLKFLAG_EN_MASK (0x1U << CRU_AUTOCS_VDEC_CACLK_CON1_INACTIVE_LOWCLKFLAG_EN_SHIFT) /* 0x00000010 */
#define CRU_AUTOCS_VDEC_CACLK_CON1_AUTOCS_EN_SHIFT         (12U)
#define CRU_AUTOCS_VDEC_CACLK_CON1_AUTOCS_EN_MASK          (0x1U << CRU_AUTOCS_VDEC_CACLK_CON1_AUTOCS_EN_SHIFT)         /* 0x00001000 */
#define CRU_AUTOCS_VDEC_CACLK_CON1_SWITCH_EN_SHIFT         (13U)
#define CRU_AUTOCS_VDEC_CACLK_CON1_SWITCH_EN_MASK          (0x1U << CRU_AUTOCS_VDEC_CACLK_CON1_SWITCH_EN_SHIFT)         /* 0x00002000 */
#define CRU_AUTOCS_VDEC_CACLK_CON1_CLKSEL_CFG_SHIFT        (14U)
#define CRU_AUTOCS_VDEC_CACLK_CON1_CLKSEL_CFG_MASK         (0x3U << CRU_AUTOCS_VDEC_CACLK_CON1_CLKSEL_CFG_SHIFT)        /* 0x0000C000 */
/* AUTOCS_VDEC_CORECLK_CON0 */
#define CRU_AUTOCS_VDEC_CORECLK_CON0_OFFSET                (0x578U)
#define CRU_AUTOCS_VDEC_CORECLK_CON0_IDLE_TH_SHIFT         (0U)
#define CRU_AUTOCS_VDEC_CORECLK_CON0_IDLE_TH_MASK          (0xFFFFU << CRU_AUTOCS_VDEC_CORECLK_CON0_IDLE_TH_SHIFT)      /* 0x0000FFFF */
#define CRU_AUTOCS_VDEC_CORECLK_CON0_WAIT_TH_SHIFT         (16U)
#define CRU_AUTOCS_VDEC_CORECLK_CON0_WAIT_TH_MASK          (0xFFFFU << CRU_AUTOCS_VDEC_CORECLK_CON0_WAIT_TH_SHIFT)      /* 0xFFFF0000 */
/* AUTOCS_VDEC_CORECLK_CON1 */
#define CRU_AUTOCS_VDEC_CORECLK_CON1_OFFSET                (0x57CU)
#define CRU_AUTOCS_VDEC_CORECLK_CON1_ACTIVE_LOWCLKFLAG_EN_SHIFT (0U)
#define CRU_AUTOCS_VDEC_CORECLK_CON1_ACTIVE_LOWCLKFLAG_EN_MASK (0x1U << CRU_AUTOCS_VDEC_CORECLK_CON1_ACTIVE_LOWCLKFLAG_EN_SHIFT) /* 0x00000001 */
#define CRU_AUTOCS_VDEC_CORECLK_CON1_INACTIVE_LOWCLKFLAG_EN_SHIFT (4U)
#define CRU_AUTOCS_VDEC_CORECLK_CON1_INACTIVE_LOWCLKFLAG_EN_MASK (0x1U << CRU_AUTOCS_VDEC_CORECLK_CON1_INACTIVE_LOWCLKFLAG_EN_SHIFT) /* 0x00000010 */
#define CRU_AUTOCS_VDEC_CORECLK_CON1_AUTOCS_EN_SHIFT       (12U)
#define CRU_AUTOCS_VDEC_CORECLK_CON1_AUTOCS_EN_MASK        (0x1U << CRU_AUTOCS_VDEC_CORECLK_CON1_AUTOCS_EN_SHIFT)       /* 0x00001000 */
#define CRU_AUTOCS_VDEC_CORECLK_CON1_SWITCH_EN_SHIFT       (13U)
#define CRU_AUTOCS_VDEC_CORECLK_CON1_SWITCH_EN_MASK        (0x1U << CRU_AUTOCS_VDEC_CORECLK_CON1_SWITCH_EN_SHIFT)       /* 0x00002000 */
#define CRU_AUTOCS_VDEC_CORECLK_CON1_CLKSEL_CFG_SHIFT      (14U)
#define CRU_AUTOCS_VDEC_CORECLK_CON1_CLKSEL_CFG_MASK       (0x3U << CRU_AUTOCS_VDEC_CORECLK_CON1_CLKSEL_CFG_SHIFT)      /* 0x0000C000 */
/* AUTOCS_VDEC_HEVCCACLK_CON0 */
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON0_OFFSET              (0x580U)
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON0_IDLE_TH_SHIFT       (0U)
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON0_IDLE_TH_MASK        (0xFFFFU << CRU_AUTOCS_VDEC_HEVCCACLK_CON0_IDLE_TH_SHIFT)    /* 0x0000FFFF */
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON0_WAIT_TH_SHIFT       (16U)
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON0_WAIT_TH_MASK        (0xFFFFU << CRU_AUTOCS_VDEC_HEVCCACLK_CON0_WAIT_TH_SHIFT)    /* 0xFFFF0000 */
/* AUTOCS_VDEC_HEVCCACLK_CON1 */
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON1_OFFSET              (0x584U)
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON1_ACTIVE_LOWCLKFLAG_EN_SHIFT (0U)
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON1_ACTIVE_LOWCLKFLAG_EN_MASK (0x1U << CRU_AUTOCS_VDEC_HEVCCACLK_CON1_ACTIVE_LOWCLKFLAG_EN_SHIFT) /* 0x00000001 */
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON1_INACTIVE_LOWCLKFLAG_EN_SHIFT (4U)
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON1_INACTIVE_LOWCLKFLAG_EN_MASK (0x1U << CRU_AUTOCS_VDEC_HEVCCACLK_CON1_INACTIVE_LOWCLKFLAG_EN_SHIFT) /* 0x00000010 */
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON1_AUTOCS_EN_SHIFT     (12U)
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON1_AUTOCS_EN_MASK      (0x1U << CRU_AUTOCS_VDEC_HEVCCACLK_CON1_AUTOCS_EN_SHIFT)     /* 0x00001000 */
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON1_SWITCH_EN_SHIFT     (13U)
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON1_SWITCH_EN_MASK      (0x1U << CRU_AUTOCS_VDEC_HEVCCACLK_CON1_SWITCH_EN_SHIFT)     /* 0x00002000 */
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON1_CLKSEL_CFG_SHIFT    (14U)
#define CRU_AUTOCS_VDEC_HEVCCACLK_CON1_CLKSEL_CFG_MASK     (0x3U << CRU_AUTOCS_VDEC_HEVCCACLK_CON1_CLKSEL_CFG_SHIFT)    /* 0x0000C000 */
/******************************************MBOX******************************************/
/* A2B_INTEN */
#define MBOX_A2B_INTEN_OFFSET                              (0x0U)
#define MBOX_A2B_INTEN_INT0_SHIFT                          (0U)
#define MBOX_A2B_INTEN_INT0_MASK                           (0x1U << MBOX_A2B_INTEN_INT0_SHIFT)                          /* 0x00000001 */
#define MBOX_A2B_INTEN_INT1_SHIFT                          (1U)
#define MBOX_A2B_INTEN_INT1_MASK                           (0x1U << MBOX_A2B_INTEN_INT1_SHIFT)                          /* 0x00000002 */
#define MBOX_A2B_INTEN_INT2_SHIFT                          (2U)
#define MBOX_A2B_INTEN_INT2_MASK                           (0x1U << MBOX_A2B_INTEN_INT2_SHIFT)                          /* 0x00000004 */
#define MBOX_A2B_INTEN_INT3_SHIFT                          (3U)
#define MBOX_A2B_INTEN_INT3_MASK                           (0x1U << MBOX_A2B_INTEN_INT3_SHIFT)                          /* 0x00000008 */
/* A2B_STATUS */
#define MBOX_A2B_STATUS_OFFSET                             (0x4U)
#define MBOX_A2B_STATUS_INT0_SHIFT                         (0U)
#define MBOX_A2B_STATUS_INT0_MASK                          (0x1U << MBOX_A2B_STATUS_INT0_SHIFT)                         /* 0x00000001 */
#define MBOX_A2B_STATUS_INT1_SHIFT                         (1U)
#define MBOX_A2B_STATUS_INT1_MASK                          (0x1U << MBOX_A2B_STATUS_INT1_SHIFT)                         /* 0x00000002 */
#define MBOX_A2B_STATUS_INT2_SHIFT                         (2U)
#define MBOX_A2B_STATUS_INT2_MASK                          (0x1U << MBOX_A2B_STATUS_INT2_SHIFT)                         /* 0x00000004 */
#define MBOX_A2B_STATUS_INT3_SHIFT                         (3U)
#define MBOX_A2B_STATUS_INT3_MASK                          (0x1U << MBOX_A2B_STATUS_INT3_SHIFT)                         /* 0x00000008 */
/* A2B_CMD_0 */
#define MBOX_A2B_CMD_0_OFFSET                              (0x8U)
#define MBOX_A2B_CMD_0_COMMAND_SHIFT                       (0U)
#define MBOX_A2B_CMD_0_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_A2B_CMD_0_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* A2B_DAT_0 */
#define MBOX_A2B_DAT_0_OFFSET                              (0xCU)
#define MBOX_A2B_DAT_0_DATA_SHIFT                          (0U)
#define MBOX_A2B_DAT_0_DATA_MASK                           (0xFFFFFFFFU << MBOX_A2B_DAT_0_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* A2B_CMD_1 */
#define MBOX_A2B_CMD_1_OFFSET                              (0x10U)
#define MBOX_A2B_CMD_1_COMMAND_SHIFT                       (0U)
#define MBOX_A2B_CMD_1_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_A2B_CMD_1_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* A2B_DAT_1 */
#define MBOX_A2B_DAT_1_OFFSET                              (0x14U)
#define MBOX_A2B_DAT_1_DATA_SHIFT                          (0U)
#define MBOX_A2B_DAT_1_DATA_MASK                           (0xFFFFFFFFU << MBOX_A2B_DAT_1_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* A2B_CMD_2 */
#define MBOX_A2B_CMD_2_OFFSET                              (0x18U)
#define MBOX_A2B_CMD_2_COMMAND_SHIFT                       (0U)
#define MBOX_A2B_CMD_2_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_A2B_CMD_2_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* A2B_DAT_2 */
#define MBOX_A2B_DAT_2_OFFSET                              (0x1CU)
#define MBOX_A2B_DAT_2_DATA_SHIFT                          (0U)
#define MBOX_A2B_DAT_2_DATA_MASK                           (0xFFFFFFFFU << MBOX_A2B_DAT_2_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* A2B_CMD_3 */
#define MBOX_A2B_CMD_3_OFFSET                              (0x20U)
#define MBOX_A2B_CMD_3_COMMAND_SHIFT                       (0U)
#define MBOX_A2B_CMD_3_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_A2B_CMD_3_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* A2B_DAT_3 */
#define MBOX_A2B_DAT_3_OFFSET                              (0x24U)
#define MBOX_A2B_DAT_3_DATA_SHIFT                          (0U)
#define MBOX_A2B_DAT_3_DATA_MASK                           (0xFFFFFFFFU << MBOX_A2B_DAT_3_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* B2A_INTEN */
#define MBOX_B2A_INTEN_OFFSET                              (0x28U)
#define MBOX_B2A_INTEN_INT0_SHIFT                          (0U)
#define MBOX_B2A_INTEN_INT0_MASK                           (0x1U << MBOX_B2A_INTEN_INT0_SHIFT)                          /* 0x00000001 */
#define MBOX_B2A_INTEN_INT1_SHIFT                          (1U)
#define MBOX_B2A_INTEN_INT1_MASK                           (0x1U << MBOX_B2A_INTEN_INT1_SHIFT)                          /* 0x00000002 */
#define MBOX_B2A_INTEN_INT2_SHIFT                          (2U)
#define MBOX_B2A_INTEN_INT2_MASK                           (0x1U << MBOX_B2A_INTEN_INT2_SHIFT)                          /* 0x00000004 */
#define MBOX_B2A_INTEN_INT3_SHIFT                          (3U)
#define MBOX_B2A_INTEN_INT3_MASK                           (0x1U << MBOX_B2A_INTEN_INT3_SHIFT)                          /* 0x00000008 */
/* B2A_STATUS */
#define MBOX_B2A_STATUS_OFFSET                             (0x2CU)
#define MBOX_B2A_STATUS_INT0_SHIFT                         (0U)
#define MBOX_B2A_STATUS_INT0_MASK                          (0x1U << MBOX_B2A_STATUS_INT0_SHIFT)                         /* 0x00000001 */
#define MBOX_B2A_STATUS_INT1_SHIFT                         (1U)
#define MBOX_B2A_STATUS_INT1_MASK                          (0x1U << MBOX_B2A_STATUS_INT1_SHIFT)                         /* 0x00000002 */
#define MBOX_B2A_STATUS_INT2_SHIFT                         (2U)
#define MBOX_B2A_STATUS_INT2_MASK                          (0x1U << MBOX_B2A_STATUS_INT2_SHIFT)                         /* 0x00000004 */
#define MBOX_B2A_STATUS_INT3_SHIFT                         (3U)
#define MBOX_B2A_STATUS_INT3_MASK                          (0x1U << MBOX_B2A_STATUS_INT3_SHIFT)                         /* 0x00000008 */
/* B2A_CMD_0 */
#define MBOX_B2A_CMD_0_OFFSET                              (0x30U)
#define MBOX_B2A_CMD_0_COMMAND_SHIFT                       (0U)
#define MBOX_B2A_CMD_0_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_B2A_CMD_0_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* B2A_DAT_0 */
#define MBOX_B2A_DAT_0_OFFSET                              (0x34U)
#define MBOX_B2A_DAT_0_DATA_SHIFT                          (0U)
#define MBOX_B2A_DAT_0_DATA_MASK                           (0xFFFFFFFFU << MBOX_B2A_DAT_0_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* B2A_CMD_1 */
#define MBOX_B2A_CMD_1_OFFSET                              (0x38U)
#define MBOX_B2A_CMD_1_COMMAND_SHIFT                       (0U)
#define MBOX_B2A_CMD_1_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_B2A_CMD_1_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* B2A_DAT_1 */
#define MBOX_B2A_DAT_1_OFFSET                              (0x3CU)
#define MBOX_B2A_DAT_1_DATA_SHIFT                          (0U)
#define MBOX_B2A_DAT_1_DATA_MASK                           (0xFFFFFFFFU << MBOX_B2A_DAT_1_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* B2A_CMD_2 */
#define MBOX_B2A_CMD_2_OFFSET                              (0x40U)
#define MBOX_B2A_CMD_2_COMMAND_SHIFT                       (0U)
#define MBOX_B2A_CMD_2_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_B2A_CMD_2_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* B2A_DAT_2 */
#define MBOX_B2A_DAT_2_OFFSET                              (0x44U)
#define MBOX_B2A_DAT_2_DATA_SHIFT                          (0U)
#define MBOX_B2A_DAT_2_DATA_MASK                           (0xFFFFFFFFU << MBOX_B2A_DAT_2_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* B2A_CMD_3 */
#define MBOX_B2A_CMD_3_OFFSET                              (0x48U)
#define MBOX_B2A_CMD_3_COMMAND_SHIFT                       (0U)
#define MBOX_B2A_CMD_3_COMMAND_MASK                        (0xFFFFFFFFU << MBOX_B2A_CMD_3_COMMAND_SHIFT)                /* 0xFFFFFFFF */
/* B2A_DAT_3 */
#define MBOX_B2A_DAT_3_OFFSET                              (0x4CU)
#define MBOX_B2A_DAT_3_DATA_SHIFT                          (0U)
#define MBOX_B2A_DAT_3_DATA_MASK                           (0xFFFFFFFFU << MBOX_B2A_DAT_3_DATA_SHIFT)                   /* 0xFFFFFFFF */
/* ATOMIC_LOCK_00 */
#define MBOX_ATOMIC_LOCK_00_OFFSET                         (0x100U)
#define MBOX_ATOMIC_LOCK_00_ATOMIC_LOCK_00_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_00_ATOMIC_LOCK_00_MASK            (0x1U << MBOX_ATOMIC_LOCK_00_ATOMIC_LOCK_00_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_01 */
#define MBOX_ATOMIC_LOCK_01_OFFSET                         (0x104U)
#define MBOX_ATOMIC_LOCK_01_ATOMIC_LOCK_01_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_01_ATOMIC_LOCK_01_MASK            (0x1U << MBOX_ATOMIC_LOCK_01_ATOMIC_LOCK_01_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_02 */
#define MBOX_ATOMIC_LOCK_02_OFFSET                         (0x108U)
#define MBOX_ATOMIC_LOCK_02_ATOMIC_LOCK_02_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_02_ATOMIC_LOCK_02_MASK            (0x1U << MBOX_ATOMIC_LOCK_02_ATOMIC_LOCK_02_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_03 */
#define MBOX_ATOMIC_LOCK_03_OFFSET                         (0x10CU)
#define MBOX_ATOMIC_LOCK_03_ATOMIC_LOCK_03_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_03_ATOMIC_LOCK_03_MASK            (0x1U << MBOX_ATOMIC_LOCK_03_ATOMIC_LOCK_03_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_04 */
#define MBOX_ATOMIC_LOCK_04_OFFSET                         (0x110U)
#define MBOX_ATOMIC_LOCK_04_ATOMIC_LOCK_04_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_04_ATOMIC_LOCK_04_MASK            (0x1U << MBOX_ATOMIC_LOCK_04_ATOMIC_LOCK_04_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_05 */
#define MBOX_ATOMIC_LOCK_05_OFFSET                         (0x114U)
#define MBOX_ATOMIC_LOCK_05_ATOMIC_LOCK_05_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_05_ATOMIC_LOCK_05_MASK            (0x1U << MBOX_ATOMIC_LOCK_05_ATOMIC_LOCK_05_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_06 */
#define MBOX_ATOMIC_LOCK_06_OFFSET                         (0x118U)
#define MBOX_ATOMIC_LOCK_06_ATOMIC_LOCK_06_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_06_ATOMIC_LOCK_06_MASK            (0x1U << MBOX_ATOMIC_LOCK_06_ATOMIC_LOCK_06_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_07 */
#define MBOX_ATOMIC_LOCK_07_OFFSET                         (0x11CU)
#define MBOX_ATOMIC_LOCK_07_ATOMIC_LOCK_07_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_07_ATOMIC_LOCK_07_MASK            (0x1U << MBOX_ATOMIC_LOCK_07_ATOMIC_LOCK_07_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_08 */
#define MBOX_ATOMIC_LOCK_08_OFFSET                         (0x120U)
#define MBOX_ATOMIC_LOCK_08_ATOMIC_LOCK_08_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_08_ATOMIC_LOCK_08_MASK            (0x1U << MBOX_ATOMIC_LOCK_08_ATOMIC_LOCK_08_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_09 */
#define MBOX_ATOMIC_LOCK_09_OFFSET                         (0x124U)
#define MBOX_ATOMIC_LOCK_09_ATOMIC_LOCK_09_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_09_ATOMIC_LOCK_09_MASK            (0x1U << MBOX_ATOMIC_LOCK_09_ATOMIC_LOCK_09_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_10 */
#define MBOX_ATOMIC_LOCK_10_OFFSET                         (0x128U)
#define MBOX_ATOMIC_LOCK_10_ATOMIC_LOCK_10_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_10_ATOMIC_LOCK_10_MASK            (0x1U << MBOX_ATOMIC_LOCK_10_ATOMIC_LOCK_10_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_11 */
#define MBOX_ATOMIC_LOCK_11_OFFSET                         (0x12CU)
#define MBOX_ATOMIC_LOCK_11_ATOMIC_LOCK_11_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_11_ATOMIC_LOCK_11_MASK            (0x1U << MBOX_ATOMIC_LOCK_11_ATOMIC_LOCK_11_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_12 */
#define MBOX_ATOMIC_LOCK_12_OFFSET                         (0x130U)
#define MBOX_ATOMIC_LOCK_12_ATOMIC_LOCK_12_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_12_ATOMIC_LOCK_12_MASK            (0x1U << MBOX_ATOMIC_LOCK_12_ATOMIC_LOCK_12_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_13 */
#define MBOX_ATOMIC_LOCK_13_OFFSET                         (0x134U)
#define MBOX_ATOMIC_LOCK_13_ATOMIC_LOCK_13_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_13_ATOMIC_LOCK_13_MASK            (0x1U << MBOX_ATOMIC_LOCK_13_ATOMIC_LOCK_13_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_14 */
#define MBOX_ATOMIC_LOCK_14_OFFSET                         (0x138U)
#define MBOX_ATOMIC_LOCK_14_ATOMIC_LOCK_14_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_14_ATOMIC_LOCK_14_MASK            (0x1U << MBOX_ATOMIC_LOCK_14_ATOMIC_LOCK_14_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_15 */
#define MBOX_ATOMIC_LOCK_15_OFFSET                         (0x13CU)
#define MBOX_ATOMIC_LOCK_15_ATOMIC_LOCK_15_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_15_ATOMIC_LOCK_15_MASK            (0x1U << MBOX_ATOMIC_LOCK_15_ATOMIC_LOCK_15_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_16 */
#define MBOX_ATOMIC_LOCK_16_OFFSET                         (0x140U)
#define MBOX_ATOMIC_LOCK_16_ATOMIC_LOCK_16_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_16_ATOMIC_LOCK_16_MASK            (0x1U << MBOX_ATOMIC_LOCK_16_ATOMIC_LOCK_16_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_17 */
#define MBOX_ATOMIC_LOCK_17_OFFSET                         (0x144U)
#define MBOX_ATOMIC_LOCK_17_ATOMIC_LOCK_17_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_17_ATOMIC_LOCK_17_MASK            (0x1U << MBOX_ATOMIC_LOCK_17_ATOMIC_LOCK_17_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_18 */
#define MBOX_ATOMIC_LOCK_18_OFFSET                         (0x148U)
#define MBOX_ATOMIC_LOCK_18_ATOMIC_LOCK_18_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_18_ATOMIC_LOCK_18_MASK            (0x1U << MBOX_ATOMIC_LOCK_18_ATOMIC_LOCK_18_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_19 */
#define MBOX_ATOMIC_LOCK_19_OFFSET                         (0x14CU)
#define MBOX_ATOMIC_LOCK_19_ATOMIC_LOCK_19_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_19_ATOMIC_LOCK_19_MASK            (0x1U << MBOX_ATOMIC_LOCK_19_ATOMIC_LOCK_19_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_20 */
#define MBOX_ATOMIC_LOCK_20_OFFSET                         (0x150U)
#define MBOX_ATOMIC_LOCK_20_ATOMIC_LOCK_20_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_20_ATOMIC_LOCK_20_MASK            (0x1U << MBOX_ATOMIC_LOCK_20_ATOMIC_LOCK_20_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_21 */
#define MBOX_ATOMIC_LOCK_21_OFFSET                         (0x154U)
#define MBOX_ATOMIC_LOCK_21_ATOMIC_LOCK_21_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_21_ATOMIC_LOCK_21_MASK            (0x1U << MBOX_ATOMIC_LOCK_21_ATOMIC_LOCK_21_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_22 */
#define MBOX_ATOMIC_LOCK_22_OFFSET                         (0x158U)
#define MBOX_ATOMIC_LOCK_22_ATOMIC_LOCK_22_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_22_ATOMIC_LOCK_22_MASK            (0x1U << MBOX_ATOMIC_LOCK_22_ATOMIC_LOCK_22_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_23 */
#define MBOX_ATOMIC_LOCK_23_OFFSET                         (0x15CU)
#define MBOX_ATOMIC_LOCK_23_ATOMIC_LOCK_23_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_23_ATOMIC_LOCK_23_MASK            (0x1U << MBOX_ATOMIC_LOCK_23_ATOMIC_LOCK_23_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_24 */
#define MBOX_ATOMIC_LOCK_24_OFFSET                         (0x160U)
#define MBOX_ATOMIC_LOCK_24_ATOMIC_LOCK_24_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_24_ATOMIC_LOCK_24_MASK            (0x1U << MBOX_ATOMIC_LOCK_24_ATOMIC_LOCK_24_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_25 */
#define MBOX_ATOMIC_LOCK_25_OFFSET                         (0x164U)
#define MBOX_ATOMIC_LOCK_25_ATOMIC_LOCK_25_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_25_ATOMIC_LOCK_25_MASK            (0x1U << MBOX_ATOMIC_LOCK_25_ATOMIC_LOCK_25_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_26 */
#define MBOX_ATOMIC_LOCK_26_OFFSET                         (0x168U)
#define MBOX_ATOMIC_LOCK_26_ATOMIC_LOCK_26_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_26_ATOMIC_LOCK_26_MASK            (0x1U << MBOX_ATOMIC_LOCK_26_ATOMIC_LOCK_26_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_27 */
#define MBOX_ATOMIC_LOCK_27_OFFSET                         (0x16CU)
#define MBOX_ATOMIC_LOCK_27_ATOMIC_LOCK_27_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_27_ATOMIC_LOCK_27_MASK            (0x1U << MBOX_ATOMIC_LOCK_27_ATOMIC_LOCK_27_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_28 */
#define MBOX_ATOMIC_LOCK_28_OFFSET                         (0x170U)
#define MBOX_ATOMIC_LOCK_28_ATOMIC_LOCK_28_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_28_ATOMIC_LOCK_28_MASK            (0x1U << MBOX_ATOMIC_LOCK_28_ATOMIC_LOCK_28_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_29 */
#define MBOX_ATOMIC_LOCK_29_OFFSET                         (0x174U)
#define MBOX_ATOMIC_LOCK_29_ATOMIC_LOCK_29_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_29_ATOMIC_LOCK_29_MASK            (0x1U << MBOX_ATOMIC_LOCK_29_ATOMIC_LOCK_29_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_30 */
#define MBOX_ATOMIC_LOCK_30_OFFSET                         (0x178U)
#define MBOX_ATOMIC_LOCK_30_ATOMIC_LOCK_30_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_30_ATOMIC_LOCK_30_MASK            (0x1U << MBOX_ATOMIC_LOCK_30_ATOMIC_LOCK_30_SHIFT)           /* 0x00000001 */
/* ATOMIC_LOCK_31 */
#define MBOX_ATOMIC_LOCK_31_OFFSET                         (0x17CU)
#define MBOX_ATOMIC_LOCK_31_ATOMIC_LOCK_31_SHIFT           (0U)
#define MBOX_ATOMIC_LOCK_31_ATOMIC_LOCK_31_MASK            (0x1U << MBOX_ATOMIC_LOCK_31_ATOMIC_LOCK_31_SHIFT)           /* 0x00000001 */
/******************************************VOP*******************************************/
/* REG_CFG_DONE */
#define VOP_REG_CFG_DONE_OFFSET                            (0x0U)
#define VOP_REG_CFG_DONE_REG_LOAD_GLOBAL_EN_SHIFT          (0U)
#define VOP_REG_CFG_DONE_REG_LOAD_GLOBAL_EN_MASK           (0x1U << VOP_REG_CFG_DONE_REG_LOAD_GLOBAL_EN_SHIFT)          /* 0x00000001 */
#define VOP_REG_CFG_DONE_REG_LOAD_WIN0_EN_SHIFT            (1U)
#define VOP_REG_CFG_DONE_REG_LOAD_WIN0_EN_MASK             (0x1U << VOP_REG_CFG_DONE_REG_LOAD_WIN0_EN_SHIFT)            /* 0x00000002 */
#define VOP_REG_CFG_DONE_REG_LOAD_WIN2_EN_SHIFT            (4U)
#define VOP_REG_CFG_DONE_REG_LOAD_WIN2_EN_MASK             (0x1U << VOP_REG_CFG_DONE_REG_LOAD_WIN2_EN_SHIFT)            /* 0x00000010 */
#define VOP_REG_CFG_DONE_REG_LOAD_SYS_EN_SHIFT             (5U)
#define VOP_REG_CFG_DONE_REG_LOAD_SYS_EN_MASK              (0x1U << VOP_REG_CFG_DONE_REG_LOAD_SYS_EN_SHIFT)             /* 0x00000020 */
/* VERSION */
#define VOP_VERSION_OFFSET                                 (0x4U)
#define VOP_VERSION                                        (0x0U)
#define VOP_VERSION_BUILD_SHIFT                            (0U)
#define VOP_VERSION_BUILD_MASK                             (0xFFFFU << VOP_VERSION_BUILD_SHIFT)                         /* 0x0000FFFF */
#define VOP_VERSION_MINOR_SHIFT                            (16U)
#define VOP_VERSION_MINOR_MASK                             (0xFFU << VOP_VERSION_MINOR_SHIFT)                           /* 0x00FF0000 */
#define VOP_VERSION_MAJOR_SHIFT                            (24U)
#define VOP_VERSION_MAJOR_MASK                             (0xFFU << VOP_VERSION_MAJOR_SHIFT)                           /* 0xFF000000 */
/* DSP_BG */
#define VOP_DSP_BG_OFFSET                                  (0x8U)
#define VOP_DSP_BG_DSP_BG_BLUE_SHIFT                       (0U)
#define VOP_DSP_BG_DSP_BG_BLUE_MASK                        (0xFFU << VOP_DSP_BG_DSP_BG_BLUE_SHIFT)                      /* 0x000000FF */
#define VOP_DSP_BG_DSP_BG_GREEN_SHIFT                      (8U)
#define VOP_DSP_BG_DSP_BG_GREEN_MASK                       (0xFFU << VOP_DSP_BG_DSP_BG_GREEN_SHIFT)                     /* 0x0000FF00 */
#define VOP_DSP_BG_DSP_BG_RED_SHIFT                        (16U)
#define VOP_DSP_BG_DSP_BG_RED_MASK                         (0xFFU << VOP_DSP_BG_DSP_BG_RED_SHIFT)                       /* 0x00FF0000 */
/* MCU */
#define VOP_MCU_OFFSET                                     (0xCU)
#define VOP_MCU_MCU_PIX_TOTAL_SHIFT                        (0U)
#define VOP_MCU_MCU_PIX_TOTAL_MASK                         (0x3FU << VOP_MCU_MCU_PIX_TOTAL_SHIFT)                       /* 0x0000003F */
#define VOP_MCU_MCU_CS_PST_SHIFT                           (6U)
#define VOP_MCU_MCU_CS_PST_MASK                            (0xFU << VOP_MCU_MCU_CS_PST_SHIFT)                           /* 0x000003C0 */
#define VOP_MCU_MCU_CS_PEND_SHIFT                          (10U)
#define VOP_MCU_MCU_CS_PEND_MASK                           (0x3FU << VOP_MCU_MCU_CS_PEND_SHIFT)                         /* 0x0000FC00 */
#define VOP_MCU_MCU_RW_PST_SHIFT                           (16U)
#define VOP_MCU_MCU_RW_PST_MASK                            (0xFU << VOP_MCU_MCU_RW_PST_SHIFT)                           /* 0x000F0000 */
#define VOP_MCU_MCU_RW_PEND_SHIFT                          (20U)
#define VOP_MCU_MCU_RW_PEND_MASK                           (0x3FU << VOP_MCU_MCU_RW_PEND_SHIFT)                         /* 0x03F00000 */
#define VOP_MCU_MCU_CLK_SEL_SHIFT                          (26U)
#define VOP_MCU_MCU_CLK_SEL_MASK                           (0x1U << VOP_MCU_MCU_CLK_SEL_SHIFT)                          /* 0x04000000 */
#define VOP_MCU_MCU_HOLD_MODE_SHIFT                        (27U)
#define VOP_MCU_MCU_HOLD_MODE_MASK                         (0x1U << VOP_MCU_MCU_HOLD_MODE_SHIFT)                        /* 0x08000000 */
#define VOP_MCU_MCU_FRAME_ST_SHIFT                         (28U)
#define VOP_MCU_MCU_FRAME_ST_MASK                          (0x1U << VOP_MCU_MCU_FRAME_ST_SHIFT)                         /* 0x10000000 */
#define VOP_MCU_MCU_RS_SHIFT                               (29U)
#define VOP_MCU_MCU_RS_MASK                                (0x1U << VOP_MCU_MCU_RS_SHIFT)                               /* 0x20000000 */
#define VOP_MCU_MCU_BYPASS_SHIFT                           (30U)
#define VOP_MCU_MCU_BYPASS_MASK                            (0x1U << VOP_MCU_MCU_BYPASS_SHIFT)                           /* 0x40000000 */
#define VOP_MCU_MCU_TYPE_SHIFT                             (31U)
#define VOP_MCU_MCU_TYPE_MASK                              (0x1U << VOP_MCU_MCU_TYPE_SHIFT)                             /* 0x80000000 */
/* SYS_CTRL0 */
#define VOP_SYS_CTRL0_OFFSET                               (0x10U)
#define VOP_SYS_CTRL0_RESERVED_SHIFT                       (0U)
#define VOP_SYS_CTRL0_RESERVED_MASK                        (0xFFFFFFFFU << VOP_SYS_CTRL0_RESERVED_SHIFT)                /* 0xFFFFFFFF */
/* SYS_CTRL1 */
#define VOP_SYS_CTRL1_OFFSET                               (0x14U)
#define VOP_SYS_CTRL1_SW_NOC_QOS_EN_SHIFT                  (0U)
#define VOP_SYS_CTRL1_SW_NOC_QOS_EN_MASK                   (0x1U << VOP_SYS_CTRL1_SW_NOC_QOS_EN_SHIFT)                  /* 0x00000001 */
#define VOP_SYS_CTRL1_SW_NOC_QOS_VALUE_SHIFT               (1U)
#define VOP_SYS_CTRL1_SW_NOC_QOS_VALUE_MASK                (0x3U << VOP_SYS_CTRL1_SW_NOC_QOS_VALUE_SHIFT)               /* 0x00000006 */
#define VOP_SYS_CTRL1_SW_NOC_HURRY_EN_SHIFT                (4U)
#define VOP_SYS_CTRL1_SW_NOC_HURRY_EN_MASK                 (0x1U << VOP_SYS_CTRL1_SW_NOC_HURRY_EN_SHIFT)                /* 0x00000010 */
#define VOP_SYS_CTRL1_SW_NOC_HURRY_VALUE_SHIFT             (5U)
#define VOP_SYS_CTRL1_SW_NOC_HURRY_VALUE_MASK              (0x3U << VOP_SYS_CTRL1_SW_NOC_HURRY_VALUE_SHIFT)             /* 0x00000060 */
#define VOP_SYS_CTRL1_SW_NOC_HURRY_THRESHOLD_SHIFT         (8U)
#define VOP_SYS_CTRL1_SW_NOC_HURRY_THRESHOLD_MASK          (0xFU << VOP_SYS_CTRL1_SW_NOC_HURRY_THRESHOLD_SHIFT)         /* 0x00000F00 */
#define VOP_SYS_CTRL1_SW_AXI_MAX_OUTSTAND_EN_SHIFT         (12U)
#define VOP_SYS_CTRL1_SW_AXI_MAX_OUTSTAND_EN_MASK          (0x1U << VOP_SYS_CTRL1_SW_AXI_MAX_OUTSTAND_EN_SHIFT)         /* 0x00001000 */
#define VOP_SYS_CTRL1_SW_AXI_MAX_OUTSTAND_NUM_SHIFT        (16U)
#define VOP_SYS_CTRL1_SW_AXI_MAX_OUTSTAND_NUM_MASK         (0x1FU << VOP_SYS_CTRL1_SW_AXI_MAX_OUTSTAND_NUM_SHIFT)       /* 0x001F0000 */
/* SYS_CTRL2 */
#define VOP_SYS_CTRL2_OFFSET                               (0x18U)
#define VOP_SYS_CTRL2_IMD_AUTO_GATING_EN_SHIFT             (0U)
#define VOP_SYS_CTRL2_IMD_AUTO_GATING_EN_MASK              (0x1U << VOP_SYS_CTRL2_IMD_AUTO_GATING_EN_SHIFT)             /* 0x00000001 */
#define VOP_SYS_CTRL2_IMD_VOP_STANDBY_EN_SHIFT             (1U)
#define VOP_SYS_CTRL2_IMD_VOP_STANDBY_EN_MASK              (0x1U << VOP_SYS_CTRL2_IMD_VOP_STANDBY_EN_SHIFT)             /* 0x00000002 */
#define VOP_SYS_CTRL2_IMD_VOP_DMA_STOP_SHIFT               (2U)
#define VOP_SYS_CTRL2_IMD_VOP_DMA_STOP_MASK                (0x1U << VOP_SYS_CTRL2_IMD_VOP_DMA_STOP_SHIFT)               /* 0x00000004 */
#define VOP_SYS_CTRL2_IMD_DSP_OUT_ZERO_SHIFT               (3U)
#define VOP_SYS_CTRL2_IMD_DSP_OUT_ZERO_MASK                (0x1U << VOP_SYS_CTRL2_IMD_DSP_OUT_ZERO_SHIFT)               /* 0x00000008 */
#define VOP_SYS_CTRL2_IMD_YUV_CLIP_SHIFT                   (4U)
#define VOP_SYS_CTRL2_IMD_YUV_CLIP_MASK                    (0x1U << VOP_SYS_CTRL2_IMD_YUV_CLIP_SHIFT)                   /* 0x00000010 */
#define VOP_SYS_CTRL2_IMD_DSP_DATA_OUT_MODE_SHIFT          (6U)
#define VOP_SYS_CTRL2_IMD_DSP_DATA_OUT_MODE_MASK           (0x1U << VOP_SYS_CTRL2_IMD_DSP_DATA_OUT_MODE_SHIFT)          /* 0x00000040 */
#define VOP_SYS_CTRL2_SW_IO_PAD_CLK_SEL_SHIFT              (7U)
#define VOP_SYS_CTRL2_SW_IO_PAD_CLK_SEL_MASK               (0x1U << VOP_SYS_CTRL2_SW_IO_PAD_CLK_SEL_SHIFT)              /* 0x00000080 */
#define VOP_SYS_CTRL2_IMD_EDPI_TE_EN_SHIFT                 (9U)
#define VOP_SYS_CTRL2_IMD_EDPI_TE_EN_MASK                  (0x1U << VOP_SYS_CTRL2_IMD_EDPI_TE_EN_SHIFT)                 /* 0x00000200 */
#define VOP_SYS_CTRL2_IMD_EDPI_CTRL_MODE_SHIFT             (10U)
#define VOP_SYS_CTRL2_IMD_EDPI_CTRL_MODE_MASK              (0x1U << VOP_SYS_CTRL2_IMD_EDPI_CTRL_MODE_SHIFT)             /* 0x00000400 */
#define VOP_SYS_CTRL2_IMD_EDPI_FRM_ST_SHIFT                (11U)
#define VOP_SYS_CTRL2_IMD_EDPI_FRM_ST_MASK                 (0x1U << VOP_SYS_CTRL2_IMD_EDPI_FRM_ST_SHIFT)                /* 0x00000800 */
#define VOP_SYS_CTRL2_IMD_DSP_TIMING_IMD_SHIFT             (12U)
#define VOP_SYS_CTRL2_IMD_DSP_TIMING_IMD_MASK              (0x1U << VOP_SYS_CTRL2_IMD_DSP_TIMING_IMD_SHIFT)             /* 0x00001000 */
#define VOP_SYS_CTRL2_IMD_GLOBAL_REGDONE_EN_SHIFT          (13U)
#define VOP_SYS_CTRL2_IMD_GLOBAL_REGDONE_EN_MASK           (0x1U << VOP_SYS_CTRL2_IMD_GLOBAL_REGDONE_EN_SHIFT)          /* 0x00002000 */
#define VOP_SYS_CTRL2_FS_ADDR_MASK_EN_SHIFT                (14U)
#define VOP_SYS_CTRL2_FS_ADDR_MASK_EN_MASK                 (0x1U << VOP_SYS_CTRL2_FS_ADDR_MASK_EN_SHIFT)                /* 0x00004000 */
#define VOP_SYS_CTRL2_DCF_IDLE_EN_SHIFT                    (15U)
#define VOP_SYS_CTRL2_DCF_IDLE_EN_MASK                     (0x1U << VOP_SYS_CTRL2_DCF_IDLE_EN_SHIFT)                    /* 0x00008000 */
/* POST_LB_CTRL */
#define VOP_POST_LB_CTRL_OFFSET                            (0x1CU)
#define VOP_POST_LB_CTRL_POST_LB_ALMOST_FULL_THRESHOLD_SHIFT (0U)
#define VOP_POST_LB_CTRL_POST_LB_ALMOST_FULL_THRESHOLD_MASK (0xFU << VOP_POST_LB_CTRL_POST_LB_ALMOST_FULL_THRESHOLD_SHIFT) /* 0x0000000F */
#define VOP_POST_LB_CTRL_POST_LB_ALMOST_EMPTY_THRESHOLD_SHIFT (4U)
#define VOP_POST_LB_CTRL_POST_LB_ALMOST_EMPTY_THRESHOLD_MASK (0xFU << VOP_POST_LB_CTRL_POST_LB_ALMOST_EMPTY_THRESHOLD_SHIFT) /* 0x000000F0 */
/* DSP_CTRL0 */
#define VOP_DSP_CTRL0_OFFSET                               (0x20U)
#define VOP_DSP_CTRL0_RGB_DCLK_EN_SHIFT                    (0U)
#define VOP_DSP_CTRL0_RGB_DCLK_EN_MASK                     (0x1U << VOP_DSP_CTRL0_RGB_DCLK_EN_SHIFT)                    /* 0x00000001 */
#define VOP_DSP_CTRL0_RGB_DCLK_POL_SHIFT                   (1U)
#define VOP_DSP_CTRL0_RGB_DCLK_POL_MASK                    (0x1U << VOP_DSP_CTRL0_RGB_DCLK_POL_SHIFT)                   /* 0x00000002 */
#define VOP_DSP_CTRL0_RGB_HSYNC_POL_SHIFT                  (2U)
#define VOP_DSP_CTRL0_RGB_HSYNC_POL_MASK                   (0x1U << VOP_DSP_CTRL0_RGB_HSYNC_POL_SHIFT)                  /* 0x00000004 */
#define VOP_DSP_CTRL0_RGB_VSYNC_POL_SHIFT                  (3U)
#define VOP_DSP_CTRL0_RGB_VSYNC_POL_MASK                   (0x1U << VOP_DSP_CTRL0_RGB_VSYNC_POL_SHIFT)                  /* 0x00000008 */
#define VOP_DSP_CTRL0_RGB_DEN_POL_SHIFT                    (4U)
#define VOP_DSP_CTRL0_RGB_DEN_POL_MASK                     (0x1U << VOP_DSP_CTRL0_RGB_DEN_POL_SHIFT)                    /* 0x00000010 */
#define VOP_DSP_CTRL0_MIPI_DCLK_EN_SHIFT                   (24U)
#define VOP_DSP_CTRL0_MIPI_DCLK_EN_MASK                    (0x1U << VOP_DSP_CTRL0_MIPI_DCLK_EN_SHIFT)                   /* 0x01000000 */
#define VOP_DSP_CTRL0_MIPI_DCLK_POL_SHIFT                  (25U)
#define VOP_DSP_CTRL0_MIPI_DCLK_POL_MASK                   (0x1U << VOP_DSP_CTRL0_MIPI_DCLK_POL_SHIFT)                  /* 0x02000000 */
#define VOP_DSP_CTRL0_MIPI_HSYNC_POL_SHIFT                 (26U)
#define VOP_DSP_CTRL0_MIPI_HSYNC_POL_MASK                  (0x1U << VOP_DSP_CTRL0_MIPI_HSYNC_POL_SHIFT)                 /* 0x04000000 */
#define VOP_DSP_CTRL0_MIPI_VSYNC_POL_SHIFT                 (27U)
#define VOP_DSP_CTRL0_MIPI_VSYNC_POL_MASK                  (0x1U << VOP_DSP_CTRL0_MIPI_VSYNC_POL_SHIFT)                 /* 0x08000000 */
#define VOP_DSP_CTRL0_MIPI_DEN_POL_SHIFT                   (28U)
#define VOP_DSP_CTRL0_MIPI_DEN_POL_MASK                    (0x1U << VOP_DSP_CTRL0_MIPI_DEN_POL_SHIFT)                   /* 0x10000000 */
#define VOP_DSP_CTRL0_SW_BT1120_DCLK_POL_SHIFT             (29U)
#define VOP_DSP_CTRL0_SW_BT1120_DCLK_POL_MASK              (0x1U << VOP_DSP_CTRL0_SW_BT1120_DCLK_POL_SHIFT)             /* 0x20000000 */
#define VOP_DSP_CTRL0_SW_BT1120_YC_SWAP_SHIFT              (30U)
#define VOP_DSP_CTRL0_SW_BT1120_YC_SWAP_MASK               (0x1U << VOP_DSP_CTRL0_SW_BT1120_YC_SWAP_SHIFT)              /* 0x40000000 */
#define VOP_DSP_CTRL0_SW_BT1120_EN_SHIFT                   (31U)
#define VOP_DSP_CTRL0_SW_BT1120_EN_MASK                    (0x1U << VOP_DSP_CTRL0_SW_BT1120_EN_SHIFT)                   /* 0x80000000 */
/* DSP_CTRL1 */
#define VOP_DSP_CTRL1_OFFSET                               (0x24U)
#define VOP_DSP_CTRL1_RESERVED_SHIFT                       (0U)
#define VOP_DSP_CTRL1_RESERVED_MASK                        (0xFFFFFFFFU << VOP_DSP_CTRL1_RESERVED_SHIFT)                /* 0xFFFFFFFF */
/* DSP_CTRL2 */
#define VOP_DSP_CTRL2_OFFSET                               (0x28U)
#define VOP_DSP_CTRL2_DSP_INTERLACE_SHIFT                  (0U)
#define VOP_DSP_CTRL2_DSP_INTERLACE_MASK                   (0x1U << VOP_DSP_CTRL2_DSP_INTERLACE_SHIFT)                  /* 0x00000001 */
#define VOP_DSP_CTRL2_INTERLACE_FIELD_POL_SHIFT            (1U)
#define VOP_DSP_CTRL2_INTERLACE_FIELD_POL_MASK             (0x1U << VOP_DSP_CTRL2_INTERLACE_FIELD_POL_SHIFT)            /* 0x00000002 */
#define VOP_DSP_CTRL2_DITHER_UP_SHIFT                      (2U)
#define VOP_DSP_CTRL2_DITHER_UP_MASK                       (0x1U << VOP_DSP_CTRL2_DITHER_UP_SHIFT)                      /* 0x00000004 */
#define VOP_DSP_CTRL2_DSP_WIN0_TOP_SHIFT                   (3U)
#define VOP_DSP_CTRL2_DSP_WIN0_TOP_MASK                    (0x1U << VOP_DSP_CTRL2_DSP_WIN0_TOP_SHIFT)                   /* 0x00000008 */
#define VOP_DSP_CTRL2_SW_OVERLAY_MODE_SHIFT                (4U)
#define VOP_DSP_CTRL2_SW_OVERLAY_MODE_MASK                 (0x1U << VOP_DSP_CTRL2_SW_OVERLAY_MODE_SHIFT)                /* 0x00000010 */
#define VOP_DSP_CTRL2_DSP_LUT_EN_SHIFT                     (5U)
#define VOP_DSP_CTRL2_DSP_LUT_EN_MASK                      (0x1U << VOP_DSP_CTRL2_DSP_LUT_EN_SHIFT)                     /* 0x00000020 */
#define VOP_DSP_CTRL2_DITHER_DOWN_MODE_SHIFT               (6U)
#define VOP_DSP_CTRL2_DITHER_DOWN_MODE_MASK                (0x1U << VOP_DSP_CTRL2_DITHER_DOWN_MODE_SHIFT)               /* 0x00000040 */
#define VOP_DSP_CTRL2_DITHER_DOWN_SEL_SHIFT                (7U)
#define VOP_DSP_CTRL2_DITHER_DOWN_SEL_MASK                 (0x1U << VOP_DSP_CTRL2_DITHER_DOWN_SEL_SHIFT)                /* 0x00000080 */
#define VOP_DSP_CTRL2_DITHER_DOWN_SHIFT                    (8U)
#define VOP_DSP_CTRL2_DITHER_DOWN_MASK                     (0x1U << VOP_DSP_CTRL2_DITHER_DOWN_SHIFT)                    /* 0x00000100 */
#define VOP_DSP_CTRL2_DSP_BG_SWAP_SHIFT                    (9U)
#define VOP_DSP_CTRL2_DSP_BG_SWAP_MASK                     (0x1U << VOP_DSP_CTRL2_DSP_BG_SWAP_SHIFT)                    /* 0x00000200 */
#define VOP_DSP_CTRL2_DSP_RB_SWAP_SHIFT                    (11U)
#define VOP_DSP_CTRL2_DSP_RB_SWAP_MASK                     (0x1U << VOP_DSP_CTRL2_DSP_RB_SWAP_SHIFT)                    /* 0x00000800 */
#define VOP_DSP_CTRL2_DSP_RG_SWAP_SHIFT                    (12U)
#define VOP_DSP_CTRL2_DSP_RG_SWAP_MASK                     (0x1U << VOP_DSP_CTRL2_DSP_RG_SWAP_SHIFT)                    /* 0x00001000 */
#define VOP_DSP_CTRL2_DSP_BLANK_EN_SHIFT                   (14U)
#define VOP_DSP_CTRL2_DSP_BLANK_EN_MASK                    (0x1U << VOP_DSP_CTRL2_DSP_BLANK_EN_SHIFT)                   /* 0x00004000 */
#define VOP_DSP_CTRL2_DSP_BLACK_EN_SHIFT                   (15U)
#define VOP_DSP_CTRL2_DSP_BLACK_EN_MASK                    (0x1U << VOP_DSP_CTRL2_DSP_BLACK_EN_SHIFT)                   /* 0x00008000 */
#define VOP_DSP_CTRL2_DSP_OUT_MODE_SHIFT                   (16U)
#define VOP_DSP_CTRL2_DSP_OUT_MODE_MASK                    (0xFU << VOP_DSP_CTRL2_DSP_OUT_MODE_SHIFT)                   /* 0x000F0000 */
#define VOP_DSP_CTRL2_POST_LB_MODE_SHIFT                   (20U)
#define VOP_DSP_CTRL2_POST_LB_MODE_MASK                    (0x1U << VOP_DSP_CTRL2_POST_LB_MODE_SHIFT)                   /* 0x00100000 */
#define VOP_DSP_CTRL2_DSP_LAYER1_SEL_SHIFT                 (22U)
#define VOP_DSP_CTRL2_DSP_LAYER1_SEL_MASK                  (0x3U << VOP_DSP_CTRL2_DSP_LAYER1_SEL_SHIFT)                 /* 0x00C00000 */
#define VOP_DSP_CTRL2_DSP_LAYER2_SEL_SHIFT                 (24U)
#define VOP_DSP_CTRL2_DSP_LAYER2_SEL_MASK                  (0x3U << VOP_DSP_CTRL2_DSP_LAYER2_SEL_SHIFT)                 /* 0x03000000 */
/* VOP_STATUS */
#define VOP_VOP_STATUS_OFFSET                              (0x2CU)
#define VOP_VOP_STATUS_DSP_BLANKING_EN_ASYNC_AFF2_SHIFT    (0U)
#define VOP_VOP_STATUS_DSP_BLANKING_EN_ASYNC_AFF2_MASK     (0x1U << VOP_VOP_STATUS_DSP_BLANKING_EN_ASYNC_AFF2_SHIFT)    /* 0x00000001 */
#define VOP_VOP_STATUS_IDLE_MMU_FF1_SHIFT                  (1U)
#define VOP_VOP_STATUS_IDLE_MMU_FF1_MASK                   (0x1U << VOP_VOP_STATUS_IDLE_MMU_FF1_SHIFT)                  /* 0x00000002 */
#define VOP_VOP_STATUS_INT_RAW_DMA_FINISH_SHIFT            (2U)
#define VOP_VOP_STATUS_INT_RAW_DMA_FINISH_MASK             (0x1U << VOP_VOP_STATUS_INT_RAW_DMA_FINISH_SHIFT)            /* 0x00000004 */
#define VOP_VOP_STATUS_DMA_STOP_VALID_SHIFT                (4U)
#define VOP_VOP_STATUS_DMA_STOP_VALID_MASK                 (0x1U << VOP_VOP_STATUS_DMA_STOP_VALID_SHIFT)                /* 0x00000010 */
#define VOP_VOP_STATUS_INTR_DMA_FINISH_MUX_SHIFT           (8U)
#define VOP_VOP_STATUS_INTR_DMA_FINISH_MUX_MASK            (0x1U << VOP_VOP_STATUS_INTR_DMA_FINISH_MUX_SHIFT)           /* 0x00000100 */
#define VOP_VOP_STATUS_INTR_LINE_FLAG0_MUX_SHIFT           (9U)
#define VOP_VOP_STATUS_INTR_LINE_FLAG0_MUX_MASK            (0x1U << VOP_VOP_STATUS_INTR_LINE_FLAG0_MUX_SHIFT)           /* 0x00000200 */
#define VOP_VOP_STATUS_INTR_LINE_FLAG1_MUX_SHIFT           (10U)
#define VOP_VOP_STATUS_INTR_LINE_FLAG1_MUX_MASK            (0x1U << VOP_VOP_STATUS_INTR_LINE_FLAG1_MUX_SHIFT)           /* 0x00000400 */
#define VOP_VOP_STATUS_INTR_POST_LB_ALMOST_FULL_MUX_SHIFT  (12U)
#define VOP_VOP_STATUS_INTR_POST_LB_ALMOST_FULL_MUX_MASK   (0x1U << VOP_VOP_STATUS_INTR_POST_LB_ALMOST_FULL_MUX_SHIFT)  /* 0x00001000 */
#define VOP_VOP_STATUS_INTR_POST_LB_ALMOST_EMTPY_MUX_SHIFT (13U)
#define VOP_VOP_STATUS_INTR_POST_LB_ALMOST_EMTPY_MUX_MASK  (0x1U << VOP_VOP_STATUS_INTR_POST_LB_ALMOST_EMTPY_MUX_SHIFT) /* 0x00002000 */
/* LINE_FLAG */
#define VOP_LINE_FLAG_OFFSET                               (0x30U)
#define VOP_LINE_FLAG_DSP_LINE_FLAG0_NUM_SHIFT             (0U)
#define VOP_LINE_FLAG_DSP_LINE_FLAG0_NUM_MASK              (0xFFFU << VOP_LINE_FLAG_DSP_LINE_FLAG0_NUM_SHIFT)           /* 0x00000FFF */
#define VOP_LINE_FLAG_DSP_LINE_FLAG1_NUM_SHIFT             (16U)
#define VOP_LINE_FLAG_DSP_LINE_FLAG1_NUM_MASK              (0xFFFU << VOP_LINE_FLAG_DSP_LINE_FLAG1_NUM_SHIFT)           /* 0x0FFF0000 */
/* INTR_EN */
#define VOP_INTR_EN_OFFSET                                 (0x34U)
#define VOP_INTR_EN_FS0_INTR_EN_SHIFT                      (0U)
#define VOP_INTR_EN_FS0_INTR_EN_MASK                       (0x1U << VOP_INTR_EN_FS0_INTR_EN_SHIFT)                      /* 0x00000001 */
#define VOP_INTR_EN_FS1_INTR_EN_SHIFT                      (1U)
#define VOP_INTR_EN_FS1_INTR_EN_MASK                       (0x1U << VOP_INTR_EN_FS1_INTR_EN_SHIFT)                      /* 0x00000002 */
#define VOP_INTR_EN_ADDR_SAME_INTR_EN_SHIFT                (2U)
#define VOP_INTR_EN_ADDR_SAME_INTR_EN_MASK                 (0x1U << VOP_INTR_EN_ADDR_SAME_INTR_EN_SHIFT)                /* 0x00000004 */
#define VOP_INTR_EN_LINE_FLAG0_INTR_EN_SHIFT               (3U)
#define VOP_INTR_EN_LINE_FLAG0_INTR_EN_MASK                (0x1U << VOP_INTR_EN_LINE_FLAG0_INTR_EN_SHIFT)               /* 0x00000008 */
#define VOP_INTR_EN_LINE_FLAG1_INTR_EN_SHIFT               (4U)
#define VOP_INTR_EN_LINE_FLAG1_INTR_EN_MASK                (0x1U << VOP_INTR_EN_LINE_FLAG1_INTR_EN_SHIFT)               /* 0x00000010 */
#define VOP_INTR_EN_BUS_ERROR_INTR_EN_SHIFT                (5U)
#define VOP_INTR_EN_BUS_ERROR_INTR_EN_MASK                 (0x1U << VOP_INTR_EN_BUS_ERROR_INTR_EN_SHIFT)                /* 0x00000020 */
#define VOP_INTR_EN_WIN0_EMPTY_INTR_EN_SHIFT               (6U)
#define VOP_INTR_EN_WIN0_EMPTY_INTR_EN_MASK                (0x1U << VOP_INTR_EN_WIN0_EMPTY_INTR_EN_SHIFT)               /* 0x00000040 */
#define VOP_INTR_EN_DSP_HOLD_VALID_INTR_EN_SHIFT           (8U)
#define VOP_INTR_EN_DSP_HOLD_VALID_INTR_EN_MASK            (0x1U << VOP_INTR_EN_DSP_HOLD_VALID_INTR_EN_SHIFT)           /* 0x00000100 */
#define VOP_INTR_EN_DMA_FRM_FSH_INTR_EN_SHIFT              (9U)
#define VOP_INTR_EN_DMA_FRM_FSH_INTR_EN_MASK               (0x1U << VOP_INTR_EN_DMA_FRM_FSH_INTR_EN_SHIFT)              /* 0x00000200 */
#define VOP_INTR_EN_WIN2_EMPTY_INTR_EN_SHIFT               (10U)
#define VOP_INTR_EN_WIN2_EMPTY_INTR_EN_MASK                (0x1U << VOP_INTR_EN_WIN2_EMPTY_INTR_EN_SHIFT)               /* 0x00000400 */
#define VOP_INTR_EN_POST_EMPTY_INTR_EN_SHIFT               (11U)
#define VOP_INTR_EN_POST_EMPTY_INTR_EN_MASK                (0x1U << VOP_INTR_EN_POST_EMPTY_INTR_EN_SHIFT)               /* 0x00000800 */
#define VOP_INTR_EN_POST_LB_ALMOST_FULL_INTR_EN_SHIFT      (12U)
#define VOP_INTR_EN_POST_LB_ALMOST_FULL_INTR_EN_MASK       (0x1U << VOP_INTR_EN_POST_LB_ALMOST_FULL_INTR_EN_SHIFT)      /* 0x00001000 */
#define VOP_INTR_EN_POST_LB_ALMOST_EMPTY_INTR_EN_SHIFT     (13U)
#define VOP_INTR_EN_POST_LB_ALMOST_EMPTY_INTR_EN_MASK      (0x1U << VOP_INTR_EN_POST_LB_ALMOST_EMPTY_INTR_EN_SHIFT)     /* 0x00002000 */
#define VOP_INTR_EN_MMU_IRQ_INTR_EN_SHIFT                  (15U)
#define VOP_INTR_EN_MMU_IRQ_INTR_EN_MASK                   (0x1U << VOP_INTR_EN_MMU_IRQ_INTR_EN_SHIFT)                  /* 0x00008000 */
/* INTR_CLEAR */
#define VOP_INTR_CLEAR_OFFSET                              (0x38U)
#define VOP_INTR_CLEAR_FS0_INTR_CLR_SHIFT                  (0U)
#define VOP_INTR_CLEAR_FS0_INTR_CLR_MASK                   (0x1U << VOP_INTR_CLEAR_FS0_INTR_CLR_SHIFT)                  /* 0x00000001 */
#define VOP_INTR_CLEAR_FS1_INTR_CLR_SHIFT                  (1U)
#define VOP_INTR_CLEAR_FS1_INTR_CLR_MASK                   (0x1U << VOP_INTR_CLEAR_FS1_INTR_CLR_SHIFT)                  /* 0x00000002 */
#define VOP_INTR_CLEAR_ADDR_SAME_INTR_CLR_SHIFT            (2U)
#define VOP_INTR_CLEAR_ADDR_SAME_INTR_CLR_MASK             (0x1U << VOP_INTR_CLEAR_ADDR_SAME_INTR_CLR_SHIFT)            /* 0x00000004 */
#define VOP_INTR_CLEAR_LINE_FLAG0_INTR_CLR_SHIFT           (3U)
#define VOP_INTR_CLEAR_LINE_FLAG0_INTR_CLR_MASK            (0x1U << VOP_INTR_CLEAR_LINE_FLAG0_INTR_CLR_SHIFT)           /* 0x00000008 */
#define VOP_INTR_CLEAR_LINE_FLAG1_INTR_CLR_SHIFT           (4U)
#define VOP_INTR_CLEAR_LINE_FLAG1_INTR_CLR_MASK            (0x1U << VOP_INTR_CLEAR_LINE_FLAG1_INTR_CLR_SHIFT)           /* 0x00000010 */
#define VOP_INTR_CLEAR_BUS_ERROR_INTR_CLR_SHIFT            (5U)
#define VOP_INTR_CLEAR_BUS_ERROR_INTR_CLR_MASK             (0x1U << VOP_INTR_CLEAR_BUS_ERROR_INTR_CLR_SHIFT)            /* 0x00000020 */
#define VOP_INTR_CLEAR_WIN0_EMPTY_INTR_CLR_SHIFT           (6U)
#define VOP_INTR_CLEAR_WIN0_EMPTY_INTR_CLR_MASK            (0x1U << VOP_INTR_CLEAR_WIN0_EMPTY_INTR_CLR_SHIFT)           /* 0x00000040 */
#define VOP_INTR_CLEAR_DSP_HOLD_VALID_INTR_CLR_SHIFT       (8U)
#define VOP_INTR_CLEAR_DSP_HOLD_VALID_INTR_CLR_MASK        (0x1U << VOP_INTR_CLEAR_DSP_HOLD_VALID_INTR_CLR_SHIFT)       /* 0x00000100 */
#define VOP_INTR_CLEAR_DMA_FRM_FSH_INTR_CLR_SHIFT          (9U)
#define VOP_INTR_CLEAR_DMA_FRM_FSH_INTR_CLR_MASK           (0x1U << VOP_INTR_CLEAR_DMA_FRM_FSH_INTR_CLR_SHIFT)          /* 0x00000200 */
#define VOP_INTR_CLEAR_WIN2_EMPTY_INTR_CLR_SHIFT           (10U)
#define VOP_INTR_CLEAR_WIN2_EMPTY_INTR_CLR_MASK            (0x1U << VOP_INTR_CLEAR_WIN2_EMPTY_INTR_CLR_SHIFT)           /* 0x00000400 */
#define VOP_INTR_CLEAR_POST_EMPTY_INTR_CLR_SHIFT           (11U)
#define VOP_INTR_CLEAR_POST_EMPTY_INTR_CLR_MASK            (0x1U << VOP_INTR_CLEAR_POST_EMPTY_INTR_CLR_SHIFT)           /* 0x00000800 */
#define VOP_INTR_CLEAR_POST_LB_ALMOST_FULL_INTR_CLR_SHIFT  (12U)
#define VOP_INTR_CLEAR_POST_LB_ALMOST_FULL_INTR_CLR_MASK   (0x1U << VOP_INTR_CLEAR_POST_LB_ALMOST_FULL_INTR_CLR_SHIFT)  /* 0x00001000 */
#define VOP_INTR_CLEAR_POST_LB_ALMOST_EMPTY_INTR_CLR_SHIFT (13U)
#define VOP_INTR_CLEAR_POST_LB_ALMOST_EMPTY_INTR_CLR_MASK  (0x1U << VOP_INTR_CLEAR_POST_LB_ALMOST_EMPTY_INTR_CLR_SHIFT) /* 0x00002000 */
#define VOP_INTR_CLEAR_MMU_IRQ_INTR_CLR_SHIFT              (15U)
#define VOP_INTR_CLEAR_MMU_IRQ_INTR_CLR_MASK               (0x1U << VOP_INTR_CLEAR_MMU_IRQ_INTR_CLR_SHIFT)              /* 0x00008000 */
/* INTR_STATUS */
#define VOP_INTR_STATUS_OFFSET                             (0x3CU)
#define VOP_INTR_STATUS_FS0_INTR_STS_SHIFT                 (0U)
#define VOP_INTR_STATUS_FS0_INTR_STS_MASK                  (0x1U << VOP_INTR_STATUS_FS0_INTR_STS_SHIFT)                 /* 0x00000001 */
#define VOP_INTR_STATUS_FS1_INTR_STS_SHIFT                 (1U)
#define VOP_INTR_STATUS_FS1_INTR_STS_MASK                  (0x1U << VOP_INTR_STATUS_FS1_INTR_STS_SHIFT)                 /* 0x00000002 */
#define VOP_INTR_STATUS_ADDR_SAME_INTR_STS_SHIFT           (2U)
#define VOP_INTR_STATUS_ADDR_SAME_INTR_STS_MASK            (0x1U << VOP_INTR_STATUS_ADDR_SAME_INTR_STS_SHIFT)           /* 0x00000004 */
#define VOP_INTR_STATUS_LINE_FLAG0_INTR_STS_SHIFT          (3U)
#define VOP_INTR_STATUS_LINE_FLAG0_INTR_STS_MASK           (0x1U << VOP_INTR_STATUS_LINE_FLAG0_INTR_STS_SHIFT)          /* 0x00000008 */
#define VOP_INTR_STATUS_LINE_FLAG1_INTR_STS_SHIFT          (4U)
#define VOP_INTR_STATUS_LINE_FLAG1_INTR_STS_MASK           (0x1U << VOP_INTR_STATUS_LINE_FLAG1_INTR_STS_SHIFT)          /* 0x00000010 */
#define VOP_INTR_STATUS_BUS_ERROR_INTR_STS_SHIFT           (5U)
#define VOP_INTR_STATUS_BUS_ERROR_INTR_STS_MASK            (0x1U << VOP_INTR_STATUS_BUS_ERROR_INTR_STS_SHIFT)           /* 0x00000020 */
#define VOP_INTR_STATUS_WIN0_EMPTY_INTR_STS_SHIFT          (6U)
#define VOP_INTR_STATUS_WIN0_EMPTY_INTR_STS_MASK           (0x1U << VOP_INTR_STATUS_WIN0_EMPTY_INTR_STS_SHIFT)          /* 0x00000040 */
#define VOP_INTR_STATUS_DSP_HOLD_VALID_INTR_STS_SHIFT      (8U)
#define VOP_INTR_STATUS_DSP_HOLD_VALID_INTR_STS_MASK       (0x1U << VOP_INTR_STATUS_DSP_HOLD_VALID_INTR_STS_SHIFT)      /* 0x00000100 */
#define VOP_INTR_STATUS_DMA_FRM_FSH_INTR_STS_SHIFT         (9U)
#define VOP_INTR_STATUS_DMA_FRM_FSH_INTR_STS_MASK          (0x1U << VOP_INTR_STATUS_DMA_FRM_FSH_INTR_STS_SHIFT)         /* 0x00000200 */
#define VOP_INTR_STATUS_WIN2_EMPTY_INTR_STS_SHIFT          (10U)
#define VOP_INTR_STATUS_WIN2_EMPTY_INTR_STS_MASK           (0x1U << VOP_INTR_STATUS_WIN2_EMPTY_INTR_STS_SHIFT)          /* 0x00000400 */
#define VOP_INTR_STATUS_POST_EMPTY_INTR_STS_SHIFT          (11U)
#define VOP_INTR_STATUS_POST_EMPTY_INTR_STS_MASK           (0x1U << VOP_INTR_STATUS_POST_EMPTY_INTR_STS_SHIFT)          /* 0x00000800 */
#define VOP_INTR_STATUS_POST_LB_ALMOST_FULL_INTR_SHIFT     (12U)
#define VOP_INTR_STATUS_POST_LB_ALMOST_FULL_INTR_MASK      (0x1U << VOP_INTR_STATUS_POST_LB_ALMOST_FULL_INTR_SHIFT)     /* 0x00001000 */
#define VOP_INTR_STATUS_POST_LB_ALMOST_EMPTY_INTR_STS_SHIFT (13U)
#define VOP_INTR_STATUS_POST_LB_ALMOST_EMPTY_INTR_STS_MASK (0x1U << VOP_INTR_STATUS_POST_LB_ALMOST_EMPTY_INTR_STS_SHIFT) /* 0x00002000 */
#define VOP_INTR_STATUS_MMU_INTR_STATUS_SHIFT              (15U)
#define VOP_INTR_STATUS_MMU_INTR_STATUS_MASK               (0x1U << VOP_INTR_STATUS_MMU_INTR_STATUS_SHIFT)              /* 0x00008000 */
#define VOP_INTR_STATUS_FS0_INTR_RAW_STS_SHIFT             (16U)
#define VOP_INTR_STATUS_FS0_INTR_RAW_STS_MASK              (0x1U << VOP_INTR_STATUS_FS0_INTR_RAW_STS_SHIFT)             /* 0x00010000 */
#define VOP_INTR_STATUS_FS1_INTR_RAW_STS_SHIFT             (17U)
#define VOP_INTR_STATUS_FS1_INTR_RAW_STS_MASK              (0x1U << VOP_INTR_STATUS_FS1_INTR_RAW_STS_SHIFT)             /* 0x00020000 */
#define VOP_INTR_STATUS_ADDR_SAME_INTR_RAW_STS_SHIFT       (18U)
#define VOP_INTR_STATUS_ADDR_SAME_INTR_RAW_STS_MASK        (0x1U << VOP_INTR_STATUS_ADDR_SAME_INTR_RAW_STS_SHIFT)       /* 0x00040000 */
#define VOP_INTR_STATUS_LINE_FLAG0_INTR_RAW_STS_SHIFT      (19U)
#define VOP_INTR_STATUS_LINE_FLAG0_INTR_RAW_STS_MASK       (0x1U << VOP_INTR_STATUS_LINE_FLAG0_INTR_RAW_STS_SHIFT)      /* 0x00080000 */
#define VOP_INTR_STATUS_LINE_FLAG1_INTR_RAW_STS_SHIFT      (20U)
#define VOP_INTR_STATUS_LINE_FLAG1_INTR_RAW_STS_MASK       (0x1U << VOP_INTR_STATUS_LINE_FLAG1_INTR_RAW_STS_SHIFT)      /* 0x00100000 */
#define VOP_INTR_STATUS_BUS_ERROR_INTR_RAW_STS_SHIFT       (21U)
#define VOP_INTR_STATUS_BUS_ERROR_INTR_RAW_STS_MASK        (0x1U << VOP_INTR_STATUS_BUS_ERROR_INTR_RAW_STS_SHIFT)       /* 0x00200000 */
#define VOP_INTR_STATUS_WIN0_EMPTY_INTR_RAW_STS_SHIFT      (22U)
#define VOP_INTR_STATUS_WIN0_EMPTY_INTR_RAW_STS_MASK       (0x1U << VOP_INTR_STATUS_WIN0_EMPTY_INTR_RAW_STS_SHIFT)      /* 0x00400000 */
#define VOP_INTR_STATUS_DSP_HOLD_VALID_INTR_RAW_STS_SHIFT  (24U)
#define VOP_INTR_STATUS_DSP_HOLD_VALID_INTR_RAW_STS_MASK   (0x1U << VOP_INTR_STATUS_DSP_HOLD_VALID_INTR_RAW_STS_SHIFT)  /* 0x01000000 */
#define VOP_INTR_STATUS_DMA_FRM_FSH_INTR_RAW_STS_SHIFT     (25U)
#define VOP_INTR_STATUS_DMA_FRM_FSH_INTR_RAW_STS_MASK      (0x1U << VOP_INTR_STATUS_DMA_FRM_FSH_INTR_RAW_STS_SHIFT)     /* 0x02000000 */
#define VOP_INTR_STATUS_WIN2_EMPTY_INTR_RAW_STS_SHIFT      (26U)
#define VOP_INTR_STATUS_WIN2_EMPTY_INTR_RAW_STS_MASK       (0x1U << VOP_INTR_STATUS_WIN2_EMPTY_INTR_RAW_STS_SHIFT)      /* 0x04000000 */
#define VOP_INTR_STATUS_POST_EMPTY_INTR_RAW_SHIFT          (27U)
#define VOP_INTR_STATUS_POST_EMPTY_INTR_RAW_MASK           (0x1U << VOP_INTR_STATUS_POST_EMPTY_INTR_RAW_SHIFT)          /* 0x08000000 */
#define VOP_INTR_STATUS_POST_LB_ALMOST_FULL_INTR_RAW_SHIFT (28U)
#define VOP_INTR_STATUS_POST_LB_ALMOST_FULL_INTR_RAW_MASK  (0x1U << VOP_INTR_STATUS_POST_LB_ALMOST_FULL_INTR_RAW_SHIFT) /* 0x10000000 */
#define VOP_INTR_STATUS_POST_LB_ALMOST_EMPTY_INTR_RAW_STS_SHIFT (29U)
#define VOP_INTR_STATUS_POST_LB_ALMOST_EMPTY_INTR_RAW_STS_MASK (0x1U << VOP_INTR_STATUS_POST_LB_ALMOST_EMPTY_INTR_RAW_STS_SHIFT) /* 0x20000000 */
#define VOP_INTR_STATUS_MMU_INTR_RAW_STATUS_SHIFT          (31U)
#define VOP_INTR_STATUS_MMU_INTR_RAW_STATUS_MASK           (0x1U << VOP_INTR_STATUS_MMU_INTR_RAW_STATUS_SHIFT)          /* 0x80000000 */
/* WIN0_CTRL0 */
#define VOP_WIN0_CTRL0_OFFSET                              (0x50U)
#define VOP_WIN0_CTRL0_WIN0_EN_SHIFT                       (0U)
#define VOP_WIN0_CTRL0_WIN0_EN_MASK                        (0x1U << VOP_WIN0_CTRL0_WIN0_EN_SHIFT)                       /* 0x00000001 */
#define VOP_WIN0_CTRL0_WIN0_DATA_FMT_SHIFT                 (1U)
#define VOP_WIN0_CTRL0_WIN0_DATA_FMT_MASK                  (0x7U << VOP_WIN0_CTRL0_WIN0_DATA_FMT_SHIFT)                 /* 0x0000000E */
#define VOP_WIN0_CTRL0_WIN0_INTERLACE_READ_SHIFT           (8U)
#define VOP_WIN0_CTRL0_WIN0_INTERLACE_READ_MASK            (0x1U << VOP_WIN0_CTRL0_WIN0_INTERLACE_READ_SHIFT)           /* 0x00000100 */
#define VOP_WIN0_CTRL0_WIN0_NO_OUTSTANDING_SHIFT           (9U)
#define VOP_WIN0_CTRL0_WIN0_NO_OUTSTANDING_MASK            (0x1U << VOP_WIN0_CTRL0_WIN0_NO_OUTSTANDING_SHIFT)           /* 0x00000200 */
#define VOP_WIN0_CTRL0_WIN0_CSC_MODE_SHIFT                 (10U)
#define VOP_WIN0_CTRL0_WIN0_CSC_MODE_MASK                  (0x3U << VOP_WIN0_CTRL0_WIN0_CSC_MODE_SHIFT)                 /* 0x00000C00 */
#define VOP_WIN0_CTRL0_WIN0_RB_SWAP_SHIFT                  (12U)
#define VOP_WIN0_CTRL0_WIN0_RB_SWAP_MASK                   (0x1U << VOP_WIN0_CTRL0_WIN0_RB_SWAP_SHIFT)                  /* 0x00001000 */
#define VOP_WIN0_CTRL0_WIN0_ALPHA_SWAP_SHIFT               (13U)
#define VOP_WIN0_CTRL0_WIN0_ALPHA_SWAP_MASK                (0x1U << VOP_WIN0_CTRL0_WIN0_ALPHA_SWAP_SHIFT)               /* 0x00002000 */
#define VOP_WIN0_CTRL0_WIN0_MID_SWAP_SHIFT                 (14U)
#define VOP_WIN0_CTRL0_WIN0_MID_SWAP_MASK                  (0x1U << VOP_WIN0_CTRL0_WIN0_MID_SWAP_SHIFT)                 /* 0x00004000 */
#define VOP_WIN0_CTRL0_WIN0_UV_SWAP_SHIFT                  (15U)
#define VOP_WIN0_CTRL0_WIN0_UV_SWAP_MASK                   (0x1U << VOP_WIN0_CTRL0_WIN0_UV_SWAP_SHIFT)                  /* 0x00008000 */
#define VOP_WIN0_CTRL0_WIN0_YRGB_DEFLICK_SHIFT             (18U)
#define VOP_WIN0_CTRL0_WIN0_YRGB_DEFLICK_MASK              (0x1U << VOP_WIN0_CTRL0_WIN0_YRGB_DEFLICK_SHIFT)             /* 0x00040000 */
#define VOP_WIN0_CTRL0_WIN0_CBR_DEFLICK_SHIFT              (19U)
#define VOP_WIN0_CTRL0_WIN0_CBR_DEFLICK_MASK               (0x1U << VOP_WIN0_CTRL0_WIN0_CBR_DEFLICK_SHIFT)              /* 0x00080000 */
/* WIN0_CTRL1 */
#define VOP_WIN0_CTRL1_OFFSET                              (0x54U)
#define VOP_WIN0_CTRL1_WIN0_YRGB_AXI_GATHER_EN_SHIFT       (0U)
#define VOP_WIN0_CTRL1_WIN0_YRGB_AXI_GATHER_EN_MASK        (0x1U << VOP_WIN0_CTRL1_WIN0_YRGB_AXI_GATHER_EN_SHIFT)       /* 0x00000001 */
#define VOP_WIN0_CTRL1_WIN0_CBR_AXI_GATHER_EN_SHIFT        (1U)
#define VOP_WIN0_CTRL1_WIN0_CBR_AXI_GATHER_EN_MASK         (0x1U << VOP_WIN0_CTRL1_WIN0_CBR_AXI_GATHER_EN_SHIFT)        /* 0x00000002 */
#define VOP_WIN0_CTRL1_WIN0_DMA_BURST_LENGTH_SHIFT         (2U)
#define VOP_WIN0_CTRL1_WIN0_DMA_BURST_LENGTH_MASK          (0x3U << VOP_WIN0_CTRL1_WIN0_DMA_BURST_LENGTH_SHIFT)         /* 0x0000000C */
#define VOP_WIN0_CTRL1_WIN0_YRGB_AXI_GATHER_NUM_SHIFT      (4U)
#define VOP_WIN0_CTRL1_WIN0_YRGB_AXI_GATHER_NUM_MASK       (0xFU << VOP_WIN0_CTRL1_WIN0_YRGB_AXI_GATHER_NUM_SHIFT)      /* 0x000000F0 */
#define VOP_WIN0_CTRL1_WIN0_CBR_AXI_GATHER_NUM_SHIFT       (8U)
#define VOP_WIN0_CTRL1_WIN0_CBR_AXI_GATHER_NUM_MASK        (0xFU << VOP_WIN0_CTRL1_WIN0_CBR_AXI_GATHER_NUM_SHIFT)       /* 0x00000F00 */
#define VOP_WIN0_CTRL1_SW_WIN0_YRGB0_RID_SHIFT             (12U)
#define VOP_WIN0_CTRL1_SW_WIN0_YRGB0_RID_MASK              (0xFU << VOP_WIN0_CTRL1_SW_WIN0_YRGB0_RID_SHIFT)             /* 0x0000F000 */
#define VOP_WIN0_CTRL1_SW_WIN0_CBR0_RID_SHIFT              (16U)
#define VOP_WIN0_CTRL1_SW_WIN0_CBR0_RID_MASK               (0xFU << VOP_WIN0_CTRL1_SW_WIN0_CBR0_RID_SHIFT)              /* 0x000F0000 */
/* WIN0_COLOR_KEY */
#define VOP_WIN0_COLOR_KEY_OFFSET                          (0x58U)
#define VOP_WIN0_COLOR_KEY_WIN0_KEY_COLOR_SHIFT            (0U)
#define VOP_WIN0_COLOR_KEY_WIN0_KEY_COLOR_MASK             (0xFFFFFFU << VOP_WIN0_COLOR_KEY_WIN0_KEY_COLOR_SHIFT)       /* 0x00FFFFFF */
#define VOP_WIN0_COLOR_KEY_WIN0_KEY_EN_SHIFT               (24U)
#define VOP_WIN0_COLOR_KEY_WIN0_KEY_EN_MASK                (0x1U << VOP_WIN0_COLOR_KEY_WIN0_KEY_EN_SHIFT)               /* 0x01000000 */
/* WIN0_VIR */
#define VOP_WIN0_VIR_OFFSET                                (0x5CU)
#define VOP_WIN0_VIR_WIN0_YRGB_VIR_STRIDE_SHIFT            (0U)
#define VOP_WIN0_VIR_WIN0_YRGB_VIR_STRIDE_MASK             (0x1FFFU << VOP_WIN0_VIR_WIN0_YRGB_VIR_STRIDE_SHIFT)         /* 0x00001FFF */
#define VOP_WIN0_VIR_WIN0_CBR_VIR_STRIDE_SHIFT             (16U)
#define VOP_WIN0_VIR_WIN0_CBR_VIR_STRIDE_MASK              (0x1FFFU << VOP_WIN0_VIR_WIN0_CBR_VIR_STRIDE_SHIFT)          /* 0x1FFF0000 */
/* WIN0_YRGB_MST0 */
#define VOP_WIN0_YRGB_MST0_OFFSET                          (0x60U)
#define VOP_WIN0_YRGB_MST0_WIN0_YRGB0_MST_SHIFT            (0U)
#define VOP_WIN0_YRGB_MST0_WIN0_YRGB0_MST_MASK             (0xFFFFFFFFU << VOP_WIN0_YRGB_MST0_WIN0_YRGB0_MST_SHIFT)     /* 0xFFFFFFFF */
/* WIN0_CBR_MST0 */
#define VOP_WIN0_CBR_MST0_OFFSET                           (0x64U)
#define VOP_WIN0_CBR_MST0_WIN0_CBR0_MST_SHIFT              (0U)
#define VOP_WIN0_CBR_MST0_WIN0_CBR0_MST_MASK               (0xFFFFFFFFU << VOP_WIN0_CBR_MST0_WIN0_CBR0_MST_SHIFT)       /* 0xFFFFFFFF */
/* WIN0_ACT_INFO */
#define VOP_WIN0_ACT_INFO_OFFSET                           (0x68U)
#define VOP_WIN0_ACT_INFO_WIN0_ACT_WIDTH_SHIFT             (0U)
#define VOP_WIN0_ACT_INFO_WIN0_ACT_WIDTH_MASK              (0x1FFFU << VOP_WIN0_ACT_INFO_WIN0_ACT_WIDTH_SHIFT)          /* 0x00001FFF */
#define VOP_WIN0_ACT_INFO_WIN0_ACT_HEIGHT_SHIFT            (16U)
#define VOP_WIN0_ACT_INFO_WIN0_ACT_HEIGHT_MASK             (0x1FFFU << VOP_WIN0_ACT_INFO_WIN0_ACT_HEIGHT_SHIFT)         /* 0x1FFF0000 */
/* WIN0_DSP_INFO */
#define VOP_WIN0_DSP_INFO_OFFSET                           (0x6CU)
#define VOP_WIN0_DSP_INFO_DSP_WIN0_WIDTH_SHIFT             (0U)
#define VOP_WIN0_DSP_INFO_DSP_WIN0_WIDTH_MASK              (0x7FFU << VOP_WIN0_DSP_INFO_DSP_WIN0_WIDTH_SHIFT)           /* 0x000007FF */
#define VOP_WIN0_DSP_INFO_DSP_WIN0_HEIGHT_SHIFT            (16U)
#define VOP_WIN0_DSP_INFO_DSP_WIN0_HEIGHT_MASK             (0x7FFU << VOP_WIN0_DSP_INFO_DSP_WIN0_HEIGHT_SHIFT)          /* 0x07FF0000 */
/* WIN0_DSP_ST */
#define VOP_WIN0_DSP_ST_OFFSET                             (0x70U)
#define VOP_WIN0_DSP_ST_DSP_WIN0_XST_SHIFT                 (0U)
#define VOP_WIN0_DSP_ST_DSP_WIN0_XST_MASK                  (0xFFFU << VOP_WIN0_DSP_ST_DSP_WIN0_XST_SHIFT)               /* 0x00000FFF */
#define VOP_WIN0_DSP_ST_DSP_WIN0_YST_SHIFT                 (16U)
#define VOP_WIN0_DSP_ST_DSP_WIN0_YST_MASK                  (0xFFFU << VOP_WIN0_DSP_ST_DSP_WIN0_YST_SHIFT)               /* 0x0FFF0000 */
/* WIN0_SCL_FACTOR_YRGB */
#define VOP_WIN0_SCL_FACTOR_YRGB_OFFSET                    (0x74U)
#define VOP_WIN0_SCL_FACTOR_YRGB_WIN0_HS_FACTOR_YRGB_SHIFT (0U)
#define VOP_WIN0_SCL_FACTOR_YRGB_WIN0_HS_FACTOR_YRGB_MASK  (0xFFFFU << VOP_WIN0_SCL_FACTOR_YRGB_WIN0_HS_FACTOR_YRGB_SHIFT) /* 0x0000FFFF */
#define VOP_WIN0_SCL_FACTOR_YRGB_WIN0_VS_FACTOR_YRGB_SHIFT (16U)
#define VOP_WIN0_SCL_FACTOR_YRGB_WIN0_VS_FACTOR_YRGB_MASK  (0xFFFFU << VOP_WIN0_SCL_FACTOR_YRGB_WIN0_VS_FACTOR_YRGB_SHIFT) /* 0xFFFF0000 */
/* WIN0_SCL_FACTOR_CBR */
#define VOP_WIN0_SCL_FACTOR_CBR_OFFSET                     (0x78U)
#define VOP_WIN0_SCL_FACTOR_CBR_WIN0_HS_FACTOR_CBR_SHIFT   (0U)
#define VOP_WIN0_SCL_FACTOR_CBR_WIN0_HS_FACTOR_CBR_MASK    (0xFFFFU << VOP_WIN0_SCL_FACTOR_CBR_WIN0_HS_FACTOR_CBR_SHIFT) /* 0x0000FFFF */
#define VOP_WIN0_SCL_FACTOR_CBR_WIN0_VS_FACTOR_CBR_SHIFT   (16U)
#define VOP_WIN0_SCL_FACTOR_CBR_WIN0_VS_FACTOR_CBR_MASK    (0xFFFFU << VOP_WIN0_SCL_FACTOR_CBR_WIN0_VS_FACTOR_CBR_SHIFT) /* 0xFFFF0000 */
/* WIN0_SCL_OFFSET */
#define VOP_WIN0_SCL_OFFSET_OFFSET                         (0x7CU)
#define VOP_WIN0_SCL_OFFSET_WIN0_HS_OFFSET_YRGB_SHIFT      (0U)
#define VOP_WIN0_SCL_OFFSET_WIN0_HS_OFFSET_YRGB_MASK       (0xFFU << VOP_WIN0_SCL_OFFSET_WIN0_HS_OFFSET_YRGB_SHIFT)     /* 0x000000FF */
#define VOP_WIN0_SCL_OFFSET_WIN0_HS_OFFSET_CBR_SHIFT       (8U)
#define VOP_WIN0_SCL_OFFSET_WIN0_HS_OFFSET_CBR_MASK        (0xFFU << VOP_WIN0_SCL_OFFSET_WIN0_HS_OFFSET_CBR_SHIFT)      /* 0x0000FF00 */
#define VOP_WIN0_SCL_OFFSET_WIN0_VS_OFFSET_YRGB_SHIFT      (16U)
#define VOP_WIN0_SCL_OFFSET_WIN0_VS_OFFSET_YRGB_MASK       (0xFFU << VOP_WIN0_SCL_OFFSET_WIN0_VS_OFFSET_YRGB_SHIFT)     /* 0x00FF0000 */
#define VOP_WIN0_SCL_OFFSET_WIN0_VS_OFFSET_CBR_SHIFT       (24U)
#define VOP_WIN0_SCL_OFFSET_WIN0_VS_OFFSET_CBR_MASK        (0xFFU << VOP_WIN0_SCL_OFFSET_WIN0_VS_OFFSET_CBR_SHIFT)      /* 0xFF000000 */
/* WIN0_ALPHA_CTRL */
#define VOP_WIN0_ALPHA_CTRL_OFFSET                         (0x80U)
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_EN_SHIFT            (0U)
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_EN_MASK             (0x1U << VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_EN_SHIFT)            /* 0x00000001 */
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_MODE_SHIFT          (1U)
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_MODE_MASK           (0x1U << VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_MODE_SHIFT)          /* 0x00000002 */
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_PRE_MUL_SHIFT       (2U)
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_PRE_MUL_MASK        (0x1U << VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_PRE_MUL_SHIFT)       /* 0x00000004 */
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_SAT_MODE_SHIFT      (3U)
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_SAT_MODE_MASK       (0x1U << VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_SAT_MODE_SHIFT)      /* 0x00000008 */
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_VALUE_SHIFT         (4U)
#define VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_VALUE_MASK          (0xFFU << VOP_WIN0_ALPHA_CTRL_WIN0_ALPHA_VALUE_SHIFT)        /* 0x00000FF0 */
/* DSP_HTOTAL_HS_END */
#define VOP_DSP_HTOTAL_HS_END_OFFSET                       (0x100U)
#define VOP_DSP_HTOTAL_HS_END_DSP_HS_END_SHIFT             (0U)
#define VOP_DSP_HTOTAL_HS_END_DSP_HS_END_MASK              (0xFFFU << VOP_DSP_HTOTAL_HS_END_DSP_HS_END_SHIFT)           /* 0x00000FFF */
#define VOP_DSP_HTOTAL_HS_END_DSP_HTOTAL_SHIFT             (16U)
#define VOP_DSP_HTOTAL_HS_END_DSP_HTOTAL_MASK              (0xFFFU << VOP_DSP_HTOTAL_HS_END_DSP_HTOTAL_SHIFT)           /* 0x0FFF0000 */
/* DSP_HACT_ST_END */
#define VOP_DSP_HACT_ST_END_OFFSET                         (0x104U)
#define VOP_DSP_HACT_ST_END_DSP_HACT_END_SHIFT             (0U)
#define VOP_DSP_HACT_ST_END_DSP_HACT_END_MASK              (0xFFFU << VOP_DSP_HACT_ST_END_DSP_HACT_END_SHIFT)           /* 0x00000FFF */
#define VOP_DSP_HACT_ST_END_DSP_HACT_ST_SHIFT              (16U)
#define VOP_DSP_HACT_ST_END_DSP_HACT_ST_MASK               (0xFFFU << VOP_DSP_HACT_ST_END_DSP_HACT_ST_SHIFT)            /* 0x0FFF0000 */
/* DSP_VTOTAL_VS_END */
#define VOP_DSP_VTOTAL_VS_END_OFFSET                       (0x108U)
#define VOP_DSP_VTOTAL_VS_END_DSP_VS_END_SHIFT             (0U)
#define VOP_DSP_VTOTAL_VS_END_DSP_VS_END_MASK              (0xFFFU << VOP_DSP_VTOTAL_VS_END_DSP_VS_END_SHIFT)           /* 0x00000FFF */
#define VOP_DSP_VTOTAL_VS_END_DSP_VTOTAL_SHIFT             (16U)
#define VOP_DSP_VTOTAL_VS_END_DSP_VTOTAL_MASK              (0xFFFU << VOP_DSP_VTOTAL_VS_END_DSP_VTOTAL_SHIFT)           /* 0x0FFF0000 */
/* DSP_VACT_ST_END */
#define VOP_DSP_VACT_ST_END_OFFSET                         (0x10CU)
#define VOP_DSP_VACT_ST_END_DSP_VACT_END_SHIFT             (0U)
#define VOP_DSP_VACT_ST_END_DSP_VACT_END_MASK              (0xFFFU << VOP_DSP_VACT_ST_END_DSP_VACT_END_SHIFT)           /* 0x00000FFF */
#define VOP_DSP_VACT_ST_END_DSP_VACT_ST_SHIFT              (16U)
#define VOP_DSP_VACT_ST_END_DSP_VACT_ST_MASK               (0xFFFU << VOP_DSP_VACT_ST_END_DSP_VACT_ST_SHIFT)            /* 0x0FFF0000 */
/* DSP_VS_ST_END_F1 */
#define VOP_DSP_VS_ST_END_F1_OFFSET                        (0x110U)
#define VOP_DSP_VS_ST_END_F1_DSP_VS_END_F1_SHIFT           (0U)
#define VOP_DSP_VS_ST_END_F1_DSP_VS_END_F1_MASK            (0xFFFU << VOP_DSP_VS_ST_END_F1_DSP_VS_END_F1_SHIFT)         /* 0x00000FFF */
#define VOP_DSP_VS_ST_END_F1_DSP_VS_ST_F1_SHIFT            (16U)
#define VOP_DSP_VS_ST_END_F1_DSP_VS_ST_F1_MASK             (0xFFFU << VOP_DSP_VS_ST_END_F1_DSP_VS_ST_F1_SHIFT)          /* 0x0FFF0000 */
/* DSP_VACT_ST_END_F1 */
#define VOP_DSP_VACT_ST_END_F1_OFFSET                      (0x114U)
#define VOP_DSP_VACT_ST_END_F1_DSP_VACT_END_F1_SHIFT       (0U)
#define VOP_DSP_VACT_ST_END_F1_DSP_VACT_END_F1_MASK        (0xFFFU << VOP_DSP_VACT_ST_END_F1_DSP_VACT_END_F1_SHIFT)     /* 0x00000FFF */
#define VOP_DSP_VACT_ST_END_F1_DSP_VACT_ST_F1_SHIFT        (16U)
#define VOP_DSP_VACT_ST_END_F1_DSP_VACT_ST_F1_MASK         (0xFFFU << VOP_DSP_VACT_ST_END_F1_DSP_VACT_ST_F1_SHIFT)      /* 0x0FFF0000 */
/* BCSH_CTRL */
#define VOP_BCSH_CTRL_OFFSET                               (0x160U)
#define VOP_BCSH_CTRL_BCSH_EN_SHIFT                        (0U)
#define VOP_BCSH_CTRL_BCSH_EN_MASK                         (0x1U << VOP_BCSH_CTRL_BCSH_EN_SHIFT)                        /* 0x00000001 */
#define VOP_BCSH_CTRL_SW_BCSH_R2Y_CSC_MODE_SHIFT           (1U)
#define VOP_BCSH_CTRL_SW_BCSH_R2Y_CSC_MODE_MASK            (0x1U << VOP_BCSH_CTRL_SW_BCSH_R2Y_CSC_MODE_SHIFT)           /* 0x00000002 */
#define VOP_BCSH_CTRL_VIDEO_MODE_SHIFT                     (2U)
#define VOP_BCSH_CTRL_VIDEO_MODE_MASK                      (0x3U << VOP_BCSH_CTRL_VIDEO_MODE_SHIFT)                     /* 0x0000000C */
#define VOP_BCSH_CTRL_SW_BCSH_Y2R_CSC_MODE_SHIFT           (4U)
#define VOP_BCSH_CTRL_SW_BCSH_Y2R_CSC_MODE_MASK            (0x3U << VOP_BCSH_CTRL_SW_BCSH_Y2R_CSC_MODE_SHIFT)           /* 0x00000030 */
#define VOP_BCSH_CTRL_SW_BCSH_Y2R_EN_SHIFT                 (6U)
#define VOP_BCSH_CTRL_SW_BCSH_Y2R_EN_MASK                  (0x1U << VOP_BCSH_CTRL_SW_BCSH_Y2R_EN_SHIFT)                 /* 0x00000040 */
#define VOP_BCSH_CTRL_SW_BCSH_R2Y_EN_SHIFT                 (7U)
#define VOP_BCSH_CTRL_SW_BCSH_R2Y_EN_MASK                  (0x1U << VOP_BCSH_CTRL_SW_BCSH_R2Y_EN_SHIFT)                 /* 0x00000080 */
/* BCSH_COL_BAR */
#define VOP_BCSH_COL_BAR_OFFSET                            (0x164U)
#define VOP_BCSH_COL_BAR_COLOR_BAR_Y_SHIFT                 (0U)
#define VOP_BCSH_COL_BAR_COLOR_BAR_Y_MASK                  (0xFFU << VOP_BCSH_COL_BAR_COLOR_BAR_Y_SHIFT)                /* 0x000000FF */
#define VOP_BCSH_COL_BAR_COLOR_BAR_U_SHIFT                 (8U)
#define VOP_BCSH_COL_BAR_COLOR_BAR_U_MASK                  (0xFFU << VOP_BCSH_COL_BAR_COLOR_BAR_U_SHIFT)                /* 0x0000FF00 */
#define VOP_BCSH_COL_BAR_COLOR_BAR_V_SHIFT                 (16U)
#define VOP_BCSH_COL_BAR_COLOR_BAR_V_MASK                  (0xFFU << VOP_BCSH_COL_BAR_COLOR_BAR_V_SHIFT)                /* 0x00FF0000 */
/* BCSH_BCS */
#define VOP_BCSH_BCS_OFFSET                                (0x168U)
#define VOP_BCSH_BCS_BRIGHTNESS_SHIFT                      (0U)
#define VOP_BCSH_BCS_BRIGHTNESS_MASK                       (0x7FU << VOP_BCSH_BCS_BRIGHTNESS_SHIFT)                     /* 0x0000007F */
#define VOP_BCSH_BCS_CONTRAST_SHIFT                        (8U)
#define VOP_BCSH_BCS_CONTRAST_MASK                         (0x1FFU << VOP_BCSH_BCS_CONTRAST_SHIFT)                      /* 0x0001FF00 */
#define VOP_BCSH_BCS_SAT_CON_SHIFT                         (20U)
#define VOP_BCSH_BCS_SAT_CON_MASK                          (0x3FFU << VOP_BCSH_BCS_SAT_CON_SHIFT)                       /* 0x3FF00000 */
/* BCSH_H */
#define VOP_BCSH_H_OFFSET                                  (0x16CU)
#define VOP_BCSH_H_SIN_HUE_SHIFT                           (0U)
#define VOP_BCSH_H_SIN_HUE_MASK                            (0x1FFU << VOP_BCSH_H_SIN_HUE_SHIFT)                         /* 0x000001FF */
#define VOP_BCSH_H_COS_HUE_SHIFT                           (16U)
#define VOP_BCSH_H_COS_HUE_MASK                            (0x1FFU << VOP_BCSH_H_COS_HUE_SHIFT)                         /* 0x01FF0000 */
/* FRC_LOWER01_0 */
#define VOP_FRC_LOWER01_0_OFFSET                           (0x170U)
#define VOP_FRC_LOWER01_0_LOWER01_FRM0_SHIFT               (0U)
#define VOP_FRC_LOWER01_0_LOWER01_FRM0_MASK                (0xFFFFU << VOP_FRC_LOWER01_0_LOWER01_FRM0_SHIFT)            /* 0x0000FFFF */
#define VOP_FRC_LOWER01_0_LOWER01_FRM1_SHIFT               (16U)
#define VOP_FRC_LOWER01_0_LOWER01_FRM1_MASK                (0xFFFFU << VOP_FRC_LOWER01_0_LOWER01_FRM1_SHIFT)            /* 0xFFFF0000 */
/* FRC_LOWER01_1 */
#define VOP_FRC_LOWER01_1_OFFSET                           (0x174U)
#define VOP_FRC_LOWER01_1_LOWER01_FRM2_SHIFT               (0U)
#define VOP_FRC_LOWER01_1_LOWER01_FRM2_MASK                (0xFFFFU << VOP_FRC_LOWER01_1_LOWER01_FRM2_SHIFT)            /* 0x0000FFFF */
#define VOP_FRC_LOWER01_1_LOWER01_FRM3_SHIFT               (16U)
#define VOP_FRC_LOWER01_1_LOWER01_FRM3_MASK                (0xFFFFU << VOP_FRC_LOWER01_1_LOWER01_FRM3_SHIFT)            /* 0xFFFF0000 */
/* FRC_LOWER10_0 */
#define VOP_FRC_LOWER10_0_OFFSET                           (0x178U)
#define VOP_FRC_LOWER10_0_LOWER10_FRM0_SHIFT               (0U)
#define VOP_FRC_LOWER10_0_LOWER10_FRM0_MASK                (0xFFFFU << VOP_FRC_LOWER10_0_LOWER10_FRM0_SHIFT)            /* 0x0000FFFF */
#define VOP_FRC_LOWER10_0_LOWER10_FRM1_SHIFT               (16U)
#define VOP_FRC_LOWER10_0_LOWER10_FRM1_MASK                (0xFFFFU << VOP_FRC_LOWER10_0_LOWER10_FRM1_SHIFT)            /* 0xFFFF0000 */
/* FRC_LOWER10_1 */
#define VOP_FRC_LOWER10_1_OFFSET                           (0x17CU)
#define VOP_FRC_LOWER10_1_LOWER10_FRM2_SHIFT               (0U)
#define VOP_FRC_LOWER10_1_LOWER10_FRM2_MASK                (0xFFFFU << VOP_FRC_LOWER10_1_LOWER10_FRM2_SHIFT)            /* 0x0000FFFF */
#define VOP_FRC_LOWER10_1_LOWER10_FRM3_SHIFT               (16U)
#define VOP_FRC_LOWER10_1_LOWER10_FRM3_MASK                (0xFFFFU << VOP_FRC_LOWER10_1_LOWER10_FRM3_SHIFT)            /* 0xFFFF0000 */
/* FRC_LOWER11_0 */
#define VOP_FRC_LOWER11_0_OFFSET                           (0x180U)
#define VOP_FRC_LOWER11_0_LOWER11_FRM0_SHIFT               (0U)
#define VOP_FRC_LOWER11_0_LOWER11_FRM0_MASK                (0xFFFFU << VOP_FRC_LOWER11_0_LOWER11_FRM0_SHIFT)            /* 0x0000FFFF */
#define VOP_FRC_LOWER11_0_LOWER11_FRM1_SHIFT               (16U)
#define VOP_FRC_LOWER11_0_LOWER11_FRM1_MASK                (0xFFFFU << VOP_FRC_LOWER11_0_LOWER11_FRM1_SHIFT)            /* 0xFFFF0000 */
/* FRC_LOWER11_1 */
#define VOP_FRC_LOWER11_1_OFFSET                           (0x184U)
#define VOP_FRC_LOWER11_1_LOWER11_FRM2_SHIFT               (0U)
#define VOP_FRC_LOWER11_1_LOWER11_FRM2_MASK                (0xFFFFU << VOP_FRC_LOWER11_1_LOWER11_FRM2_SHIFT)            /* 0x0000FFFF */
#define VOP_FRC_LOWER11_1_LOWER11_FRM3_SHIFT               (16U)
#define VOP_FRC_LOWER11_1_LOWER11_FRM3_MASK                (0xFFFFU << VOP_FRC_LOWER11_1_LOWER11_FRM3_SHIFT)            /* 0xFFFF0000 */
/* MCU_RW_BYPASS_PORT */
#define VOP_MCU_RW_BYPASS_PORT_OFFSET                      (0x18CU)
#define VOP_MCU_RW_BYPASS_PORT_MCU_WRITE_DATA_BYPASS_SHIFT (0U)
#define VOP_MCU_RW_BYPASS_PORT_MCU_WRITE_DATA_BYPASS_MASK  (0xFFFFFFFFU << VOP_MCU_RW_BYPASS_PORT_MCU_WRITE_DATA_BYPASS_SHIFT) /* 0xFFFFFFFF */
/* WIN2_CTRL0 */
#define VOP_WIN2_CTRL0_OFFSET                              (0x190U)
#define VOP_WIN2_CTRL0_WIN2_EN_SHIFT                       (0U)
#define VOP_WIN2_CTRL0_WIN2_EN_MASK                        (0x1U << VOP_WIN2_CTRL0_WIN2_EN_SHIFT)                       /* 0x00000001 */
#define VOP_WIN2_CTRL0_WIN2_INTERLACE_READ_SHIFT           (1U)
#define VOP_WIN2_CTRL0_WIN2_INTERLACE_READ_MASK            (0x1U << VOP_WIN2_CTRL0_WIN2_INTERLACE_READ_SHIFT)           /* 0x00000002 */
#define VOP_WIN2_CTRL0_WIN2_CSC_MODE_SHIFT                 (2U)
#define VOP_WIN2_CTRL0_WIN2_CSC_MODE_MASK                  (0x3U << VOP_WIN2_CTRL0_WIN2_CSC_MODE_SHIFT)                 /* 0x0000000C */
#define VOP_WIN2_CTRL0_WIN2_MST0_EN_SHIFT                  (4U)
#define VOP_WIN2_CTRL0_WIN2_MST0_EN_MASK                   (0x1U << VOP_WIN2_CTRL0_WIN2_MST0_EN_SHIFT)                  /* 0x00000010 */
#define VOP_WIN2_CTRL0_WIN2_DATA_FMT0_SHIFT                (5U)
#define VOP_WIN2_CTRL0_WIN2_DATA_FMT0_MASK                 (0x3U << VOP_WIN2_CTRL0_WIN2_DATA_FMT0_SHIFT)                /* 0x00000060 */
#define VOP_WIN2_CTRL0_WIN2_MST1_EN_SHIFT                  (8U)
#define VOP_WIN2_CTRL0_WIN2_MST1_EN_MASK                   (0x1U << VOP_WIN2_CTRL0_WIN2_MST1_EN_SHIFT)                  /* 0x00000100 */
#define VOP_WIN2_CTRL0_WIN2_DATA_FMT1_SHIFT                (9U)
#define VOP_WIN2_CTRL0_WIN2_DATA_FMT1_MASK                 (0x3U << VOP_WIN2_CTRL0_WIN2_DATA_FMT1_SHIFT)                /* 0x00000600 */
#define VOP_WIN2_CTRL0_WIN2_MST2_EN_SHIFT                  (12U)
#define VOP_WIN2_CTRL0_WIN2_MST2_EN_MASK                   (0x1U << VOP_WIN2_CTRL0_WIN2_MST2_EN_SHIFT)                  /* 0x00001000 */
#define VOP_WIN2_CTRL0_WIN2_DATA_FMT2_SHIFT                (13U)
#define VOP_WIN2_CTRL0_WIN2_DATA_FMT2_MASK                 (0x3U << VOP_WIN2_CTRL0_WIN2_DATA_FMT2_SHIFT)                /* 0x00006000 */
#define VOP_WIN2_CTRL0_WIN2_MST3_EN_SHIFT                  (16U)
#define VOP_WIN2_CTRL0_WIN2_MST3_EN_MASK                   (0x1U << VOP_WIN2_CTRL0_WIN2_MST3_EN_SHIFT)                  /* 0x00010000 */
#define VOP_WIN2_CTRL0_WIN2_DATA_FMT3_SHIFT                (17U)
#define VOP_WIN2_CTRL0_WIN2_DATA_FMT3_MASK                 (0x3U << VOP_WIN2_CTRL0_WIN2_DATA_FMT3_SHIFT)                /* 0x00060000 */
#define VOP_WIN2_CTRL0_WIN2_RB_SWAP0_SHIFT                 (20U)
#define VOP_WIN2_CTRL0_WIN2_RB_SWAP0_MASK                  (0x1U << VOP_WIN2_CTRL0_WIN2_RB_SWAP0_SHIFT)                 /* 0x00100000 */
#define VOP_WIN2_CTRL0_WIN2_ALPHA_SWAP0_SHIFT              (21U)
#define VOP_WIN2_CTRL0_WIN2_ALPHA_SWAP0_MASK               (0x1U << VOP_WIN2_CTRL0_WIN2_ALPHA_SWAP0_SHIFT)              /* 0x00200000 */
#define VOP_WIN2_CTRL0_WIN2_ENDIAN_SWAP0_SHIFT             (22U)
#define VOP_WIN2_CTRL0_WIN2_ENDIAN_SWAP0_MASK              (0x1U << VOP_WIN2_CTRL0_WIN2_ENDIAN_SWAP0_SHIFT)             /* 0x00400000 */
#define VOP_WIN2_CTRL0_WIN2_RB_SWAP1_SHIFT                 (23U)
#define VOP_WIN2_CTRL0_WIN2_RB_SWAP1_MASK                  (0x1U << VOP_WIN2_CTRL0_WIN2_RB_SWAP1_SHIFT)                 /* 0x00800000 */
#define VOP_WIN2_CTRL0_WIN2_ALPHA_SWAP1_SHIFT              (24U)
#define VOP_WIN2_CTRL0_WIN2_ALPHA_SWAP1_MASK               (0x1U << VOP_WIN2_CTRL0_WIN2_ALPHA_SWAP1_SHIFT)              /* 0x01000000 */
#define VOP_WIN2_CTRL0_WIN2_ENDIAN_SWAP1_SHIFT             (25U)
#define VOP_WIN2_CTRL0_WIN2_ENDIAN_SWAP1_MASK              (0x1U << VOP_WIN2_CTRL0_WIN2_ENDIAN_SWAP1_SHIFT)             /* 0x02000000 */
#define VOP_WIN2_CTRL0_WIN2_RB_SWAP2_SHIFT                 (26U)
#define VOP_WIN2_CTRL0_WIN2_RB_SWAP2_MASK                  (0x1U << VOP_WIN2_CTRL0_WIN2_RB_SWAP2_SHIFT)                 /* 0x04000000 */
#define VOP_WIN2_CTRL0_WIN2_ALPHA_SWAP2_SHIFT              (27U)
#define VOP_WIN2_CTRL0_WIN2_ALPHA_SWAP2_MASK               (0x1U << VOP_WIN2_CTRL0_WIN2_ALPHA_SWAP2_SHIFT)              /* 0x08000000 */
#define VOP_WIN2_CTRL0_WIN2_ENDIAN_SWAP2_SHIFT             (28U)
#define VOP_WIN2_CTRL0_WIN2_ENDIAN_SWAP2_MASK              (0x1U << VOP_WIN2_CTRL0_WIN2_ENDIAN_SWAP2_SHIFT)             /* 0x10000000 */
#define VOP_WIN2_CTRL0_WIN2_RB_SWAP3_SHIFT                 (29U)
#define VOP_WIN2_CTRL0_WIN2_RB_SWAP3_MASK                  (0x1U << VOP_WIN2_CTRL0_WIN2_RB_SWAP3_SHIFT)                 /* 0x20000000 */
#define VOP_WIN2_CTRL0_WIN2_ALPHA_SWAP3_SHIFT              (30U)
#define VOP_WIN2_CTRL0_WIN2_ALPHA_SWAP3_MASK               (0x1U << VOP_WIN2_CTRL0_WIN2_ALPHA_SWAP3_SHIFT)              /* 0x40000000 */
#define VOP_WIN2_CTRL0_WIN2_ENDIAN_SWAP3_SHIFT             (31U)
#define VOP_WIN2_CTRL0_WIN2_ENDIAN_SWAP3_MASK              (0x1U << VOP_WIN2_CTRL0_WIN2_ENDIAN_SWAP3_SHIFT)             /* 0x80000000 */
/* WIN2_CTRL1 */
#define VOP_WIN2_CTRL1_OFFSET                              (0x194U)
#define VOP_WIN2_CTRL1_WIN2_AXI_GATHER_EN_SHIFT            (0U)
#define VOP_WIN2_CTRL1_WIN2_AXI_GATHER_EN_MASK             (0x1U << VOP_WIN2_CTRL1_WIN2_AXI_GATHER_EN_SHIFT)            /* 0x00000001 */
#define VOP_WIN2_CTRL1_WIN2_DMA_BURST_LENGTH_SHIFT         (2U)
#define VOP_WIN2_CTRL1_WIN2_DMA_BURST_LENGTH_MASK          (0x3U << VOP_WIN2_CTRL1_WIN2_DMA_BURST_LENGTH_SHIFT)         /* 0x0000000C */
#define VOP_WIN2_CTRL1_WIN2_AXI_GATHER_NUM_SHIFT           (4U)
#define VOP_WIN2_CTRL1_WIN2_AXI_GATHER_NUM_MASK            (0xFU << VOP_WIN2_CTRL1_WIN2_AXI_GATHER_NUM_SHIFT)           /* 0x000000F0 */
#define VOP_WIN2_CTRL1_WIN2_RID_SHIFT                      (8U)
#define VOP_WIN2_CTRL1_WIN2_RID_MASK                       (0xFU << VOP_WIN2_CTRL1_WIN2_RID_SHIFT)                      /* 0x00000F00 */
#define VOP_WIN2_CTRL1_WIN2_NO_OUTSTANDING_SHIFT           (14U)
#define VOP_WIN2_CTRL1_WIN2_NO_OUTSTANDING_MASK            (0x1U << VOP_WIN2_CTRL1_WIN2_NO_OUTSTANDING_SHIFT)           /* 0x00004000 */
#define VOP_WIN2_CTRL1_WIN2_Y_MIR_EN_SHIFT                 (15U)
#define VOP_WIN2_CTRL1_WIN2_Y_MIR_EN_MASK                  (0x1U << VOP_WIN2_CTRL1_WIN2_Y_MIR_EN_SHIFT)                 /* 0x00008000 */
#define VOP_WIN2_CTRL1_WIN2_AXI_MAX_OUTSTANDING_EN_SHIFT   (16U)
#define VOP_WIN2_CTRL1_WIN2_AXI_MAX_OUTSTANDING_EN_MASK    (0x1U << VOP_WIN2_CTRL1_WIN2_AXI_MAX_OUTSTANDING_EN_SHIFT)   /* 0x00010000 */
#define VOP_WIN2_CTRL1_WIN2_AXI_MAX_OUTSTANDING_NUM_SHIFT  (17U)
#define VOP_WIN2_CTRL1_WIN2_AXI_MAX_OUTSTANDING_NUM_MASK   (0x1FU << VOP_WIN2_CTRL1_WIN2_AXI_MAX_OUTSTANDING_NUM_SHIFT) /* 0x003E0000 */
/* WIN2_VIR0_1 */
#define VOP_WIN2_VIR0_1_OFFSET                             (0x198U)
#define VOP_WIN2_VIR0_1_WIN2_VIR_STRIDE0_SHIFT             (0U)
#define VOP_WIN2_VIR0_1_WIN2_VIR_STRIDE0_MASK              (0xFFFFU << VOP_WIN2_VIR0_1_WIN2_VIR_STRIDE0_SHIFT)          /* 0x0000FFFF */
#define VOP_WIN2_VIR0_1_WIN2_VIR_STRIDE1_SHIFT             (16U)
#define VOP_WIN2_VIR0_1_WIN2_VIR_STRIDE1_MASK              (0xFFFFU << VOP_WIN2_VIR0_1_WIN2_VIR_STRIDE1_SHIFT)          /* 0xFFFF0000 */
/* WIN2_VIR2_3 */
#define VOP_WIN2_VIR2_3_OFFSET                             (0x19CU)
#define VOP_WIN2_VIR2_3_WIN2_VIR_STRIDE2_SHIFT             (0U)
#define VOP_WIN2_VIR2_3_WIN2_VIR_STRIDE2_MASK              (0xFFFFU << VOP_WIN2_VIR2_3_WIN2_VIR_STRIDE2_SHIFT)          /* 0x0000FFFF */
#define VOP_WIN2_VIR2_3_WIN2_VIR_STRIDE3_SHIFT             (16U)
#define VOP_WIN2_VIR2_3_WIN2_VIR_STRIDE3_MASK              (0xFFFFU << VOP_WIN2_VIR2_3_WIN2_VIR_STRIDE3_SHIFT)          /* 0xFFFF0000 */
/* WIN2_MST0 */
#define VOP_WIN2_MST0_OFFSET                               (0x1A0U)
#define VOP_WIN2_MST0_WIN2_MST0_SHIFT                      (0U)
#define VOP_WIN2_MST0_WIN2_MST0_MASK                       (0xFFFFFFFFU << VOP_WIN2_MST0_WIN2_MST0_SHIFT)               /* 0xFFFFFFFF */
/* WIN2_DSP_INFO0 */
#define VOP_WIN2_DSP_INFO0_OFFSET                          (0x1A4U)
#define VOP_WIN2_DSP_INFO0_WIN2_DSP_WIDTH0_SHIFT           (0U)
#define VOP_WIN2_DSP_INFO0_WIN2_DSP_WIDTH0_MASK            (0xFFFU << VOP_WIN2_DSP_INFO0_WIN2_DSP_WIDTH0_SHIFT)         /* 0x00000FFF */
#define VOP_WIN2_DSP_INFO0_WIN2_DSP_HEIGHT0_SHIFT          (16U)
#define VOP_WIN2_DSP_INFO0_WIN2_DSP_HEIGHT0_MASK           (0xFFFU << VOP_WIN2_DSP_INFO0_WIN2_DSP_HEIGHT0_SHIFT)        /* 0x0FFF0000 */
/* WIN2_DSP_ST0 */
#define VOP_WIN2_DSP_ST0_OFFSET                            (0x1A8U)
#define VOP_WIN2_DSP_ST0_WIN2_DSP_XST0_SHIFT               (0U)
#define VOP_WIN2_DSP_ST0_WIN2_DSP_XST0_MASK                (0x1FFFU << VOP_WIN2_DSP_ST0_WIN2_DSP_XST0_SHIFT)            /* 0x00001FFF */
#define VOP_WIN2_DSP_ST0_WIN2_DSP_YST0_SHIFT               (16U)
#define VOP_WIN2_DSP_ST0_WIN2_DSP_YST0_MASK                (0x1FFFU << VOP_WIN2_DSP_ST0_WIN2_DSP_YST0_SHIFT)            /* 0x1FFF0000 */
/* WIN2_COLOR_KEY */
#define VOP_WIN2_COLOR_KEY_OFFSET                          (0x1ACU)
#define VOP_WIN2_COLOR_KEY_WIN2_KEY_COLOR_SHIFT            (0U)
#define VOP_WIN2_COLOR_KEY_WIN2_KEY_COLOR_MASK             (0xFFFFFFU << VOP_WIN2_COLOR_KEY_WIN2_KEY_COLOR_SHIFT)       /* 0x00FFFFFF */
#define VOP_WIN2_COLOR_KEY_WIN2_KEY_EN_SHIFT               (24U)
#define VOP_WIN2_COLOR_KEY_WIN2_KEY_EN_MASK                (0x1U << VOP_WIN2_COLOR_KEY_WIN2_KEY_EN_SHIFT)               /* 0x01000000 */
/* WIN2_MST1 */
#define VOP_WIN2_MST1_OFFSET                               (0x1B0U)
#define VOP_WIN2_MST1_WIN2_MST1_SHIFT                      (0U)
#define VOP_WIN2_MST1_WIN2_MST1_MASK                       (0xFFFFFFFFU << VOP_WIN2_MST1_WIN2_MST1_SHIFT)               /* 0xFFFFFFFF */
/* WIN2_DSP_INFO1 */
#define VOP_WIN2_DSP_INFO1_OFFSET                          (0x1B4U)
#define VOP_WIN2_DSP_INFO1_WIN2_DSP_WIDTH1_SHIFT           (0U)
#define VOP_WIN2_DSP_INFO1_WIN2_DSP_WIDTH1_MASK            (0xFFFU << VOP_WIN2_DSP_INFO1_WIN2_DSP_WIDTH1_SHIFT)         /* 0x00000FFF */
#define VOP_WIN2_DSP_INFO1_WIN2_DSP_HEIGHT1_SHIFT          (16U)
#define VOP_WIN2_DSP_INFO1_WIN2_DSP_HEIGHT1_MASK           (0xFFFU << VOP_WIN2_DSP_INFO1_WIN2_DSP_HEIGHT1_SHIFT)        /* 0x0FFF0000 */
/* WIN2_DSP_ST1 */
#define VOP_WIN2_DSP_ST1_OFFSET                            (0x1B8U)
#define VOP_WIN2_DSP_ST1_WIN2_DSP_XST1_SHIFT               (0U)
#define VOP_WIN2_DSP_ST1_WIN2_DSP_XST1_MASK                (0x1FFFU << VOP_WIN2_DSP_ST1_WIN2_DSP_XST1_SHIFT)            /* 0x00001FFF */
#define VOP_WIN2_DSP_ST1_WIN2_DSP_YST1_SHIFT               (16U)
#define VOP_WIN2_DSP_ST1_WIN2_DSP_YST1_MASK                (0x1FFFU << VOP_WIN2_DSP_ST1_WIN2_DSP_YST1_SHIFT)            /* 0x1FFF0000 */
/* WIN2_ALPHA_CTRL */
#define VOP_WIN2_ALPHA_CTRL_OFFSET                         (0x1BCU)
#define VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_EN_SHIFT            (0U)
#define VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_EN_MASK             (0x1U << VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_EN_SHIFT)            /* 0x00000001 */
#define VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_MODE_SHIFT          (1U)
#define VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_MODE_MASK           (0x1U << VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_MODE_SHIFT)          /* 0x00000002 */
#define VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_PRE_MUL_SHIFT       (2U)
#define VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_PRE_MUL_MASK        (0x1U << VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_PRE_MUL_SHIFT)       /* 0x00000004 */
#define VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_SAT_MODE_SHIFT      (3U)
#define VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_SAT_MODE_MASK       (0x1U << VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_SAT_MODE_SHIFT)      /* 0x00000008 */
#define VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_VALUE_SHIFT         (4U)
#define VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_VALUE_MASK          (0xFFU << VOP_WIN2_ALPHA_CTRL_WIN2_ALPHA_VALUE_SHIFT)        /* 0x00000FF0 */
/* WIN2_MST2 */
#define VOP_WIN2_MST2_OFFSET                               (0x1C0U)
#define VOP_WIN2_MST2_WIN2_MST2_SHIFT                      (0U)
#define VOP_WIN2_MST2_WIN2_MST2_MASK                       (0xFFFFFFFFU << VOP_WIN2_MST2_WIN2_MST2_SHIFT)               /* 0xFFFFFFFF */
/* WIN2_DSP_INFO2 */
#define VOP_WIN2_DSP_INFO2_OFFSET                          (0x1C4U)
#define VOP_WIN2_DSP_INFO2_WIN2_DSP_WIDTH2_SHIFT           (0U)
#define VOP_WIN2_DSP_INFO2_WIN2_DSP_WIDTH2_MASK            (0xFFFU << VOP_WIN2_DSP_INFO2_WIN2_DSP_WIDTH2_SHIFT)         /* 0x00000FFF */
#define VOP_WIN2_DSP_INFO2_WIN2_DSP_HEIGHT2_SHIFT          (16U)
#define VOP_WIN2_DSP_INFO2_WIN2_DSP_HEIGHT2_MASK           (0xFFFU << VOP_WIN2_DSP_INFO2_WIN2_DSP_HEIGHT2_SHIFT)        /* 0x0FFF0000 */
/* WIN2_DSP_ST2 */
#define VOP_WIN2_DSP_ST2_OFFSET                            (0x1C8U)
#define VOP_WIN2_DSP_ST2_WIN2_DSP_XST2_SHIFT               (0U)
#define VOP_WIN2_DSP_ST2_WIN2_DSP_XST2_MASK                (0x1FFFU << VOP_WIN2_DSP_ST2_WIN2_DSP_XST2_SHIFT)            /* 0x00001FFF */
#define VOP_WIN2_DSP_ST2_WIN2_DSP_YST2_SHIFT               (16U)
#define VOP_WIN2_DSP_ST2_WIN2_DSP_YST2_MASK                (0x1FFFU << VOP_WIN2_DSP_ST2_WIN2_DSP_YST2_SHIFT)            /* 0x1FFF0000 */
/* WIN2_MST3 */
#define VOP_WIN2_MST3_OFFSET                               (0x1D0U)
#define VOP_WIN2_MST3_WIN2_MST3_SHIFT                      (0U)
#define VOP_WIN2_MST3_WIN2_MST3_MASK                       (0xFFFFFFFFU << VOP_WIN2_MST3_WIN2_MST3_SHIFT)               /* 0xFFFFFFFF */
/* WIN2_DSP_INFO3 */
#define VOP_WIN2_DSP_INFO3_OFFSET                          (0x1D4U)
#define VOP_WIN2_DSP_INFO3_WIN2_DSP_WIDTH3_SHIFT           (0U)
#define VOP_WIN2_DSP_INFO3_WIN2_DSP_WIDTH3_MASK            (0xFFFU << VOP_WIN2_DSP_INFO3_WIN2_DSP_WIDTH3_SHIFT)         /* 0x00000FFF */
#define VOP_WIN2_DSP_INFO3_WIN2_DSP_HEIGHT3_SHIFT          (16U)
#define VOP_WIN2_DSP_INFO3_WIN2_DSP_HEIGHT3_MASK           (0xFFFU << VOP_WIN2_DSP_INFO3_WIN2_DSP_HEIGHT3_SHIFT)        /* 0x0FFF0000 */
/* WIN2_DSP_ST3 */
#define VOP_WIN2_DSP_ST3_OFFSET                            (0x1D8U)
#define VOP_WIN2_DSP_ST3_WIN2_DSP_XST3_SHIFT               (0U)
#define VOP_WIN2_DSP_ST3_WIN2_DSP_XST3_MASK                (0x1FFFU << VOP_WIN2_DSP_ST3_WIN2_DSP_XST3_SHIFT)            /* 0x00001FFF */
#define VOP_WIN2_DSP_ST3_WIN2_DSP_YST3_SHIFT               (16U)
#define VOP_WIN2_DSP_ST3_WIN2_DSP_YST3_MASK                (0x1FFFU << VOP_WIN2_DSP_ST3_WIN2_DSP_YST3_SHIFT)            /* 0x1FFF0000 */
/* SCAN_LINE_NUM */
#define VOP_SCAN_LINE_NUM_OFFSET                           (0x1F0U)
#define VOP_SCAN_LINE_NUM                                  (0x0U)
#define VOP_SCAN_LINE_NUM_SCAN_LINE_NUM_SHIFT              (0U)
#define VOP_SCAN_LINE_NUM_SCAN_LINE_NUM_MASK               (0xFFFU << VOP_SCAN_LINE_NUM_SCAN_LINE_NUM_SHIFT)            /* 0x00000FFF */
/* BLANKING_VALUE */
#define VOP_BLANKING_VALUE_OFFSET                          (0x1F4U)
#define VOP_BLANKING_VALUE_SW_BLANKING_VALUE_SHIFT         (0U)
#define VOP_BLANKING_VALUE_SW_BLANKING_VALUE_MASK          (0xFFFFFFU << VOP_BLANKING_VALUE_SW_BLANKING_VALUE_SHIFT)    /* 0x00FFFFFF */
#define VOP_BLANKING_VALUE_BLANKING_VALUE_CONFIG_EN_SHIFT  (24U)
#define VOP_BLANKING_VALUE_BLANKING_VALUE_CONFIG_EN_MASK   (0x1U << VOP_BLANKING_VALUE_BLANKING_VALUE_CONFIG_EN_SHIFT)  /* 0x01000000 */
/* FLAG_REG_FRM_VALID */
#define VOP_FLAG_REG_FRM_VALID_OFFSET                      (0x1F8U)
#define VOP_FLAG_REG_FRM_VALID                             (0x0U)
#define VOP_FLAG_REG_FRM_VALID_FLAG_REG_FRM_VALID_SHIFT    (0U)
#define VOP_FLAG_REG_FRM_VALID_FLAG_REG_FRM_VALID_MASK     (0xFFFFFFFFU << VOP_FLAG_REG_FRM_VALID_FLAG_REG_FRM_VALID_SHIFT) /* 0xFFFFFFFF */
/* FLAG_REG */
#define VOP_FLAG_REG_OFFSET                                (0x1FCU)
#define VOP_FLAG_REG_FLAG_REG_SHIFT                        (0U)
#define VOP_FLAG_REG_FLAG_REG_MASK                         (0xFFFFFFFFU << VOP_FLAG_REG_FLAG_REG_SHIFT)                 /* 0xFFFFFFFF */
/* PWM_CTRL */
#define VOP_PWM_CTRL_OFFSET                                (0x230U)
#define VOP_PWM_CTRL_PWM_EN_SHIFT                          (0U)
#define VOP_PWM_CTRL_PWM_EN_MASK                           (0x1U << VOP_PWM_CTRL_PWM_EN_SHIFT)                          /* 0x00000001 */
#define VOP_PWM_CTRL_PWM_MODE_SHIFT                        (1U)
#define VOP_PWM_CTRL_PWM_MODE_MASK                         (0x3U << VOP_PWM_CTRL_PWM_MODE_SHIFT)                        /* 0x00000006 */
#define VOP_PWM_CTRL_DUTY_POL_SHIFT                        (3U)
#define VOP_PWM_CTRL_DUTY_POL_MASK                         (0x1U << VOP_PWM_CTRL_DUTY_POL_SHIFT)                        /* 0x00000008 */
#define VOP_PWM_CTRL_INACTIVE_POL_SHIFT                    (4U)
#define VOP_PWM_CTRL_INACTIVE_POL_MASK                     (0x1U << VOP_PWM_CTRL_INACTIVE_POL_SHIFT)                    /* 0x00000010 */
#define VOP_PWM_CTRL_OUTPUT_MODE_SHIFT                     (5U)
#define VOP_PWM_CTRL_OUTPUT_MODE_MASK                      (0x1U << VOP_PWM_CTRL_OUTPUT_MODE_SHIFT)                     /* 0x00000020 */
#define VOP_PWM_CTRL_LP_EN_SHIFT                           (8U)
#define VOP_PWM_CTRL_LP_EN_MASK                            (0x1U << VOP_PWM_CTRL_LP_EN_SHIFT)                           /* 0x00000100 */
#define VOP_PWM_CTRL_CLK_SEL_SHIFT                         (9U)
#define VOP_PWM_CTRL_CLK_SEL_MASK                          (0x1U << VOP_PWM_CTRL_CLK_SEL_SHIFT)                         /* 0x00000200 */
#define VOP_PWM_CTRL_PRESCALE_SHIFT                        (12U)
#define VOP_PWM_CTRL_PRESCALE_MASK                         (0x7U << VOP_PWM_CTRL_PRESCALE_SHIFT)                        /* 0x00007000 */
#define VOP_PWM_CTRL_SCALE_SHIFT                           (16U)
#define VOP_PWM_CTRL_SCALE_MASK                            (0xFFU << VOP_PWM_CTRL_SCALE_SHIFT)                          /* 0x00FF0000 */
#define VOP_PWM_CTRL_RPT_SHIFT                             (24U)
#define VOP_PWM_CTRL_RPT_MASK                              (0xFFU << VOP_PWM_CTRL_RPT_SHIFT)                            /* 0xFF000000 */
/* PWM_PERIOD_HPR */
#define VOP_PWM_PERIOD_HPR_OFFSET                          (0x234U)
#define VOP_PWM_PERIOD_HPR_PWM_PERIOD_SHIFT                (0U)
#define VOP_PWM_PERIOD_HPR_PWM_PERIOD_MASK                 (0xFFFFFFFFU << VOP_PWM_PERIOD_HPR_PWM_PERIOD_SHIFT)         /* 0xFFFFFFFF */
/* PWM_DUTY_LPR */
#define VOP_PWM_DUTY_LPR_OFFSET                            (0x238U)
#define VOP_PWM_DUTY_LPR_PWM_DUTY_SHIFT                    (0U)
#define VOP_PWM_DUTY_LPR_PWM_DUTY_MASK                     (0xFFFFFFFFU << VOP_PWM_DUTY_LPR_PWM_DUTY_SHIFT)             /* 0xFFFFFFFF */
/* PWM_CNT */
#define VOP_PWM_CNT_OFFSET                                 (0x23CU)
#define VOP_PWM_CNT_PWM_CNT_SHIFT                          (0U)
#define VOP_PWM_CNT_PWM_CNT_MASK                           (0xFFFFFFFFU << VOP_PWM_CNT_PWM_CNT_SHIFT)                   /* 0xFFFFFFFF */
/* GAMMA_LUT_ADDR */
#define VOP_GAMMA_LUT_ADDR_OFFSET                          (0xA00U)
#define VOP_GAMMA_LUT_ADDR_GAMMA_LUT_ADDR_SHIFT            (0U)
#define VOP_GAMMA_LUT_ADDR_GAMMA_LUT_ADDR_MASK             (0xFFFFFFU << VOP_GAMMA_LUT_ADDR_GAMMA_LUT_ADDR_SHIFT)       /* 0x00FFFFFF */
/* MMU_DTE_ADDR */
#define VOP_MMU_DTE_ADDR_OFFSET                            (0xF00U)
#define VOP_MMU_DTE_ADDR_MMU_DTE_ADDR_SHIFT                (0U)
#define VOP_MMU_DTE_ADDR_MMU_DTE_ADDR_MASK                 (0xFFFFFFFFU << VOP_MMU_DTE_ADDR_MMU_DTE_ADDR_SHIFT)         /* 0xFFFFFFFF */
/* MMU_STATUS */
#define VOP_MMU_STATUS_OFFSET                              (0xF04U)
#define VOP_MMU_STATUS_PAGING_ENABLED_SHIFT                (0U)
#define VOP_MMU_STATUS_PAGING_ENABLED_MASK                 (0x1U << VOP_MMU_STATUS_PAGING_ENABLED_SHIFT)                /* 0x00000001 */
#define VOP_MMU_STATUS_PAGE_FAULT_ACTIVE_SHIFT             (1U)
#define VOP_MMU_STATUS_PAGE_FAULT_ACTIVE_MASK              (0x1U << VOP_MMU_STATUS_PAGE_FAULT_ACTIVE_SHIFT)             /* 0x00000002 */
#define VOP_MMU_STATUS_STAIL_ACTIVE_SHIFT                  (2U)
#define VOP_MMU_STATUS_STAIL_ACTIVE_MASK                   (0x1U << VOP_MMU_STATUS_STAIL_ACTIVE_SHIFT)                  /* 0x00000004 */
#define VOP_MMU_STATUS_MMU_IDLE_SHIFT                      (3U)
#define VOP_MMU_STATUS_MMU_IDLE_MASK                       (0x1U << VOP_MMU_STATUS_MMU_IDLE_SHIFT)                      /* 0x00000008 */
#define VOP_MMU_STATUS_PAGE_FAULT_IS_WRITE_SHIFT           (4U)
#define VOP_MMU_STATUS_PAGE_FAULT_IS_WRITE_MASK            (0x1U << VOP_MMU_STATUS_PAGE_FAULT_IS_WRITE_SHIFT)           /* 0x00000010 */
#define VOP_MMU_STATUS_PAGE_FAULT_BUS_ID_SHIFT             (5U)
#define VOP_MMU_STATUS_PAGE_FAULT_BUS_ID_MASK              (0x1FU << VOP_MMU_STATUS_PAGE_FAULT_BUS_ID_SHIFT)            /* 0x000003E0 */
/* MMU_COMMAND */
#define VOP_MMU_COMMAND_OFFSET                             (0xF08U)
#define VOP_MMU_COMMAND_MMU_CMD_SHIFT                      (0U)
#define VOP_MMU_COMMAND_MMU_CMD_MASK                       (0x7U << VOP_MMU_COMMAND_MMU_CMD_SHIFT)                      /* 0x00000007 */
/* MMU_PAGE_FAULT_ADDR */
#define VOP_MMU_PAGE_FAULT_ADDR_OFFSET                     (0xF0CU)
#define VOP_MMU_PAGE_FAULT_ADDR_PAGE_FAULT_ADDR_SHIFT      (0U)
#define VOP_MMU_PAGE_FAULT_ADDR_PAGE_FAULT_ADDR_MASK       (0xFFFFFFFFU << VOP_MMU_PAGE_FAULT_ADDR_PAGE_FAULT_ADDR_SHIFT) /* 0xFFFFFFFF */
/* MMU_ZAP_ONE_LINE */
#define VOP_MMU_ZAP_ONE_LINE_OFFSET                        (0xF10U)
#define VOP_MMU_ZAP_ONE_LINE_MMU_ZAP_ONE_LINE_SHIFT        (0U)
#define VOP_MMU_ZAP_ONE_LINE_MMU_ZAP_ONE_LINE_MASK         (0xFFFFFFFFU << VOP_MMU_ZAP_ONE_LINE_MMU_ZAP_ONE_LINE_SHIFT) /* 0xFFFFFFFF */
/* MMU_INT_RAWSTAT */
#define VOP_MMU_INT_RAWSTAT_OFFSET                         (0xF14U)
#define VOP_MMU_INT_RAWSTAT_PAGE_FAULT_SHIFT               (0U)
#define VOP_MMU_INT_RAWSTAT_PAGE_FAULT_MASK                (0x1U << VOP_MMU_INT_RAWSTAT_PAGE_FAULT_SHIFT)               /* 0x00000001 */
#define VOP_MMU_INT_RAWSTAT_READ_BUS_ERROR_SHIFT           (1U)
#define VOP_MMU_INT_RAWSTAT_READ_BUS_ERROR_MASK            (0x1U << VOP_MMU_INT_RAWSTAT_READ_BUS_ERROR_SHIFT)           /* 0x00000002 */
/* MMU_INT_CLEAR */
#define VOP_MMU_INT_CLEAR_OFFSET                           (0xF18U)
#define VOP_MMU_INT_CLEAR_PAGE_FAULT_SHIFT                 (0U)
#define VOP_MMU_INT_CLEAR_PAGE_FAULT_MASK                  (0x1U << VOP_MMU_INT_CLEAR_PAGE_FAULT_SHIFT)                 /* 0x00000001 */
#define VOP_MMU_INT_CLEAR_READ_BUS_ERROR_SHIFT             (1U)
#define VOP_MMU_INT_CLEAR_READ_BUS_ERROR_MASK              (0x1U << VOP_MMU_INT_CLEAR_READ_BUS_ERROR_SHIFT)             /* 0x00000002 */
/* MMU_INT_MASK */
#define VOP_MMU_INT_MASK_OFFSET                            (0xF1CU)
#define VOP_MMU_INT_MASK_PAGE_FAULT_SHIFT                  (0U)
#define VOP_MMU_INT_MASK_PAGE_FAULT_MASK                   (0x1U << VOP_MMU_INT_MASK_PAGE_FAULT_SHIFT)                  /* 0x00000001 */
#define VOP_MMU_INT_MASK_READ_BUS_ERROR_SHIFT              (1U)
#define VOP_MMU_INT_MASK_READ_BUS_ERROR_MASK               (0x1U << VOP_MMU_INT_MASK_READ_BUS_ERROR_SHIFT)              /* 0x00000002 */
/* MMU_INT_STATUS */
#define VOP_MMU_INT_STATUS_OFFSET                          (0xF20U)
#define VOP_MMU_INT_STATUS_PAGE_FAULT_SHIFT                (0U)
#define VOP_MMU_INT_STATUS_PAGE_FAULT_MASK                 (0x1U << VOP_MMU_INT_STATUS_PAGE_FAULT_SHIFT)                /* 0x00000001 */
#define VOP_MMU_INT_STATUS_READ_BUS_ERROR_SHIFT            (1U)
#define VOP_MMU_INT_STATUS_READ_BUS_ERROR_MASK             (0x1U << VOP_MMU_INT_STATUS_READ_BUS_ERROR_SHIFT)            /* 0x00000002 */
/* MMU_AUTO_GATING */
#define VOP_MMU_AUTO_GATING_OFFSET                         (0xF24U)
#define VOP_MMU_AUTO_GATING_MMU_AUTO_GATING_SHIFT          (0U)
#define VOP_MMU_AUTO_GATING_MMU_AUTO_GATING_MASK           (0x1U << VOP_MMU_AUTO_GATING_MMU_AUTO_GATING_SHIFT)          /* 0x00000001 */
#define VOP_MMU_AUTO_GATING_SW_MMU_CFG_MODE_SHIFT          (1U)
#define VOP_MMU_AUTO_GATING_SW_MMU_CFG_MODE_MASK           (0x1U << VOP_MMU_AUTO_GATING_SW_MMU_CFG_MODE_SHIFT)          /* 0x00000002 */
/* MMU_CFG_DONE */
#define VOP_MMU_CFG_DONE_OFFSET                            (0xF28U)
#define VOP_MMU_CFG_DONE_REG_LOAD_MMU_EN_SHIFT             (0U)
#define VOP_MMU_CFG_DONE_REG_LOAD_MMU_EN_MASK              (0x1U << VOP_MMU_CFG_DONE_REG_LOAD_MMU_EN_SHIFT)             /* 0x00000001 */
/*****************************************TIMER******************************************/
/* LOAD_COUNT0 */
#define TIMER_LOAD_COUNT0_OFFSET                           (0x0U)
#define TIMER_LOAD_COUNT0_COUNT0_SHIFT                     (0U)
#define TIMER_LOAD_COUNT0_COUNT0_MASK                      (0xFFFFFFFFU << TIMER_LOAD_COUNT0_COUNT0_SHIFT)              /* 0xFFFFFFFF */
/* LOAD_COUNT1 */
#define TIMER_LOAD_COUNT1_OFFSET                           (0x4U)
#define TIMER_LOAD_COUNT1_COUNT1_SHIFT                     (0U)
#define TIMER_LOAD_COUNT1_COUNT1_MASK                      (0xFFFFFFFFU << TIMER_LOAD_COUNT1_COUNT1_SHIFT)              /* 0xFFFFFFFF */
/* CURRENT_VALUE0 */
#define TIMER_CURRENT_VALUE0_OFFSET                        (0x8U)
#define TIMER_CURRENT_VALUE0                               (0x0U)
#define TIMER_CURRENT_VALUE0_CURRENT_VALUE0_SHIFT          (0U)
#define TIMER_CURRENT_VALUE0_CURRENT_VALUE0_MASK           (0xFFFFFFFFU << TIMER_CURRENT_VALUE0_CURRENT_VALUE0_SHIFT)   /* 0xFFFFFFFF */
/* CURRENT_VALUE1 */
#define TIMER_CURRENT_VALUE1_OFFSET                        (0xCU)
#define TIMER_CURRENT_VALUE1                               (0x0U)
#define TIMER_CURRENT_VALUE1_CURRENT_VALUE1_SHIFT          (0U)
#define TIMER_CURRENT_VALUE1_CURRENT_VALUE1_MASK           (0xFFFFFFFFU << TIMER_CURRENT_VALUE1_CURRENT_VALUE1_SHIFT)   /* 0xFFFFFFFF */
/* CONTROLREG */
#define TIMER_CONTROLREG_OFFSET                            (0x10U)
#define TIMER_CONTROLREG_TIMER_ENABLE_SHIFT                (0U)
#define TIMER_CONTROLREG_TIMER_ENABLE_MASK                 (0x1U << TIMER_CONTROLREG_TIMER_ENABLE_SHIFT)                /* 0x00000001 */
#define TIMER_CONTROLREG_TIMER_MODE_SHIFT                  (1U)
#define TIMER_CONTROLREG_TIMER_MODE_MASK                   (0x1U << TIMER_CONTROLREG_TIMER_MODE_SHIFT)                  /* 0x00000002 */
#define TIMER_CONTROLREG_TIMER_INT_MASK_SHIFT              (2U)
#define TIMER_CONTROLREG_TIMER_INT_MASK_MASK               (0x1U << TIMER_CONTROLREG_TIMER_INT_MASK_SHIFT)              /* 0x00000004 */
/* INTSTATUS */
#define TIMER_INTSTATUS_OFFSET                             (0x18U)
#define TIMER_INTSTATUS_INT_PD_SHIFT                       (0U)
#define TIMER_INTSTATUS_INT_PD_MASK                        (0x1U << TIMER_INTSTATUS_INT_PD_SHIFT)                       /* 0x00000001 */
/******************************************CTRL******************************************/
/* VI_ISP_EN */
#define CTRL_VI_ISP_EN_OFFSET                              (0x0U)
#define CTRL_VI_ISP_EN_VI_CCL_DIS_SHIFT                    (0U)
#define CTRL_VI_ISP_EN_VI_CCL_DIS_MASK                     (0x1U << CTRL_VI_ISP_EN_VI_CCL_DIS_SHIFT)                    /* 0x00000001 */
#define CTRL_VI_ISP_EN_ISP_EN_SEL_SHIFT                    (1U)
#define CTRL_VI_ISP_EN_ISP_EN_SEL_MASK                     (0x1U << CTRL_VI_ISP_EN_ISP_EN_SEL_SHIFT)                    /* 0x00000002 */
#define CTRL_VI_ISP_EN_ISP_BLS_EN_SHIFT                    (5U)
#define CTRL_VI_ISP_EN_ISP_BLS_EN_MASK                     (0x1U << CTRL_VI_ISP_EN_ISP_BLS_EN_SHIFT)                    /* 0x00000020 */
#define CTRL_VI_ISP_EN_ISP_GAMMA_IN_EN_SHIFT               (6U)
#define CTRL_VI_ISP_EN_ISP_GAMMA_IN_EN_MASK                (0x1U << CTRL_VI_ISP_EN_ISP_GAMMA_IN_EN_SHIFT)               /* 0x00000040 */
#define CTRL_VI_ISP_EN_ISP_DPCC_EN_SHIFT                   (7U)
#define CTRL_VI_ISP_EN_ISP_DPCC_EN_MASK                    (0x1U << CTRL_VI_ISP_EN_ISP_DPCC_EN_SHIFT)                   /* 0x00000080 */
#define CTRL_VI_ISP_EN_ISP_HDRMGE_EN_SHIFT                 (8U)
#define CTRL_VI_ISP_EN_ISP_HDRMGE_EN_MASK                  (0x1U << CTRL_VI_ISP_EN_ISP_HDRMGE_EN_SHIFT)                 /* 0x00000100 */
#define CTRL_VI_ISP_EN_ISP_RAWNR_EN_SHIFT                  (9U)
#define CTRL_VI_ISP_EN_ISP_RAWNR_EN_MASK                   (0x1U << CTRL_VI_ISP_EN_ISP_RAWNR_EN_SHIFT)                  /* 0x00000200 */
#define CTRL_VI_ISP_EN_ISP_LSC_EN_SHIFT                    (10U)
#define CTRL_VI_ISP_EN_ISP_LSC_EN_MASK                     (0x1U << CTRL_VI_ISP_EN_ISP_LSC_EN_SHIFT)                    /* 0x00000400 */
#define CTRL_VI_ISP_EN_ISP_HDRTMO_EN_SHIFT                 (11U)
#define CTRL_VI_ISP_EN_ISP_HDRTMO_EN_MASK                  (0x1U << CTRL_VI_ISP_EN_ISP_HDRTMO_EN_SHIFT)                 /* 0x00000800 */
#define CTRL_VI_ISP_EN_ISP_GIC_EN_SHIFT                    (12U)
#define CTRL_VI_ISP_EN_ISP_GIC_EN_MASK                     (0x1U << CTRL_VI_ISP_EN_ISP_GIC_EN_SHIFT)                    /* 0x00001000 */
#define CTRL_VI_ISP_EN_ISP_DEBAYER_EN_SHIFT                (13U)
#define CTRL_VI_ISP_EN_ISP_DEBAYER_EN_MASK                 (0x1U << CTRL_VI_ISP_EN_ISP_DEBAYER_EN_SHIFT)                /* 0x00002000 */
#define CTRL_VI_ISP_EN_ISP_CCM_EN_SHIFT                    (14U)
#define CTRL_VI_ISP_EN_ISP_CCM_EN_MASK                     (0x1U << CTRL_VI_ISP_EN_ISP_CCM_EN_SHIFT)                    /* 0x00004000 */
#define CTRL_VI_ISP_EN_ISP_GAMMA12_EN_SHIFT                (15U)
#define CTRL_VI_ISP_EN_ISP_GAMMA12_EN_MASK                 (0x1U << CTRL_VI_ISP_EN_ISP_GAMMA12_EN_SHIFT)                /* 0x00008000 */
#define CTRL_VI_ISP_EN_ISP_RKWDR_EN_SHIFT                  (16U)
#define CTRL_VI_ISP_EN_ISP_RKWDR_EN_MASK                   (0x1U << CTRL_VI_ISP_EN_ISP_RKWDR_EN_SHIFT)                  /* 0x00010000 */
#define CTRL_VI_ISP_EN_ISP_DHAZ_EN_SHIFT                   (17U)
#define CTRL_VI_ISP_EN_ISP_DHAZ_EN_MASK                    (0x1U << CTRL_VI_ISP_EN_ISP_DHAZ_EN_SHIFT)                   /* 0x00020000 */
#define CTRL_VI_ISP_EN_ISP_3DLUT_EN_SHIFT                  (18U)
#define CTRL_VI_ISP_EN_ISP_3DLUT_EN_MASK                   (0x1U << CTRL_VI_ISP_EN_ISP_3DLUT_EN_SHIFT)                  /* 0x00040000 */
#define CTRL_VI_ISP_EN_ISP_AWB_EN_SHIFT                    (20U)
#define CTRL_VI_ISP_EN_ISP_AWB_EN_MASK                     (0x1U << CTRL_VI_ISP_EN_ISP_AWB_EN_SHIFT)                    /* 0x00100000 */
#define CTRL_VI_ISP_EN_ISP_CP_EN_SHIFT                     (21U)
#define CTRL_VI_ISP_EN_ISP_CP_EN_MASK                      (0x1U << CTRL_VI_ISP_EN_ISP_CP_EN_SHIFT)                     /* 0x00200000 */
#define CTRL_VI_ISP_EN_ISP_RSZ_EN_SHIFT                    (22U)
#define CTRL_VI_ISP_EN_ISP_RSZ_EN_MASK                     (0x1U << CTRL_VI_ISP_EN_ISP_RSZ_EN_SHIFT)                    /* 0x00400000 */
#define CTRL_VI_ISP_EN_ISP_EFF_EN_SHIFT                    (24U)
#define CTRL_VI_ISP_EN_ISP_EFF_EN_MASK                     (0x1U << CTRL_VI_ISP_EN_ISP_EFF_EN_SHIFT)                    /* 0x01000000 */
#define CTRL_VI_ISP_EN_ISP_IMP_EN_SHIFT                    (25U)
#define CTRL_VI_ISP_EN_ISP_IMP_EN_MASK                     (0x1U << CTRL_VI_ISP_EN_ISP_IMP_EN_SHIFT)                    /* 0x02000000 */
#define CTRL_VI_ISP_EN_ISP_GAIN_EN_SHIFT                   (27U)
#define CTRL_VI_ISP_EN_ISP_GAIN_EN_MASK                    (0x1U << CTRL_VI_ISP_EN_ISP_GAIN_EN_SHIFT)                   /* 0x08000000 */
#define CTRL_VI_ISP_EN_ISP_LDCH_EN_SHIFT                   (28U)
#define CTRL_VI_ISP_EN_ISP_LDCH_EN_MASK                    (0x1U << CTRL_VI_ISP_EN_ISP_LDCH_EN_SHIFT)                   /* 0x10000000 */
/* VI_ISP_PATH */
#define CTRL_VI_ISP_PATH_OFFSET                            (0x4U)
#define CTRL_VI_ISP_PATH_SW_3A_RAWAE3_SEL_SHIFT            (16U)
#define CTRL_VI_ISP_PATH_SW_3A_RAWAE3_SEL_MASK             (0x3U << CTRL_VI_ISP_PATH_SW_3A_RAWAE3_SEL_SHIFT)            /* 0x00030000 */
#define CTRL_VI_ISP_PATH_SW_3A_RAWAF_SEL_SHIFT             (18U)
#define CTRL_VI_ISP_PATH_SW_3A_RAWAF_SEL_MASK              (0x3U << CTRL_VI_ISP_PATH_SW_3A_RAWAF_SEL_SHIFT)             /* 0x000C0000 */
#define CTRL_VI_ISP_PATH_SW_3A_RAWAWB_SEL_SHIFT            (20U)
#define CTRL_VI_ISP_PATH_SW_3A_RAWAWB_SEL_MASK             (0x3U << CTRL_VI_ISP_PATH_SW_3A_RAWAWB_SEL_SHIFT)            /* 0x00300000 */
#define CTRL_VI_ISP_PATH_SW_3A_RAWAE012_SWAP_SHIFT         (22U)
#define CTRL_VI_ISP_PATH_SW_3A_RAWAE012_SWAP_MASK          (0x3U << CTRL_VI_ISP_PATH_SW_3A_RAWAE012_SWAP_SHIFT)         /* 0x00C00000 */
/* VI_ID */
#define CTRL_VI_ID_OFFSET                                  (0x8U)
#define CTRL_VI_ID                                         (0x2001909U)
#define CTRL_VI_ID_RO_ISP_VERSION_DATE_SHIFT               (0U)
#define CTRL_VI_ID_RO_ISP_VERSION_DATE_MASK                (0xFFFFU << CTRL_VI_ID_RO_ISP_VERSION_DATE_SHIFT)            /* 0x0000FFFF */
#define CTRL_VI_ID_RO_ISP_VERSION_MINOR_SHIFT              (16U)
#define CTRL_VI_ID_RO_ISP_VERSION_MINOR_MASK               (0xFFU << CTRL_VI_ID_RO_ISP_VERSION_MINOR_SHIFT)             /* 0x00FF0000 */
#define CTRL_VI_ID_RO_ISP_VERSION_MAJOR_SHIFT              (24U)
#define CTRL_VI_ID_RO_ISP_VERSION_MAJOR_MASK               (0xFFU << CTRL_VI_ID_RO_ISP_VERSION_MAJOR_SHIFT)             /* 0xFF000000 */
/* VI_ISP_CLK_CTRL */
#define CTRL_VI_ISP_CLK_CTRL_OFFSET                        (0xCU)
#define CTRL_VI_ISP_CLK_CTRL_ISP_RAW_CLK_ON_SHIFT          (0U)
#define CTRL_VI_ISP_CLK_CTRL_ISP_RAW_CLK_ON_MASK           (0x1U << CTRL_VI_ISP_CLK_CTRL_ISP_RAW_CLK_ON_SHIFT)          /* 0x00000001 */
#define CTRL_VI_ISP_CLK_CTRL_ISP_RGB_CLK_ON_SHIFT          (1U)
#define CTRL_VI_ISP_CLK_CTRL_ISP_RGB_CLK_ON_MASK           (0x1U << CTRL_VI_ISP_CLK_CTRL_ISP_RGB_CLK_ON_SHIFT)          /* 0x00000002 */
#define CTRL_VI_ISP_CLK_CTRL_ISP_YUV_CLK_ON_SHIFT          (2U)
#define CTRL_VI_ISP_CLK_CTRL_ISP_YUV_CLK_ON_MASK           (0x1U << CTRL_VI_ISP_CLK_CTRL_ISP_YUV_CLK_ON_SHIFT)          /* 0x00000004 */
#define CTRL_VI_ISP_CLK_CTRL_ISP_3A_CLK_ON_SHIFT           (3U)
#define CTRL_VI_ISP_CLK_CTRL_ISP_3A_CLK_ON_MASK            (0x1U << CTRL_VI_ISP_CLK_CTRL_ISP_3A_CLK_ON_SHIFT)           /* 0x00000008 */
#define CTRL_VI_ISP_CLK_CTRL_MIPI_RAM_CLK_ON_SHIFT         (4U)
#define CTRL_VI_ISP_CLK_CTRL_MIPI_RAM_CLK_ON_MASK          (0x1U << CTRL_VI_ISP_CLK_CTRL_MIPI_RAM_CLK_ON_SHIFT)         /* 0x00000010 */
#define CTRL_VI_ISP_CLK_CTRL_ISP_FIFO_RAM_CLK_ON_SHIFT     (5U)
#define CTRL_VI_ISP_CLK_CTRL_ISP_FIFO_RAM_CLK_ON_MASK      (0x1U << CTRL_VI_ISP_CLK_CTRL_ISP_FIFO_RAM_CLK_ON_SHIFT)     /* 0x00000020 */
#define CTRL_VI_ISP_CLK_CTRL_ISP_DEM_RAM_CLK_ON_SHIFT      (6U)
#define CTRL_VI_ISP_CLK_CTRL_ISP_DEM_RAM_CLK_ON_MASK       (0x1U << CTRL_VI_ISP_CLK_CTRL_ISP_DEM_RAM_CLK_ON_SHIFT)      /* 0x00000040 */
#define CTRL_VI_ISP_CLK_CTRL_ISP_DPCC_RAM_CLK_ON_SHIFT     (7U)
#define CTRL_VI_ISP_CLK_CTRL_ISP_DPCC_RAM_CLK_ON_MASK      (0x1U << CTRL_VI_ISP_CLK_CTRL_ISP_DPCC_RAM_CLK_ON_SHIFT)     /* 0x00000080 */
#define CTRL_VI_ISP_CLK_CTRL_ISP_IE_RAM_CLK_ON_SHIFT       (8U)
#define CTRL_VI_ISP_CLK_CTRL_ISP_IE_RAM_CLK_ON_MASK        (0x1U << CTRL_VI_ISP_CLK_CTRL_ISP_IE_RAM_CLK_ON_SHIFT)       /* 0x00000100 */
#define CTRL_VI_ISP_CLK_CTRL_RSZ_RAM_CLK_ON_SHIFT          (9U)
#define CTRL_VI_ISP_CLK_CTRL_RSZ_RAM_CLK_ON_MASK           (0x1U << CTRL_VI_ISP_CLK_CTRL_RSZ_RAM_CLK_ON_SHIFT)          /* 0x00000200 */
#define CTRL_VI_ISP_CLK_CTRL_JPEG_RAM_CLK_ON_SHIFT         (10U)
#define CTRL_VI_ISP_CLK_CTRL_JPEG_RAM_CLK_ON_MASK          (0x1U << CTRL_VI_ISP_CLK_CTRL_JPEG_RAM_CLK_ON_SHIFT)         /* 0x00000400 */
#define CTRL_VI_ISP_CLK_CTRL_ACLK_ISP_CLK_ON_SHIFT         (11U)
#define CTRL_VI_ISP_CLK_CTRL_ACLK_ISP_CLK_ON_MASK          (0x1U << CTRL_VI_ISP_CLK_CTRL_ACLK_ISP_CLK_ON_SHIFT)         /* 0x00000800 */
#define CTRL_VI_ISP_CLK_CTRL_LDC_RAM_CLK_ON_SHIFT          (12U)
#define CTRL_VI_ISP_CLK_CTRL_LDC_RAM_CLK_ON_MASK           (0x1U << CTRL_VI_ISP_CLK_CTRL_LDC_RAM_CLK_ON_SHIFT)          /* 0x00001000 */
#define CTRL_VI_ISP_CLK_CTRL_MI_LDC_CLK_ON_SHIFT           (13U)
#define CTRL_VI_ISP_CLK_CTRL_MI_LDC_CLK_ON_MASK            (0x1U << CTRL_VI_ISP_CLK_CTRL_MI_LDC_CLK_ON_SHIFT)           /* 0x00002000 */
#define CTRL_VI_ISP_CLK_CTRL_MI_MP_CLK_ON_SHIFT            (14U)
#define CTRL_VI_ISP_CLK_CTRL_MI_MP_CLK_ON_MASK             (0x1U << CTRL_VI_ISP_CLK_CTRL_MI_MP_CLK_ON_SHIFT)            /* 0x00004000 */
#define CTRL_VI_ISP_CLK_CTRL_MI_JPEG_CLK_ON_SHIFT          (15U)
#define CTRL_VI_ISP_CLK_CTRL_MI_JPEG_CLK_ON_MASK           (0x1U << CTRL_VI_ISP_CLK_CTRL_MI_JPEG_CLK_ON_SHIFT)          /* 0x00008000 */
#define CTRL_VI_ISP_CLK_CTRL_MI_DP_CLK_ON_SHIFT            (16U)
#define CTRL_VI_ISP_CLK_CTRL_MI_DP_CLK_ON_MASK             (0x1U << CTRL_VI_ISP_CLK_CTRL_MI_DP_CLK_ON_SHIFT)            /* 0x00010000 */
#define CTRL_VI_ISP_CLK_CTRL_MI_Y12_CLK_ON_SHIFT           (17U)
#define CTRL_VI_ISP_CLK_CTRL_MI_Y12_CLK_ON_MASK            (0x1U << CTRL_VI_ISP_CLK_CTRL_MI_Y12_CLK_ON_SHIFT)           /* 0x00020000 */
#define CTRL_VI_ISP_CLK_CTRL_MI_SP_CLK_ON_SHIFT            (18U)
#define CTRL_VI_ISP_CLK_CTRL_MI_SP_CLK_ON_MASK             (0x1U << CTRL_VI_ISP_CLK_CTRL_MI_SP_CLK_ON_SHIFT)            /* 0x00040000 */
#define CTRL_VI_ISP_CLK_CTRL_MI_RAW0_CLK_ON_SHIFT          (19U)
#define CTRL_VI_ISP_CLK_CTRL_MI_RAW0_CLK_ON_MASK           (0x1U << CTRL_VI_ISP_CLK_CTRL_MI_RAW0_CLK_ON_SHIFT)          /* 0x00080000 */
#define CTRL_VI_ISP_CLK_CTRL_MI_RAW1_CLK_ON_SHIFT          (20U)
#define CTRL_VI_ISP_CLK_CTRL_MI_RAW1_CLK_ON_MASK           (0x1U << CTRL_VI_ISP_CLK_CTRL_MI_RAW1_CLK_ON_SHIFT)          /* 0x00100000 */
#define CTRL_VI_ISP_CLK_CTRL_MI_READ_CLK_ON_SHIFT          (21U)
#define CTRL_VI_ISP_CLK_CTRL_MI_READ_CLK_ON_MASK           (0x1U << CTRL_VI_ISP_CLK_CTRL_MI_READ_CLK_ON_SHIFT)          /* 0x00200000 */
#define CTRL_VI_ISP_CLK_CTRL_MI_RAWRD_CLK_ON_SHIFT         (22U)
#define CTRL_VI_ISP_CLK_CTRL_MI_RAWRD_CLK_ON_MASK          (0x1U << CTRL_VI_ISP_CLK_CTRL_MI_RAWRD_CLK_ON_SHIFT)         /* 0x00400000 */
#define CTRL_VI_ISP_CLK_CTRL_CP_CLK_ALWAYSON_SHIFT         (23U)
#define CTRL_VI_ISP_CLK_CTRL_CP_CLK_ALWAYSON_MASK          (0x1U << CTRL_VI_ISP_CLK_CTRL_CP_CLK_ALWAYSON_SHIFT)         /* 0x00800000 */
#define CTRL_VI_ISP_CLK_CTRL_IE_CLK_ALWAYSON_SHIFT         (24U)
#define CTRL_VI_ISP_CLK_CTRL_IE_CLK_ALWAYSON_MASK          (0x1U << CTRL_VI_ISP_CLK_CTRL_IE_CLK_ALWAYSON_SHIFT)         /* 0x01000000 */
#define CTRL_VI_ISP_CLK_CTRL_SI_CLK_ALWAYSON_SHIFT         (25U)
#define CTRL_VI_ISP_CLK_CTRL_SI_CLK_ALWAYSON_MASK          (0x1U << CTRL_VI_ISP_CLK_CTRL_SI_CLK_ALWAYSON_SHIFT)         /* 0x02000000 */
#define CTRL_VI_ISP_CLK_CTRL_RSZM_CLK_ALWAYSON_SHIFT       (26U)
#define CTRL_VI_ISP_CLK_CTRL_RSZM_CLK_ALWAYSON_MASK        (0x1U << CTRL_VI_ISP_CLK_CTRL_RSZM_CLK_ALWAYSON_SHIFT)       /* 0x04000000 */
#define CTRL_VI_ISP_CLK_CTRL_DPMUX_CLK_ALWAYSON_SHIFT      (27U)
#define CTRL_VI_ISP_CLK_CTRL_DPMUX_CLK_ALWAYSON_MASK       (0x1U << CTRL_VI_ISP_CLK_CTRL_DPMUX_CLK_ALWAYSON_SHIFT)      /* 0x08000000 */
#define CTRL_VI_ISP_CLK_CTRL_JPEG_CLK_ALWAYSON_SHIFT       (28U)
#define CTRL_VI_ISP_CLK_CTRL_JPEG_CLK_ALWAYSON_MASK        (0x1U << CTRL_VI_ISP_CLK_CTRL_JPEG_CLK_ALWAYSON_SHIFT)       /* 0x10000000 */
#define CTRL_VI_ISP_CLK_CTRL_RSZS_CLK_ALWAYSON_SHIFT       (29U)
#define CTRL_VI_ISP_CLK_CTRL_RSZS_CLK_ALWAYSON_MASK        (0x1U << CTRL_VI_ISP_CLK_CTRL_RSZS_CLK_ALWAYSON_SHIFT)       /* 0x20000000 */
#define CTRL_VI_ISP_CLK_CTRL_MIPI_CLK_ALWAYSON_SHIFT       (30U)
#define CTRL_VI_ISP_CLK_CTRL_MIPI_CLK_ALWAYSON_MASK        (0x1U << CTRL_VI_ISP_CLK_CTRL_MIPI_CLK_ALWAYSON_SHIFT)       /* 0x40000000 */
#define CTRL_VI_ISP_CLK_CTRL_MARVINMI_CLK_ALWAYSON_SHIFT   (31U)
#define CTRL_VI_ISP_CLK_CTRL_MARVINMI_CLK_ALWAYSON_MASK    (0x1U << CTRL_VI_ISP_CLK_CTRL_MARVINMI_CLK_ALWAYSON_SHIFT)   /* 0x80000000 */
/* VI_ICCL */
#define CTRL_VI_ICCL_OFFSET                                (0x10U)
#define CTRL_VI_ICCL_VI_ISP_CLK_ENABLE_SHIFT               (0U)
#define CTRL_VI_ICCL_VI_ISP_CLK_ENABLE_MASK                (0x1U << CTRL_VI_ICCL_VI_ISP_CLK_ENABLE_SHIFT)               /* 0x00000001 */
#define CTRL_VI_ICCL_VI_CP_CLK_ENABLE_SHIFT                (1U)
#define CTRL_VI_ICCL_VI_CP_CLK_ENABLE_MASK                 (0x1U << CTRL_VI_ICCL_VI_CP_CLK_ENABLE_SHIFT)                /* 0x00000002 */
#define CTRL_VI_ICCL_VI_MRSZ_CLK_ENABLE_SHIFT              (3U)
#define CTRL_VI_ICCL_VI_MRSZ_CLK_ENABLE_MASK               (0x1U << CTRL_VI_ICCL_VI_MRSZ_CLK_ENABLE_SHIFT)              /* 0x00000008 */
#define CTRL_VI_ICCL_VI_SRSZ_CLK_ENABLE_SHIFT              (4U)
#define CTRL_VI_ICCL_VI_SRSZ_CLK_ENABLE_MASK               (0x1U << CTRL_VI_ICCL_VI_SRSZ_CLK_ENABLE_SHIFT)              /* 0x00000010 */
#define CTRL_VI_ICCL_VI_JPEG_CLK_ENABLE_SHIFT              (5U)
#define CTRL_VI_ICCL_VI_JPEG_CLK_ENABLE_MASK               (0x1U << CTRL_VI_ICCL_VI_JPEG_CLK_ENABLE_SHIFT)              /* 0x00000020 */
#define CTRL_VI_ICCL_VI_MI_CLK_ENABLE_SHIFT                (6U)
#define CTRL_VI_ICCL_VI_MI_CLK_ENABLE_MASK                 (0x1U << CTRL_VI_ICCL_VI_MI_CLK_ENABLE_SHIFT)                /* 0x00000040 */
#define CTRL_VI_ICCL_VI_IE_CLK_ENABLE_SHIFT                (8U)
#define CTRL_VI_ICCL_VI_IE_CLK_ENABLE_MASK                 (0x1U << CTRL_VI_ICCL_VI_IE_CLK_ENABLE_SHIFT)                /* 0x00000100 */
#define CTRL_VI_ICCL_VI_SIMP_CLK_ENABLE_SHIFT              (9U)
#define CTRL_VI_ICCL_VI_SIMP_CLK_ENABLE_MASK               (0x1U << CTRL_VI_ICCL_VI_SIMP_CLK_ENABLE_SHIFT)              /* 0x00000200 */
#define CTRL_VI_ICCL_VI_SMIA_CLK_ENABLE_SHIFT              (10U)
#define CTRL_VI_ICCL_VI_SMIA_CLK_ENABLE_MASK               (0x1U << CTRL_VI_ICCL_VI_SMIA_CLK_ENABLE_SHIFT)              /* 0x00000400 */
#define CTRL_VI_ICCL_VI_MIPI_CLK_ENABLE_SHIFT              (11U)
#define CTRL_VI_ICCL_VI_MIPI_CLK_ENABLE_MASK               (0x1U << CTRL_VI_ICCL_VI_MIPI_CLK_ENABLE_SHIFT)              /* 0x00000800 */
#define CTRL_VI_ICCL_VI_MPFBC_CLK_ENABLE_SHIFT             (14U)
#define CTRL_VI_ICCL_VI_MPFBC_CLK_ENABLE_MASK              (0x1U << CTRL_VI_ICCL_VI_MPFBC_CLK_ENABLE_SHIFT)             /* 0x00004000 */
/* VI_IRCL */
#define CTRL_VI_IRCL_OFFSET                                (0x14U)
#define CTRL_VI_IRCL_VI_ISP_SOFT_RST_SHIFT                 (0U)
#define CTRL_VI_IRCL_VI_ISP_SOFT_RST_MASK                  (0x1U << CTRL_VI_IRCL_VI_ISP_SOFT_RST_SHIFT)                 /* 0x00000001 */
#define CTRL_VI_IRCL_VI_CP_SOFT_RST_SHIFT                  (1U)
#define CTRL_VI_IRCL_VI_CP_SOFT_RST_MASK                   (0x1U << CTRL_VI_IRCL_VI_CP_SOFT_RST_SHIFT)                  /* 0x00000002 */
#define CTRL_VI_IRCL_VI_YCS_SOFT_RST_SHIFT                 (2U)
#define CTRL_VI_IRCL_VI_YCS_SOFT_RST_MASK                  (0x1U << CTRL_VI_IRCL_VI_YCS_SOFT_RST_SHIFT)                 /* 0x00000004 */
#define CTRL_VI_IRCL_VI_MRSZ_SOFT_RST_SHIFT                (3U)
#define CTRL_VI_IRCL_VI_MRSZ_SOFT_RST_MASK                 (0x1U << CTRL_VI_IRCL_VI_MRSZ_SOFT_RST_SHIFT)                /* 0x00000008 */
#define CTRL_VI_IRCL_VI_SRSZ_SOFT_RST_SHIFT                (4U)
#define CTRL_VI_IRCL_VI_SRSZ_SOFT_RST_MASK                 (0x1U << CTRL_VI_IRCL_VI_SRSZ_SOFT_RST_SHIFT)                /* 0x00000010 */
#define CTRL_VI_IRCL_VI_JPEG_SOFT_RST_SHIFT                (5U)
#define CTRL_VI_IRCL_VI_JPEG_SOFT_RST_MASK                 (0x1U << CTRL_VI_IRCL_VI_JPEG_SOFT_RST_SHIFT)                /* 0x00000020 */
#define CTRL_VI_IRCL_VI_MI_SOFT_RST_SHIFT                  (6U)
#define CTRL_VI_IRCL_VI_MI_SOFT_RST_MASK                   (0x1U << CTRL_VI_IRCL_VI_MI_SOFT_RST_SHIFT)                  /* 0x00000040 */
#define CTRL_VI_IRCL_VI_MARVIN_RST_SHIFT                   (7U)
#define CTRL_VI_IRCL_VI_MARVIN_RST_MASK                    (0x1U << CTRL_VI_IRCL_VI_MARVIN_RST_SHIFT)                   /* 0x00000080 */
#define CTRL_VI_IRCL_VI_IE_SOFT_RST_SHIFT                  (8U)
#define CTRL_VI_IRCL_VI_IE_SOFT_RST_MASK                   (0x1U << CTRL_VI_IRCL_VI_IE_SOFT_RST_SHIFT)                  /* 0x00000100 */
#define CTRL_VI_IRCL_VI_SIMP_SOFT_RST_SHIFT                (9U)
#define CTRL_VI_IRCL_VI_SIMP_SOFT_RST_MASK                 (0x1U << CTRL_VI_IRCL_VI_SIMP_SOFT_RST_SHIFT)                /* 0x00000200 */
#define CTRL_VI_IRCL_VI_SMIA_SOFT_RST_SHIFT                (10U)
#define CTRL_VI_IRCL_VI_SMIA_SOFT_RST_MASK                 (0x1U << CTRL_VI_IRCL_VI_SMIA_SOFT_RST_SHIFT)                /* 0x00000400 */
#define CTRL_VI_IRCL_VI_MIPI_SOFT_RST_SHIFT                (11U)
#define CTRL_VI_IRCL_VI_MIPI_SOFT_RST_MASK                 (0x1U << CTRL_VI_IRCL_VI_MIPI_SOFT_RST_SHIFT)                /* 0x00000800 */
#define CTRL_VI_IRCL_VI_3A_SOFT_RST_SHIFT                  (13U)
#define CTRL_VI_IRCL_VI_3A_SOFT_RST_MASK                   (0x1U << CTRL_VI_IRCL_VI_3A_SOFT_RST_SHIFT)                  /* 0x00002000 */
/* VI_DPCL */
#define CTRL_VI_DPCL_OFFSET                                (0x18U)
#define CTRL_VI_DPCL_VI_MP_MUX_SHIFT                       (0U)
#define CTRL_VI_DPCL_VI_MP_MUX_MASK                        (0x3U << CTRL_VI_DPCL_VI_MP_MUX_SHIFT)                       /* 0x00000003 */
#define CTRL_VI_DPCL_VI_CHAN_MODE_SHIFT                    (2U)
#define CTRL_VI_DPCL_VI_CHAN_MODE_MASK                     (0x3U << CTRL_VI_DPCL_VI_CHAN_MODE_SHIFT)                    /* 0x0000000C */
#define CTRL_VI_DPCL_VI_DMA_SWITCH_SHIFT                   (4U)
#define CTRL_VI_DPCL_VI_DMA_SWITCH_MASK                    (0x7U << CTRL_VI_DPCL_VI_DMA_SWITCH_SHIFT)                   /* 0x00000070 */
#define CTRL_VI_DPCL_IF_SELECT_SHIFT                       (8U)
#define CTRL_VI_DPCL_IF_SELECT_MASK                        (0x3U << CTRL_VI_DPCL_IF_SELECT_SHIFT)                       /* 0x00000300 */
#define CTRL_VI_DPCL_VI_DMA_IEMUX_SHIFT                    (10U)
#define CTRL_VI_DPCL_VI_DMA_IEMUX_MASK                     (0x1U << CTRL_VI_DPCL_VI_DMA_IEMUX_SHIFT)                    /* 0x00000400 */
#define CTRL_VI_DPCL_VI_DMA_SPMUX_SHIFT                    (11U)
#define CTRL_VI_DPCL_VI_DMA_SPMUX_MASK                     (0x1U << CTRL_VI_DPCL_VI_DMA_SPMUX_SHIFT)                    /* 0x00000800 */
#define CTRL_VI_DPCL_VI_OLD_MI_SEL_WR_SHIFT                (12U)
#define CTRL_VI_DPCL_VI_OLD_MI_SEL_WR_MASK                 (0x1U << CTRL_VI_DPCL_VI_OLD_MI_SEL_WR_SHIFT)                /* 0x00001000 */
#define CTRL_VI_DPCL_VI_OLD_MI_SEL_RD_SHIFT                (13U)
#define CTRL_VI_DPCL_VI_OLD_MI_SEL_RD_MASK                 (0x1U << CTRL_VI_DPCL_VI_OLD_MI_SEL_RD_SHIFT)                /* 0x00002000 */
#define CTRL_VI_DPCL_VI_MI_DEBUG_MODE_SHIFT                (14U)
#define CTRL_VI_DPCL_VI_MI_DEBUG_MODE_MASK                 (0x1U << CTRL_VI_DPCL_VI_MI_DEBUG_MODE_SHIFT)                /* 0x00004000 */
/* SWS_CFG */
#define CTRL_SWS_CFG_OFFSET                                (0x1CU)
#define CTRL_SWS_CFG_SW_SWS_EN_SHIFT                       (0U)
#define CTRL_SWS_CFG_SW_SWS_EN_MASK                        (0x1U << CTRL_SWS_CFG_SW_SWS_EN_SHIFT)                       /* 0x00000001 */
#define CTRL_SWS_CFG_SW_ISP2PP_PIPE_EN_SHIFT               (1U)
#define CTRL_SWS_CFG_SW_ISP2PP_PIPE_EN_MASK                (0x1U << CTRL_SWS_CFG_SW_ISP2PP_PIPE_EN_SHIFT)               /* 0x00000002 */
#define CTRL_SWS_CFG_SW_MIPI_DROP_FRM_DIS_SHIFT            (2U)
#define CTRL_SWS_CFG_SW_MIPI_DROP_FRM_DIS_MASK             (0x1U << CTRL_SWS_CFG_SW_MIPI_DROP_FRM_DIS_SHIFT)            /* 0x00000004 */
#define CTRL_SWS_CFG_SW_SENSOR_ID_SHIFT                    (4U)
#define CTRL_SWS_CFG_SW_SENSOR_ID_MASK                     (0x3U << CTRL_SWS_CFG_SW_SENSOR_ID_SHIFT)                    /* 0x00000030 */
#define CTRL_SWS_CFG_SW_SWS_TMO_DDR_RD_SHIFT               (8U)
#define CTRL_SWS_CFG_SW_SWS_TMO_DDR_RD_MASK                (0x1U << CTRL_SWS_CFG_SW_SWS_TMO_DDR_RD_SHIFT)               /* 0x00000100 */
#define CTRL_SWS_CFG_SW_SWS_WDR_DDR_RD_SHIFT               (9U)
#define CTRL_SWS_CFG_SW_SWS_WDR_DDR_RD_MASK                (0x1U << CTRL_SWS_CFG_SW_SWS_WDR_DDR_RD_SHIFT)               /* 0x00000200 */
#define CTRL_SWS_CFG_SW_SWS_DHAZ_DDR_RD_SHIFT              (10U)
#define CTRL_SWS_CFG_SW_SWS_DHAZ_DDR_RD_MASK               (0x1U << CTRL_SWS_CFG_SW_SWS_DHAZ_DDR_RD_SHIFT)              /* 0x00000400 */
#define CTRL_SWS_CFG_SW_SWS_ISP_DDRLOAD_DIS_SHIFT          (11U)
#define CTRL_SWS_CFG_SW_SWS_ISP_DDRLOAD_DIS_MASK           (0x1U << CTRL_SWS_CFG_SW_SWS_ISP_DDRLOAD_DIS_SHIFT)          /* 0x00000800 */
#define CTRL_SWS_CFG_SW_SWS_DMA_START_MODE_SHIFT           (12U)
#define CTRL_SWS_CFG_SW_SWS_DMA_START_MODE_MASK            (0x3U << CTRL_SWS_CFG_SW_SWS_DMA_START_MODE_SHIFT)           /* 0x00003000 */
#define CTRL_SWS_CFG_SW_ISP2PP_DIFX16_SHIFT                (16U)
#define CTRL_SWS_CFG_SW_ISP2PP_DIFX16_MASK                 (0xFFU << CTRL_SWS_CFG_SW_ISP2PP_DIFX16_SHIFT)               /* 0x00FF0000 */
#define CTRL_SWS_CFG_SW_3A_DDR_WRITE_EN_SHIFT              (24U)
#define CTRL_SWS_CFG_SW_3A_DDR_WRITE_EN_MASK               (0x1U << CTRL_SWS_CFG_SW_3A_DDR_WRITE_EN_SHIFT)              /* 0x01000000 */
#define CTRL_SWS_CFG_DHAZ_RD_ERROR_SHIFT                   (28U)
#define CTRL_SWS_CFG_DHAZ_RD_ERROR_MASK                    (0x1U << CTRL_SWS_CFG_DHAZ_RD_ERROR_SHIFT)                   /* 0x10000000 */
#define CTRL_SWS_CFG_SWS_WORKING_SHIFT                     (29U)
#define CTRL_SWS_CFG_SWS_WORKING_MASK                      (0x1U << CTRL_SWS_CFG_SWS_WORKING_SHIFT)                     /* 0x20000000 */
#define CTRL_SWS_CFG_SW_SWS_EN_SHD_SHIFT                   (30U)
#define CTRL_SWS_CFG_SW_SWS_EN_SHD_MASK                    (0x1U << CTRL_SWS_CFG_SW_SWS_EN_SHD_SHIFT)                   /* 0x40000000 */
#define CTRL_SWS_CFG_ISP2PP_HOLD_SHIFT                     (31U)
#define CTRL_SWS_CFG_ISP2PP_HOLD_MASK                      (0x1U << CTRL_SWS_CFG_ISP2PP_HOLD_SHIFT)                     /* 0x80000000 */
/* LVDS_CTRL */
#define CTRL_LVDS_CTRL_OFFSET                              (0x20U)
#define CTRL_LVDS_CTRL_SW_LVDS_CAP_EN_SHIFT                (0U)
#define CTRL_LVDS_CTRL_SW_LVDS_CAP_EN_MASK                 (0x1U << CTRL_LVDS_CTRL_SW_LVDS_CAP_EN_SHIFT)                /* 0x00000001 */
#define CTRL_LVDS_CTRL_SW_LVDS_MODE_SHIFT                  (1U)
#define CTRL_LVDS_CTRL_SW_LVDS_MODE_MASK                   (0x1U << CTRL_LVDS_CTRL_SW_LVDS_MODE_SHIFT)                  /* 0x00000002 */
#define CTRL_LVDS_CTRL_SW_LVDS_WIDTH_SHIFT                 (2U)
#define CTRL_LVDS_CTRL_SW_LVDS_WIDTH_MASK                  (0x3U << CTRL_LVDS_CTRL_SW_LVDS_WIDTH_SHIFT)                 /* 0x0000000C */
#define CTRL_LVDS_CTRL_SW_LVDS_LANE_EN_SHIFT               (4U)
#define CTRL_LVDS_CTRL_SW_LVDS_LANE_EN_MASK                (0xFU << CTRL_LVDS_CTRL_SW_LVDS_LANE_EN_SHIFT)               /* 0x000000F0 */
#define CTRL_LVDS_CTRL_SW_LVDS_MAIN_LANE_SHIFT             (8U)
#define CTRL_LVDS_CTRL_SW_LVDS_MAIN_LANE_MASK              (0x3U << CTRL_LVDS_CTRL_SW_LVDS_MAIN_LANE_SHIFT)             /* 0x00000300 */
#define CTRL_LVDS_CTRL_SW_LVDS_START_X_SHIFT               (10U)
#define CTRL_LVDS_CTRL_SW_LVDS_START_X_MASK                (0x7FFU << CTRL_LVDS_CTRL_SW_LVDS_START_X_SHIFT)             /* 0x001FFC00 */
#define CTRL_LVDS_CTRL_SW_LVDS_START_Y_SHIFT               (21U)
#define CTRL_LVDS_CTRL_SW_LVDS_START_Y_MASK                (0x7FFU << CTRL_LVDS_CTRL_SW_LVDS_START_Y_SHIFT)             /* 0xFFE00000 */
/* LVDS_SAV_EAV_ACT */
#define CTRL_LVDS_SAV_EAV_ACT_OFFSET                       (0x24U)
#define CTRL_LVDS_SAV_EAV_ACT_SW_LVDS_SAV_ACT_SHIFT        (0U)
#define CTRL_LVDS_SAV_EAV_ACT_SW_LVDS_SAV_ACT_MASK         (0xFFFU << CTRL_LVDS_SAV_EAV_ACT_SW_LVDS_SAV_ACT_SHIFT)      /* 0x00000FFF */
#define CTRL_LVDS_SAV_EAV_ACT_SW_LVDS_EAV_ACT_SHIFT        (16U)
#define CTRL_LVDS_SAV_EAV_ACT_SW_LVDS_EAV_ACT_MASK         (0xFFFU << CTRL_LVDS_SAV_EAV_ACT_SW_LVDS_EAV_ACT_SHIFT)      /* 0x0FFF0000 */
/* LVDS_SAV_EAV_BLK */
#define CTRL_LVDS_SAV_EAV_BLK_OFFSET                       (0x28U)
#define CTRL_LVDS_SAV_EAV_BLK_SW_LVDS_SAV_BLK_SHIFT        (0U)
#define CTRL_LVDS_SAV_EAV_BLK_SW_LVDS_SAV_BLK_MASK         (0xFFFU << CTRL_LVDS_SAV_EAV_BLK_SW_LVDS_SAV_BLK_SHIFT)      /* 0x00000FFF */
#define CTRL_LVDS_SAV_EAV_BLK_SW_LVDS_EAV_BLK_SHIFT        (16U)
#define CTRL_LVDS_SAV_EAV_BLK_SW_LVDS_EAV_BLK_MASK         (0xFFFU << CTRL_LVDS_SAV_EAV_BLK_SW_LVDS_EAV_BLK_SHIFT)      /* 0x0FFF0000 */
/******************************************ISP*******************************************/
/* CTRL */
#define ISP_CTRL_OFFSET                                    (0x0U)
#define ISP_CTRL_ISP_ENABLE_SHIFT                          (0U)
#define ISP_CTRL_ISP_ENABLE_MASK                           (0x1U << ISP_CTRL_ISP_ENABLE_SHIFT)                          /* 0x00000001 */
#define ISP_CTRL_ISP_MODE_SHIFT                            (1U)
#define ISP_CTRL_ISP_MODE_MASK                             (0x7U << ISP_CTRL_ISP_MODE_SHIFT)                            /* 0x0000000E */
#define ISP_CTRL_ISP_INFORM_ENABLE_SHIFT                   (4U)
#define ISP_CTRL_ISP_INFORM_ENABLE_MASK                    (0x1U << ISP_CTRL_ISP_INFORM_ENABLE_SHIFT)                   /* 0x00000010 */
#define ISP_CTRL_ISP_GAMMA_IN_ENABLE_SHIFT                 (6U)
#define ISP_CTRL_ISP_GAMMA_IN_ENABLE_MASK                  (0x1U << ISP_CTRL_ISP_GAMMA_IN_ENABLE_SHIFT)                 /* 0x00000040 */
#define ISP_CTRL_ISP_AWB_ENABLE_SHIFT                      (7U)
#define ISP_CTRL_ISP_AWB_ENABLE_MASK                       (0x1U << ISP_CTRL_ISP_AWB_ENABLE_SHIFT)                      /* 0x00000080 */
#define ISP_CTRL_ISP_CFG_UPD_PERMANENT_SHIFT               (8U)
#define ISP_CTRL_ISP_CFG_UPD_PERMANENT_MASK                (0x1U << ISP_CTRL_ISP_CFG_UPD_PERMANENT_SHIFT)               /* 0x00000100 */
#define ISP_CTRL_ISP_CFG_UPD_SHIFT                         (9U)
#define ISP_CTRL_ISP_CFG_UPD_MASK                          (0x1U << ISP_CTRL_ISP_CFG_UPD_SHIFT)                         /* 0x00000200 */
#define ISP_CTRL_ISP_GEN_CFG_UPD_SHIFT                     (10U)
#define ISP_CTRL_ISP_GEN_CFG_UPD_MASK                      (0x1U << ISP_CTRL_ISP_GEN_CFG_UPD_SHIFT)                     /* 0x00000400 */
#define ISP_CTRL_ISP_FLASH_MODE_SHIFT                      (12U)
#define ISP_CTRL_ISP_FLASH_MODE_MASK                       (0x1U << ISP_CTRL_ISP_FLASH_MODE_SHIFT)                      /* 0x00001000 */
#define ISP_CTRL_ISP_CSM_Y_RANGE_SHIFT                     (13U)
#define ISP_CTRL_ISP_CSM_Y_RANGE_MASK                      (0x1U << ISP_CTRL_ISP_CSM_Y_RANGE_SHIFT)                     /* 0x00002000 */
#define ISP_CTRL_ISP_CSM_C_RANGE_SHIFT                     (14U)
#define ISP_CTRL_ISP_CSM_C_RANGE_MASK                      (0x1U << ISP_CTRL_ISP_CSM_C_RANGE_SHIFT)                     /* 0x00004000 */
#define ISP_CTRL_CTRL_RESERVED_2_SHIFT                     (15U)
#define ISP_CTRL_CTRL_RESERVED_2_MASK                      (0x1U << ISP_CTRL_CTRL_RESERVED_2_SHIFT)                     /* 0x00008000 */
#define ISP_CTRL_CTRL_RESERVED_1_SHIFT                     (16U)
#define ISP_CTRL_CTRL_RESERVED_1_MASK                      (0x1U << ISP_CTRL_CTRL_RESERVED_1_SHIFT)                     /* 0x00010000 */
#define ISP_CTRL_SW_NOC_HURRY_R_MODE_SHIFT                 (18U)
#define ISP_CTRL_SW_NOC_HURRY_R_MODE_MASK                  (0x7U << ISP_CTRL_SW_NOC_HURRY_R_MODE_SHIFT)                 /* 0x001C0000 */
#define ISP_CTRL_SW_NOC_HURRY_W_MODE_SHIFT                 (21U)
#define ISP_CTRL_SW_NOC_HURRY_W_MODE_MASK                  (0x7U << ISP_CTRL_SW_NOC_HURRY_W_MODE_SHIFT)                 /* 0x00E00000 */
#define ISP_CTRL_SW_Y12_YOUT_ENABLE_SHIFT                  (24U)
#define ISP_CTRL_SW_Y12_YOUT_ENABLE_MASK                   (0x1U << ISP_CTRL_SW_Y12_YOUT_ENABLE_SHIFT)                  /* 0x01000000 */
#define ISP_CTRL_SW_Y12_COUT_ENABLE_SHIFT                  (25U)
#define ISP_CTRL_SW_Y12_COUT_ENABLE_MASK                   (0x1U << ISP_CTRL_SW_Y12_COUT_ENABLE_SHIFT)                  /* 0x02000000 */
#define ISP_CTRL_SW_RGB_OUT_SEL_SHIFT                      (26U)
#define ISP_CTRL_SW_RGB_OUT_SEL_MASK                       (0x1U << ISP_CTRL_SW_RGB_OUT_SEL_SHIFT)                      /* 0x04000000 */
#define ISP_CTRL_SW_Y12_CSM1_Y_RANGE_SHIFT                 (27U)
#define ISP_CTRL_SW_Y12_CSM1_Y_RANGE_MASK                  (0x1U << ISP_CTRL_SW_Y12_CSM1_Y_RANGE_SHIFT)                 /* 0x08000000 */
#define ISP_CTRL_SW_Y12_CSM1_C_RANGE_SHIFT                 (28U)
#define ISP_CTRL_SW_Y12_CSM1_C_RANGE_MASK                  (0x1U << ISP_CTRL_SW_Y12_CSM1_C_RANGE_SHIFT)                 /* 0x10000000 */
#define ISP_CTRL_SW_NOC_HURRY_W_VALUE_SHIFT                (30U)
#define ISP_CTRL_SW_NOC_HURRY_W_VALUE_MASK                 (0x3U << ISP_CTRL_SW_NOC_HURRY_W_VALUE_SHIFT)                /* 0xC0000000 */
/* ACQ_PROP */
#define ISP_ACQ_PROP_OFFSET                                (0x4U)
#define ISP_ACQ_PROP_SAMPLE_EDGE_SHIFT                     (0U)
#define ISP_ACQ_PROP_SAMPLE_EDGE_MASK                      (0x1U << ISP_ACQ_PROP_SAMPLE_EDGE_SHIFT)                     /* 0x00000001 */
#define ISP_ACQ_PROP_HSYNC_POL_SHIFT                       (1U)
#define ISP_ACQ_PROP_HSYNC_POL_MASK                        (0x1U << ISP_ACQ_PROP_HSYNC_POL_SHIFT)                       /* 0x00000002 */
#define ISP_ACQ_PROP_VSYNC_POL_SHIFT                       (2U)
#define ISP_ACQ_PROP_VSYNC_POL_MASK                        (0x1U << ISP_ACQ_PROP_VSYNC_POL_SHIFT)                       /* 0x00000004 */
#define ISP_ACQ_PROP_BAYER_PAT_SHIFT                       (3U)
#define ISP_ACQ_PROP_BAYER_PAT_MASK                        (0x3U << ISP_ACQ_PROP_BAYER_PAT_SHIFT)                       /* 0x00000018 */
#define ISP_ACQ_PROP_CONV_422_SHIFT                        (5U)
#define ISP_ACQ_PROP_CONV_422_MASK                         (0x3U << ISP_ACQ_PROP_CONV_422_SHIFT)                        /* 0x00000060 */
#define ISP_ACQ_PROP_CCIR_SEQ_SHIFT                        (7U)
#define ISP_ACQ_PROP_CCIR_SEQ_MASK                         (0x3U << ISP_ACQ_PROP_CCIR_SEQ_SHIFT)                        /* 0x00000180 */
#define ISP_ACQ_PROP_FIELD_SELECTION_SHIFT                 (9U)
#define ISP_ACQ_PROP_FIELD_SELECTION_MASK                  (0x3U << ISP_ACQ_PROP_FIELD_SELECTION_SHIFT)                 /* 0x00000600 */
#define ISP_ACQ_PROP_FIELD_INV_SHIFT                       (11U)
#define ISP_ACQ_PROP_FIELD_INV_MASK                        (0x1U << ISP_ACQ_PROP_FIELD_INV_SHIFT)                       /* 0x00000800 */
#define ISP_ACQ_PROP_INPUT_SELECTION_SHIFT                 (12U)
#define ISP_ACQ_PROP_INPUT_SELECTION_MASK                  (0x7U << ISP_ACQ_PROP_INPUT_SELECTION_SHIFT)                 /* 0x00007000 */
#define ISP_ACQ_PROP_DMA_RGB_SELECTION_SHIFT               (15U)
#define ISP_ACQ_PROP_DMA_RGB_SELECTION_MASK                (0x1U << ISP_ACQ_PROP_DMA_RGB_SELECTION_SHIFT)               /* 0x00008000 */
#define ISP_ACQ_PROP_DMA_YUV_SELECTION_SHIFT               (16U)
#define ISP_ACQ_PROP_DMA_YUV_SELECTION_MASK                (0x1U << ISP_ACQ_PROP_DMA_YUV_SELECTION_SHIFT)               /* 0x00010000 */
#define ISP_ACQ_PROP_SW_Y12_UV_DS_MODE_SHIFT               (19U)
#define ISP_ACQ_PROP_SW_Y12_UV_DS_MODE_MASK                (0x1U << ISP_ACQ_PROP_SW_Y12_UV_DS_MODE_SHIFT)               /* 0x00080000 */
#define ISP_ACQ_PROP_SW_BT1120_EN_SHIFT                    (20U)
#define ISP_ACQ_PROP_SW_BT1120_EN_MASK                     (0x1U << ISP_ACQ_PROP_SW_BT1120_EN_SHIFT)                    /* 0x00100000 */
#define ISP_ACQ_PROP_SW_DUALEDGE_EN_SHIFT                  (21U)
#define ISP_ACQ_PROP_SW_DUALEDGE_EN_MASK                   (0x1U << ISP_ACQ_PROP_SW_DUALEDGE_EN_SHIFT)                  /* 0x00200000 */
#define ISP_ACQ_PROP_SW_BT_1120_YC_SWAP_SHIFT              (22U)
#define ISP_ACQ_PROP_SW_BT_1120_YC_SWAP_MASK               (0x1U << ISP_ACQ_PROP_SW_BT_1120_YC_SWAP_SHIFT)              /* 0x00400000 */
/* ACQ_H_OFFS */
#define ISP_ACQ_H_OFFS_OFFSET                              (0x8U)
#define ISP_ACQ_H_OFFS_ACQ_H_OFFS_SHIFT                    (0U)
#define ISP_ACQ_H_OFFS_ACQ_H_OFFS_MASK                     (0x7FFFU << ISP_ACQ_H_OFFS_ACQ_H_OFFS_SHIFT)                 /* 0x00007FFF */
/* ACQ_V_OFFS */
#define ISP_ACQ_V_OFFS_OFFSET                              (0xCU)
#define ISP_ACQ_V_OFFS_ACQ_V_OFFS_SHIFT                    (0U)
#define ISP_ACQ_V_OFFS_ACQ_V_OFFS_MASK                     (0x3FFFU << ISP_ACQ_V_OFFS_ACQ_V_OFFS_SHIFT)                 /* 0x00003FFF */
/* ACQ_H_SIZE */
#define ISP_ACQ_H_SIZE_OFFSET                              (0x10U)
#define ISP_ACQ_H_SIZE_ACQ_H_SIZE_SHIFT                    (0U)
#define ISP_ACQ_H_SIZE_ACQ_H_SIZE_MASK                     (0x7FFFU << ISP_ACQ_H_SIZE_ACQ_H_SIZE_SHIFT)                 /* 0x00007FFF */
/* ACQ_V_SIZE */
#define ISP_ACQ_V_SIZE_OFFSET                              (0x14U)
#define ISP_ACQ_V_SIZE_ACQ_V_SIZE_SHIFT                    (0U)
#define ISP_ACQ_V_SIZE_ACQ_V_SIZE_MASK                     (0x3FFFU << ISP_ACQ_V_SIZE_ACQ_V_SIZE_SHIFT)                 /* 0x00003FFF */
/* ACQ_NR_FRAMES */
#define ISP_ACQ_NR_FRAMES_OFFSET                           (0x18U)
#define ISP_ACQ_NR_FRAMES_ACQ_NR_FRAMES_SHIFT              (0U)
#define ISP_ACQ_NR_FRAMES_ACQ_NR_FRAMES_MASK               (0x3FFU << ISP_ACQ_NR_FRAMES_ACQ_NR_FRAMES_SHIFT)            /* 0x000003FF */
/* GAMMA_DX_LO */
#define ISP_GAMMA_DX_LO_OFFSET                             (0x1CU)
#define ISP_GAMMA_DX_LO_GAMMA_DX_1_SHIFT                   (0U)
#define ISP_GAMMA_DX_LO_GAMMA_DX_1_MASK                    (0x7U << ISP_GAMMA_DX_LO_GAMMA_DX_1_SHIFT)                   /* 0x00000007 */
#define ISP_GAMMA_DX_LO_GAMMA_DX_2_SHIFT                   (4U)
#define ISP_GAMMA_DX_LO_GAMMA_DX_2_MASK                    (0x7U << ISP_GAMMA_DX_LO_GAMMA_DX_2_SHIFT)                   /* 0x00000070 */
#define ISP_GAMMA_DX_LO_GAMMA_DX_3_SHIFT                   (8U)
#define ISP_GAMMA_DX_LO_GAMMA_DX_3_MASK                    (0x7U << ISP_GAMMA_DX_LO_GAMMA_DX_3_SHIFT)                   /* 0x00000700 */
#define ISP_GAMMA_DX_LO_GAMMA_DX_4_SHIFT                   (12U)
#define ISP_GAMMA_DX_LO_GAMMA_DX_4_MASK                    (0x7U << ISP_GAMMA_DX_LO_GAMMA_DX_4_SHIFT)                   /* 0x00007000 */
#define ISP_GAMMA_DX_LO_GAMMA_DX_5_SHIFT                   (16U)
#define ISP_GAMMA_DX_LO_GAMMA_DX_5_MASK                    (0x7U << ISP_GAMMA_DX_LO_GAMMA_DX_5_SHIFT)                   /* 0x00070000 */
#define ISP_GAMMA_DX_LO_GAMMA_DX_6_SHIFT                   (20U)
#define ISP_GAMMA_DX_LO_GAMMA_DX_6_MASK                    (0x7U << ISP_GAMMA_DX_LO_GAMMA_DX_6_SHIFT)                   /* 0x00700000 */
#define ISP_GAMMA_DX_LO_GAMMA_DX_7_SHIFT                   (24U)
#define ISP_GAMMA_DX_LO_GAMMA_DX_7_MASK                    (0x7U << ISP_GAMMA_DX_LO_GAMMA_DX_7_SHIFT)                   /* 0x07000000 */
#define ISP_GAMMA_DX_LO_GAMMA_DX_8_SHIFT                   (28U)
#define ISP_GAMMA_DX_LO_GAMMA_DX_8_MASK                    (0x7U << ISP_GAMMA_DX_LO_GAMMA_DX_8_SHIFT)                   /* 0x70000000 */
/* GAMMA_DX_HI */
#define ISP_GAMMA_DX_HI_OFFSET                             (0x20U)
#define ISP_GAMMA_DX_HI_GAMMA_DX_9_SHIFT                   (0U)
#define ISP_GAMMA_DX_HI_GAMMA_DX_9_MASK                    (0x7U << ISP_GAMMA_DX_HI_GAMMA_DX_9_SHIFT)                   /* 0x00000007 */
#define ISP_GAMMA_DX_HI_GAMMA_DX_10_SHIFT                  (4U)
#define ISP_GAMMA_DX_HI_GAMMA_DX_10_MASK                   (0x7U << ISP_GAMMA_DX_HI_GAMMA_DX_10_SHIFT)                  /* 0x00000070 */
#define ISP_GAMMA_DX_HI_GAMMA_DX_11_SHIFT                  (8U)
#define ISP_GAMMA_DX_HI_GAMMA_DX_11_MASK                   (0x7U << ISP_GAMMA_DX_HI_GAMMA_DX_11_SHIFT)                  /* 0x00000700 */
#define ISP_GAMMA_DX_HI_GAMMA_DX_12_SHIFT                  (12U)
#define ISP_GAMMA_DX_HI_GAMMA_DX_12_MASK                   (0x7U << ISP_GAMMA_DX_HI_GAMMA_DX_12_SHIFT)                  /* 0x00007000 */
#define ISP_GAMMA_DX_HI_GAMMA_DX_13_SHIFT                  (16U)
#define ISP_GAMMA_DX_HI_GAMMA_DX_13_MASK                   (0x7U << ISP_GAMMA_DX_HI_GAMMA_DX_13_SHIFT)                  /* 0x00070000 */
#define ISP_GAMMA_DX_HI_GAMMA_DX_14_SHIFT                  (20U)
#define ISP_GAMMA_DX_HI_GAMMA_DX_14_MASK                   (0x7U << ISP_GAMMA_DX_HI_GAMMA_DX_14_SHIFT)                  /* 0x00700000 */
#define ISP_GAMMA_DX_HI_GAMMA_DX_15_SHIFT                  (24U)
#define ISP_GAMMA_DX_HI_GAMMA_DX_15_MASK                   (0x7U << ISP_GAMMA_DX_HI_GAMMA_DX_15_SHIFT)                  /* 0x07000000 */
#define ISP_GAMMA_DX_HI_GAMMA_DX_16_SHIFT                  (28U)
#define ISP_GAMMA_DX_HI_GAMMA_DX_16_MASK                   (0x7U << ISP_GAMMA_DX_HI_GAMMA_DX_16_SHIFT)                  /* 0x70000000 */
/* GAMMA_R_Y_0 */
#define ISP_GAMMA_R_Y_0_OFFSET                             (0x24U)
#define ISP_GAMMA_R_Y_0_GAMMA_R_Y_0_SHIFT                  (0U)
#define ISP_GAMMA_R_Y_0_GAMMA_R_Y_0_MASK                   (0xFFFU << ISP_GAMMA_R_Y_0_GAMMA_R_Y_0_SHIFT)                /* 0x00000FFF */
/* GAMMA_R_Y_1 */
#define ISP_GAMMA_R_Y_1_OFFSET                             (0x28U)
#define ISP_GAMMA_R_Y_1_GAMMA_R_Y_1_SHIFT                  (0U)
#define ISP_GAMMA_R_Y_1_GAMMA_R_Y_1_MASK                   (0xFFFU << ISP_GAMMA_R_Y_1_GAMMA_R_Y_1_SHIFT)                /* 0x00000FFF */
/* GAMMA_R_Y_2 */
#define ISP_GAMMA_R_Y_2_OFFSET                             (0x2CU)
#define ISP_GAMMA_R_Y_2_GAMMA_R_Y_2_SHIFT                  (0U)
#define ISP_GAMMA_R_Y_2_GAMMA_R_Y_2_MASK                   (0xFFFU << ISP_GAMMA_R_Y_2_GAMMA_R_Y_2_SHIFT)                /* 0x00000FFF */
/* GAMMA_R_Y_3 */
#define ISP_GAMMA_R_Y_3_OFFSET                             (0x30U)
#define ISP_GAMMA_R_Y_3_GAMMA_R_Y_3_SHIFT                  (0U)
#define ISP_GAMMA_R_Y_3_GAMMA_R_Y_3_MASK                   (0xFFFU << ISP_GAMMA_R_Y_3_GAMMA_R_Y_3_SHIFT)                /* 0x00000FFF */
/* GAMMA_R_Y_4 */
#define ISP_GAMMA_R_Y_4_OFFSET                             (0x34U)
#define ISP_GAMMA_R_Y_4_GAMMA_R_Y_4_SHIFT                  (0U)
#define ISP_GAMMA_R_Y_4_GAMMA_R_Y_4_MASK                   (0xFFFU << ISP_GAMMA_R_Y_4_GAMMA_R_Y_4_SHIFT)                /* 0x00000FFF */
/* GAMMA_R_Y_5 */
#define ISP_GAMMA_R_Y_5_OFFSET                             (0x38U)
#define ISP_GAMMA_R_Y_5_GAMMA_R_Y_5_SHIFT                  (0U)
#define ISP_GAMMA_R_Y_5_GAMMA_R_Y_5_MASK                   (0xFFFU << ISP_GAMMA_R_Y_5_GAMMA_R_Y_5_SHIFT)                /* 0x00000FFF */
/* GAMMA_R_Y_6 */
#define ISP_GAMMA_R_Y_6_OFFSET                             (0x3CU)
#define ISP_GAMMA_R_Y_6_GAMMA_R_Y_6_SHIFT                  (0U)
#define ISP_GAMMA_R_Y_6_GAMMA_R_Y_6_MASK                   (0xFFFU << ISP_GAMMA_R_Y_6_GAMMA_R_Y_6_SHIFT)                /* 0x00000FFF */
/* GAMMA_R_Y_7 */
#define ISP_GAMMA_R_Y_7_OFFSET                             (0x40U)
#define ISP_GAMMA_R_Y_7_GAMMA_R_Y_7_SHIFT                  (0U)
#define ISP_GAMMA_R_Y_7_GAMMA_R_Y_7_MASK                   (0xFFFU << ISP_GAMMA_R_Y_7_GAMMA_R_Y_7_SHIFT)                /* 0x00000FFF */
/* GAMMA_R_Y_8 */
#define ISP_GAMMA_R_Y_8_OFFSET                             (0x44U)
#define ISP_GAMMA_R_Y_8_GAMMA_R_Y_8_SHIFT                  (0U)
#define ISP_GAMMA_R_Y_8_GAMMA_R_Y_8_MASK                   (0xFFFU << ISP_GAMMA_R_Y_8_GAMMA_R_Y_8_SHIFT)                /* 0x00000FFF */
/* GAMMA_R_Y_9 */
#define ISP_GAMMA_R_Y_9_OFFSET                             (0x48U)
#define ISP_GAMMA_R_Y_9_GAMMA_R_Y_9_SHIFT                  (0U)
#define ISP_GAMMA_R_Y_9_GAMMA_R_Y_9_MASK                   (0xFFFU << ISP_GAMMA_R_Y_9_GAMMA_R_Y_9_SHIFT)                /* 0x00000FFF */
/* GAMMA_R_Y_10 */
#define ISP_GAMMA_R_Y_10_OFFSET                            (0x4CU)
#define ISP_GAMMA_R_Y_10_GAMMA_R_Y_10_SHIFT                (0U)
#define ISP_GAMMA_R_Y_10_GAMMA_R_Y_10_MASK                 (0xFFFU << ISP_GAMMA_R_Y_10_GAMMA_R_Y_10_SHIFT)              /* 0x00000FFF */
/* GAMMA_R_Y_11 */
#define ISP_GAMMA_R_Y_11_OFFSET                            (0x50U)
#define ISP_GAMMA_R_Y_11_GAMMA_R_Y_11_SHIFT                (0U)
#define ISP_GAMMA_R_Y_11_GAMMA_R_Y_11_MASK                 (0xFFFU << ISP_GAMMA_R_Y_11_GAMMA_R_Y_11_SHIFT)              /* 0x00000FFF */
/* GAMMA_R_Y_12 */
#define ISP_GAMMA_R_Y_12_OFFSET                            (0x54U)
#define ISP_GAMMA_R_Y_12_GAMMA_R_Y_12_SHIFT                (0U)
#define ISP_GAMMA_R_Y_12_GAMMA_R_Y_12_MASK                 (0xFFFU << ISP_GAMMA_R_Y_12_GAMMA_R_Y_12_SHIFT)              /* 0x00000FFF */
/* GAMMA_R_Y_13 */
#define ISP_GAMMA_R_Y_13_OFFSET                            (0x58U)
#define ISP_GAMMA_R_Y_13_GAMMA_R_Y_13_SHIFT                (0U)
#define ISP_GAMMA_R_Y_13_GAMMA_R_Y_13_MASK                 (0xFFFU << ISP_GAMMA_R_Y_13_GAMMA_R_Y_13_SHIFT)              /* 0x00000FFF */
/* GAMMA_R_Y_14 */
#define ISP_GAMMA_R_Y_14_OFFSET                            (0x5CU)
#define ISP_GAMMA_R_Y_14_GAMMA_R_Y_14_SHIFT                (0U)
#define ISP_GAMMA_R_Y_14_GAMMA_R_Y_14_MASK                 (0xFFFU << ISP_GAMMA_R_Y_14_GAMMA_R_Y_14_SHIFT)              /* 0x00000FFF */
/* GAMMA_R_Y_15 */
#define ISP_GAMMA_R_Y_15_OFFSET                            (0x60U)
#define ISP_GAMMA_R_Y_15_GAMMA_R_Y_15_SHIFT                (0U)
#define ISP_GAMMA_R_Y_15_GAMMA_R_Y_15_MASK                 (0xFFFU << ISP_GAMMA_R_Y_15_GAMMA_R_Y_15_SHIFT)              /* 0x00000FFF */
/* GAMMA_R_Y_16 */
#define ISP_GAMMA_R_Y_16_OFFSET                            (0x64U)
#define ISP_GAMMA_R_Y_16_GAMMA_R_Y_16_SHIFT                (0U)
#define ISP_GAMMA_R_Y_16_GAMMA_R_Y_16_MASK                 (0xFFFU << ISP_GAMMA_R_Y_16_GAMMA_R_Y_16_SHIFT)              /* 0x00000FFF */
/* GAMMA_G_Y_0 */
#define ISP_GAMMA_G_Y_0_OFFSET                             (0x68U)
#define ISP_GAMMA_G_Y_0_GAMMA_G_Y_0_SHIFT                  (0U)
#define ISP_GAMMA_G_Y_0_GAMMA_G_Y_0_MASK                   (0xFFFU << ISP_GAMMA_G_Y_0_GAMMA_G_Y_0_SHIFT)                /* 0x00000FFF */
/* GAMMA_G_Y_1 */
#define ISP_GAMMA_G_Y_1_OFFSET                             (0x6CU)
#define ISP_GAMMA_G_Y_1_GAMMA_G_Y_1_SHIFT                  (0U)
#define ISP_GAMMA_G_Y_1_GAMMA_G_Y_1_MASK                   (0xFFFU << ISP_GAMMA_G_Y_1_GAMMA_G_Y_1_SHIFT)                /* 0x00000FFF */
/* GAMMA_G_Y_2 */
#define ISP_GAMMA_G_Y_2_OFFSET                             (0x70U)
#define ISP_GAMMA_G_Y_2_GAMMA_G_Y_2_SHIFT                  (0U)
#define ISP_GAMMA_G_Y_2_GAMMA_G_Y_2_MASK                   (0xFFFU << ISP_GAMMA_G_Y_2_GAMMA_G_Y_2_SHIFT)                /* 0x00000FFF */
/* GAMMA_G_Y_3 */
#define ISP_GAMMA_G_Y_3_OFFSET                             (0x74U)
#define ISP_GAMMA_G_Y_3_GAMMA_G_Y_3_SHIFT                  (0U)
#define ISP_GAMMA_G_Y_3_GAMMA_G_Y_3_MASK                   (0xFFFU << ISP_GAMMA_G_Y_3_GAMMA_G_Y_3_SHIFT)                /* 0x00000FFF */
/* GAMMA_G_Y_4 */
#define ISP_GAMMA_G_Y_4_OFFSET                             (0x78U)
#define ISP_GAMMA_G_Y_4_GAMMA_G_Y_4_SHIFT                  (0U)
#define ISP_GAMMA_G_Y_4_GAMMA_G_Y_4_MASK                   (0xFFFU << ISP_GAMMA_G_Y_4_GAMMA_G_Y_4_SHIFT)                /* 0x00000FFF */
/* GAMMA_G_Y_5 */
#define ISP_GAMMA_G_Y_5_OFFSET                             (0x7CU)
#define ISP_GAMMA_G_Y_5_GAMMA_G_Y_5_SHIFT                  (0U)
#define ISP_GAMMA_G_Y_5_GAMMA_G_Y_5_MASK                   (0xFFFU << ISP_GAMMA_G_Y_5_GAMMA_G_Y_5_SHIFT)                /* 0x00000FFF */
/* GAMMA_G_Y_6 */
#define ISP_GAMMA_G_Y_6_OFFSET                             (0x80U)
#define ISP_GAMMA_G_Y_6_GAMMA_G_Y_6_SHIFT                  (0U)
#define ISP_GAMMA_G_Y_6_GAMMA_G_Y_6_MASK                   (0xFFFU << ISP_GAMMA_G_Y_6_GAMMA_G_Y_6_SHIFT)                /* 0x00000FFF */
/* GAMMA_G_Y_7 */
#define ISP_GAMMA_G_Y_7_OFFSET                             (0x84U)
#define ISP_GAMMA_G_Y_7_GAMMA_G_Y_7_SHIFT                  (0U)
#define ISP_GAMMA_G_Y_7_GAMMA_G_Y_7_MASK                   (0xFFFU << ISP_GAMMA_G_Y_7_GAMMA_G_Y_7_SHIFT)                /* 0x00000FFF */
/* GAMMA_G_Y_8 */
#define ISP_GAMMA_G_Y_8_OFFSET                             (0x88U)
#define ISP_GAMMA_G_Y_8_GAMMA_G_Y_8_SHIFT                  (0U)
#define ISP_GAMMA_G_Y_8_GAMMA_G_Y_8_MASK                   (0xFFFU << ISP_GAMMA_G_Y_8_GAMMA_G_Y_8_SHIFT)                /* 0x00000FFF */
/* GAMMA_G_Y_9 */
#define ISP_GAMMA_G_Y_9_OFFSET                             (0x8CU)
#define ISP_GAMMA_G_Y_9_GAMMA_G_Y_9_SHIFT                  (0U)
#define ISP_GAMMA_G_Y_9_GAMMA_G_Y_9_MASK                   (0xFFFU << ISP_GAMMA_G_Y_9_GAMMA_G_Y_9_SHIFT)                /* 0x00000FFF */
/* GAMMA_G_Y_10 */
#define ISP_GAMMA_G_Y_10_OFFSET                            (0x90U)
#define ISP_GAMMA_G_Y_10_GAMMA_G_Y_10_SHIFT                (0U)
#define ISP_GAMMA_G_Y_10_GAMMA_G_Y_10_MASK                 (0xFFFU << ISP_GAMMA_G_Y_10_GAMMA_G_Y_10_SHIFT)              /* 0x00000FFF */
/* GAMMA_G_Y_11 */
#define ISP_GAMMA_G_Y_11_OFFSET                            (0x94U)
#define ISP_GAMMA_G_Y_11_GAMMA_G_Y_11_SHIFT                (0U)
#define ISP_GAMMA_G_Y_11_GAMMA_G_Y_11_MASK                 (0xFFFU << ISP_GAMMA_G_Y_11_GAMMA_G_Y_11_SHIFT)              /* 0x00000FFF */
/* GAMMA_G_Y_12 */
#define ISP_GAMMA_G_Y_12_OFFSET                            (0x98U)
#define ISP_GAMMA_G_Y_12_GAMMA_G_Y_12_SHIFT                (0U)
#define ISP_GAMMA_G_Y_12_GAMMA_G_Y_12_MASK                 (0xFFFU << ISP_GAMMA_G_Y_12_GAMMA_G_Y_12_SHIFT)              /* 0x00000FFF */
/* GAMMA_G_Y_13 */
#define ISP_GAMMA_G_Y_13_OFFSET                            (0x9CU)
#define ISP_GAMMA_G_Y_13_GAMMA_G_Y_13_SHIFT                (0U)
#define ISP_GAMMA_G_Y_13_GAMMA_G_Y_13_MASK                 (0xFFFU << ISP_GAMMA_G_Y_13_GAMMA_G_Y_13_SHIFT)              /* 0x00000FFF */
/* GAMMA_G_Y_14 */
#define ISP_GAMMA_G_Y_14_OFFSET                            (0xA0U)
#define ISP_GAMMA_G_Y_14_GAMMA_G_Y_14_SHIFT                (0U)
#define ISP_GAMMA_G_Y_14_GAMMA_G_Y_14_MASK                 (0xFFFU << ISP_GAMMA_G_Y_14_GAMMA_G_Y_14_SHIFT)              /* 0x00000FFF */
/* GAMMA_G_Y_15 */
#define ISP_GAMMA_G_Y_15_OFFSET                            (0xA4U)
#define ISP_GAMMA_G_Y_15_GAMMA_G_Y_15_SHIFT                (0U)
#define ISP_GAMMA_G_Y_15_GAMMA_G_Y_15_MASK                 (0xFFFU << ISP_GAMMA_G_Y_15_GAMMA_G_Y_15_SHIFT)              /* 0x00000FFF */
/* GAMMA_G_Y_16 */
#define ISP_GAMMA_G_Y_16_OFFSET                            (0xA8U)
#define ISP_GAMMA_G_Y_16_GAMMA_G_Y_16_SHIFT                (0U)
#define ISP_GAMMA_G_Y_16_GAMMA_G_Y_16_MASK                 (0xFFFU << ISP_GAMMA_G_Y_16_GAMMA_G_Y_16_SHIFT)              /* 0x00000FFF */
/* GAMMA_B_Y_0 */
#define ISP_GAMMA_B_Y_0_OFFSET                             (0xACU)
#define ISP_GAMMA_B_Y_0_GAMMA_B_Y_0_SHIFT                  (0U)
#define ISP_GAMMA_B_Y_0_GAMMA_B_Y_0_MASK                   (0xFFFU << ISP_GAMMA_B_Y_0_GAMMA_B_Y_0_SHIFT)                /* 0x00000FFF */
/* GAMMA_B_Y_1 */
#define ISP_GAMMA_B_Y_1_OFFSET                             (0xB0U)
#define ISP_GAMMA_B_Y_1_GAMMA_B_Y_1_SHIFT                  (0U)
#define ISP_GAMMA_B_Y_1_GAMMA_B_Y_1_MASK                   (0xFFFU << ISP_GAMMA_B_Y_1_GAMMA_B_Y_1_SHIFT)                /* 0x00000FFF */
/* GAMMA_B_Y_2 */
#define ISP_GAMMA_B_Y_2_OFFSET                             (0xB4U)
#define ISP_GAMMA_B_Y_2_GAMMA_B_Y_2_SHIFT                  (0U)
#define ISP_GAMMA_B_Y_2_GAMMA_B_Y_2_MASK                   (0xFFFU << ISP_GAMMA_B_Y_2_GAMMA_B_Y_2_SHIFT)                /* 0x00000FFF */
/* GAMMA_B_Y_3 */
#define ISP_GAMMA_B_Y_3_OFFSET                             (0xB8U)
#define ISP_GAMMA_B_Y_3_GAMMA_B_Y_3_SHIFT                  (0U)
#define ISP_GAMMA_B_Y_3_GAMMA_B_Y_3_MASK                   (0xFFFU << ISP_GAMMA_B_Y_3_GAMMA_B_Y_3_SHIFT)                /* 0x00000FFF */
/* GAMMA_B_Y_4 */
#define ISP_GAMMA_B_Y_4_OFFSET                             (0xBCU)
#define ISP_GAMMA_B_Y_4_GAMMA_B_Y_4_SHIFT                  (0U)
#define ISP_GAMMA_B_Y_4_GAMMA_B_Y_4_MASK                   (0xFFFU << ISP_GAMMA_B_Y_4_GAMMA_B_Y_4_SHIFT)                /* 0x00000FFF */
/* GAMMA_B_Y_5 */
#define ISP_GAMMA_B_Y_5_OFFSET                             (0xC0U)
#define ISP_GAMMA_B_Y_5_GAMMA_B_Y_5_SHIFT                  (0U)
#define ISP_GAMMA_B_Y_5_GAMMA_B_Y_5_MASK                   (0xFFFU << ISP_GAMMA_B_Y_5_GAMMA_B_Y_5_SHIFT)                /* 0x00000FFF */
/* GAMMA_B_Y_6 */
#define ISP_GAMMA_B_Y_6_OFFSET                             (0xC4U)
#define ISP_GAMMA_B_Y_6_GAMMA_B_Y_6_SHIFT                  (0U)
#define ISP_GAMMA_B_Y_6_GAMMA_B_Y_6_MASK                   (0xFFFU << ISP_GAMMA_B_Y_6_GAMMA_B_Y_6_SHIFT)                /* 0x00000FFF */
/* GAMMA_B_Y_7 */
#define ISP_GAMMA_B_Y_7_OFFSET                             (0xC8U)
#define ISP_GAMMA_B_Y_7_GAMMA_B_Y_7_SHIFT                  (0U)
#define ISP_GAMMA_B_Y_7_GAMMA_B_Y_7_MASK                   (0xFFFU << ISP_GAMMA_B_Y_7_GAMMA_B_Y_7_SHIFT)                /* 0x00000FFF */
/* GAMMA_B_Y_8 */
#define ISP_GAMMA_B_Y_8_OFFSET                             (0xCCU)
#define ISP_GAMMA_B_Y_8_GAMMA_B_Y_8_SHIFT                  (0U)
#define ISP_GAMMA_B_Y_8_GAMMA_B_Y_8_MASK                   (0xFFFU << ISP_GAMMA_B_Y_8_GAMMA_B_Y_8_SHIFT)                /* 0x00000FFF */
/* GAMMA_B_Y_9 */
#define ISP_GAMMA_B_Y_9_OFFSET                             (0xD0U)
#define ISP_GAMMA_B_Y_9_GAMMA_B_Y_9_SHIFT                  (0U)
#define ISP_GAMMA_B_Y_9_GAMMA_B_Y_9_MASK                   (0xFFFU << ISP_GAMMA_B_Y_9_GAMMA_B_Y_9_SHIFT)                /* 0x00000FFF */
/* GAMMA_B_Y_10 */
#define ISP_GAMMA_B_Y_10_OFFSET                            (0xD4U)
#define ISP_GAMMA_B_Y_10_GAMMA_B_Y_10_SHIFT                (0U)
#define ISP_GAMMA_B_Y_10_GAMMA_B_Y_10_MASK                 (0xFFFU << ISP_GAMMA_B_Y_10_GAMMA_B_Y_10_SHIFT)              /* 0x00000FFF */
/* GAMMA_B_Y_11 */
#define ISP_GAMMA_B_Y_11_OFFSET                            (0xD8U)
#define ISP_GAMMA_B_Y_11_GAMMA_B_Y_11_SHIFT                (0U)
#define ISP_GAMMA_B_Y_11_GAMMA_B_Y_11_MASK                 (0xFFFU << ISP_GAMMA_B_Y_11_GAMMA_B_Y_11_SHIFT)              /* 0x00000FFF */
/* GAMMA_B_Y_12 */
#define ISP_GAMMA_B_Y_12_OFFSET                            (0xDCU)
#define ISP_GAMMA_B_Y_12_GAMMA_B_Y_12_SHIFT                (0U)
#define ISP_GAMMA_B_Y_12_GAMMA_B_Y_12_MASK                 (0xFFFU << ISP_GAMMA_B_Y_12_GAMMA_B_Y_12_SHIFT)              /* 0x00000FFF */
/* GAMMA_B_Y_13 */
#define ISP_GAMMA_B_Y_13_OFFSET                            (0xE0U)
#define ISP_GAMMA_B_Y_13_GAMMA_B_Y_13_SHIFT                (0U)
#define ISP_GAMMA_B_Y_13_GAMMA_B_Y_13_MASK                 (0xFFFU << ISP_GAMMA_B_Y_13_GAMMA_B_Y_13_SHIFT)              /* 0x00000FFF */
/* GAMMA_B_Y_14 */
#define ISP_GAMMA_B_Y_14_OFFSET                            (0xE4U)
#define ISP_GAMMA_B_Y_14_GAMMA_B_Y_14_SHIFT                (0U)
#define ISP_GAMMA_B_Y_14_GAMMA_B_Y_14_MASK                 (0xFFFU << ISP_GAMMA_B_Y_14_GAMMA_B_Y_14_SHIFT)              /* 0x00000FFF */
/* GAMMA_B_Y_15 */
#define ISP_GAMMA_B_Y_15_OFFSET                            (0xE8U)
#define ISP_GAMMA_B_Y_15_GAMMA_B_Y_15_SHIFT                (0U)
#define ISP_GAMMA_B_Y_15_GAMMA_B_Y_15_MASK                 (0xFFFU << ISP_GAMMA_B_Y_15_GAMMA_B_Y_15_SHIFT)              /* 0x00000FFF */
/* GAMMA_B_Y_16 */
#define ISP_GAMMA_B_Y_16_OFFSET                            (0xECU)
#define ISP_GAMMA_B_Y_16_GAMMA_B_Y_16_SHIFT                (0U)
#define ISP_GAMMA_B_Y_16_GAMMA_B_Y_16_MASK                 (0xFFFU << ISP_GAMMA_B_Y_16_GAMMA_B_Y_16_SHIFT)              /* 0x00000FFF */
/* ISP_AWB_PROP */
#define ISP_ISP_AWB_PROP_OFFSET                            (0x110U)
#define ISP_ISP_AWB_PROP_AWB_MODE_SHIFT                    (0U)
#define ISP_ISP_AWB_PROP_AWB_MODE_MASK                     (0x3U << ISP_ISP_AWB_PROP_AWB_MODE_SHIFT)                    /* 0x00000003 */
#define ISP_ISP_AWB_PROP_AWB_MAX_EN_SHIFT                  (2U)
#define ISP_ISP_AWB_PROP_AWB_MAX_EN_MASK                   (0x1U << ISP_ISP_AWB_PROP_AWB_MAX_EN_SHIFT)                  /* 0x00000004 */
#define ISP_ISP_AWB_PROP_AWB_MEAS_MODE_SHIFT               (31U)
#define ISP_ISP_AWB_PROP_AWB_MEAS_MODE_MASK                (0x1U << ISP_ISP_AWB_PROP_AWB_MEAS_MODE_SHIFT)               /* 0x80000000 */
/* ISP_AWB_H_OFFS */
#define ISP_ISP_AWB_H_OFFS_OFFSET                          (0x114U)
#define ISP_ISP_AWB_H_OFFS_AWB_H_OFFS_SHIFT                (0U)
#define ISP_ISP_AWB_H_OFFS_AWB_H_OFFS_MASK                 (0x1FFFU << ISP_ISP_AWB_H_OFFS_AWB_H_OFFS_SHIFT)             /* 0x00001FFF */
/* ISP_AWB_V_OFFS */
#define ISP_ISP_AWB_V_OFFS_OFFSET                          (0x118U)
#define ISP_ISP_AWB_V_OFFS_AWB_V_OFFS_SHIFT                (0U)
#define ISP_ISP_AWB_V_OFFS_AWB_V_OFFS_MASK                 (0x1FFFU << ISP_ISP_AWB_V_OFFS_AWB_V_OFFS_SHIFT)             /* 0x00001FFF */
/* ISP_AWB_H_SIZE */
#define ISP_ISP_AWB_H_SIZE_OFFSET                          (0x11CU)
#define ISP_ISP_AWB_H_SIZE_AWB_H_SIZE_SHIFT                (0U)
#define ISP_ISP_AWB_H_SIZE_AWB_H_SIZE_MASK                 (0x3FFFU << ISP_ISP_AWB_H_SIZE_AWB_H_SIZE_SHIFT)             /* 0x00003FFF */
/* ISP_AWB_V_SIZE */
#define ISP_ISP_AWB_V_SIZE_OFFSET                          (0x120U)
#define ISP_ISP_AWB_V_SIZE_AWB_V_SIZE_SHIFT                (0U)
#define ISP_ISP_AWB_V_SIZE_AWB_V_SIZE_MASK                 (0x3FFFU << ISP_ISP_AWB_V_SIZE_AWB_V_SIZE_SHIFT)             /* 0x00003FFF */
/* ISP_AWB_FRAMES */
#define ISP_ISP_AWB_FRAMES_OFFSET                          (0x124U)
#define ISP_ISP_AWB_FRAMES_AWB_FRAMES_SHIFT                (0U)
#define ISP_ISP_AWB_FRAMES_AWB_FRAMES_MASK                 (0x7U << ISP_ISP_AWB_FRAMES_AWB_FRAMES_SHIFT)                /* 0x00000007 */
/* ISP_AWB_REF */
#define ISP_ISP_AWB_REF_OFFSET                             (0x128U)
#define ISP_ISP_AWB_REF_AWB_REF_CB__MAX_B_SHIFT            (0U)
#define ISP_ISP_AWB_REF_AWB_REF_CB__MAX_B_MASK             (0xFFU << ISP_ISP_AWB_REF_AWB_REF_CB__MAX_B_SHIFT)           /* 0x000000FF */
#define ISP_ISP_AWB_REF_AWB_REF_CB__MAX_R_SHIFT            (8U)
#define ISP_ISP_AWB_REF_AWB_REF_CB__MAX_R_MASK             (0xFFU << ISP_ISP_AWB_REF_AWB_REF_CB__MAX_R_SHIFT)           /* 0x0000FF00 */
/* ISP_AWB_THRESH */
#define ISP_ISP_AWB_THRESH_OFFSET                          (0x12CU)
#define ISP_ISP_AWB_THRESH_AWB_MIN_C_SHIFT                 (0U)
#define ISP_ISP_AWB_THRESH_AWB_MIN_C_MASK                  (0xFFU << ISP_ISP_AWB_THRESH_AWB_MIN_C_SHIFT)                /* 0x000000FF */
#define ISP_ISP_AWB_THRESH_AWB_MAX_CSUM_SHIFT              (8U)
#define ISP_ISP_AWB_THRESH_AWB_MAX_CSUM_MASK               (0xFFU << ISP_ISP_AWB_THRESH_AWB_MAX_CSUM_SHIFT)             /* 0x0000FF00 */
#define ISP_ISP_AWB_THRESH_AWB_MIN_Y__MAX_G_SHIFT          (16U)
#define ISP_ISP_AWB_THRESH_AWB_MIN_Y__MAX_G_MASK           (0xFFU << ISP_ISP_AWB_THRESH_AWB_MIN_Y__MAX_G_SHIFT)         /* 0x00FF0000 */
#define ISP_ISP_AWB_THRESH_AWB_MAX_Y_SHIFT                 (24U)
#define ISP_ISP_AWB_THRESH_AWB_MAX_Y_MASK                  (0xFFU << ISP_ISP_AWB_THRESH_AWB_MAX_Y_SHIFT)                /* 0xFF000000 */
/* AWB_GAIN_G */
#define ISP_AWB_GAIN_G_OFFSET                              (0x138U)
#define ISP_AWB_GAIN_G_AWB_GAIN_GB_SHIFT                   (0U)
#define ISP_AWB_GAIN_G_AWB_GAIN_GB_MASK                    (0x3FFU << ISP_AWB_GAIN_G_AWB_GAIN_GB_SHIFT)                 /* 0x000003FF */
#define ISP_AWB_GAIN_G_AWB_GAIN_GR_SHIFT                   (16U)
#define ISP_AWB_GAIN_G_AWB_GAIN_GR_MASK                    (0x3FFU << ISP_AWB_GAIN_G_AWB_GAIN_GR_SHIFT)                 /* 0x03FF0000 */
/* AWB_GAIN_RB */
#define ISP_AWB_GAIN_RB_OFFSET                             (0x13CU)
#define ISP_AWB_GAIN_RB_AWB_GAIN_B_SHIFT                   (0U)
#define ISP_AWB_GAIN_RB_AWB_GAIN_B_MASK                    (0x3FFU << ISP_AWB_GAIN_RB_AWB_GAIN_B_SHIFT)                 /* 0x000003FF */
#define ISP_AWB_GAIN_RB_AWB_GAIN_R_SHIFT                   (16U)
#define ISP_AWB_GAIN_RB_AWB_GAIN_R_MASK                    (0x3FFU << ISP_AWB_GAIN_RB_AWB_GAIN_R_SHIFT)                 /* 0x03FF0000 */
/* AWB_WHITE_CNT */
#define ISP_AWB_WHITE_CNT_OFFSET                           (0x140U)
#define ISP_AWB_WHITE_CNT                                  (0x0U)
#define ISP_AWB_WHITE_CNT_AWB_WHITE_CNT_SHIFT              (0U)
#define ISP_AWB_WHITE_CNT_AWB_WHITE_CNT_MASK               (0x3FFFFFFU << ISP_AWB_WHITE_CNT_AWB_WHITE_CNT_SHIFT)        /* 0x03FFFFFF */
/* AWB_MEAN */
#define ISP_AWB_MEAN_OFFSET                                (0x144U)
#define ISP_AWB_MEAN                                       (0x0U)
#define ISP_AWB_MEAN_AWB_MEAN_CR_R_SHIFT                   (0U)
#define ISP_AWB_MEAN_AWB_MEAN_CR_R_MASK                    (0xFFU << ISP_AWB_MEAN_AWB_MEAN_CR_R_SHIFT)                  /* 0x000000FF */
#define ISP_AWB_MEAN_AWB_MEAN_CB__B_SHIFT                  (8U)
#define ISP_AWB_MEAN_AWB_MEAN_CB__B_MASK                   (0xFFU << ISP_AWB_MEAN_AWB_MEAN_CB__B_SHIFT)                 /* 0x0000FF00 */
#define ISP_AWB_MEAN_AWB_MEAN_Y__G_SHIFT                   (16U)
#define ISP_AWB_MEAN_AWB_MEAN_Y__G_MASK                    (0xFFU << ISP_AWB_MEAN_AWB_MEAN_Y__G_SHIFT)                  /* 0x00FF0000 */
/* CC_COEFF_0 */
#define ISP_CC_COEFF_0_OFFSET                              (0x170U)
#define ISP_CC_COEFF_0_CC_COEFF_0_SHIFT                    (0U)
#define ISP_CC_COEFF_0_CC_COEFF_0_MASK                     (0x1FFU << ISP_CC_COEFF_0_CC_COEFF_0_SHIFT)                  /* 0x000001FF */
#define ISP_CC_COEFF_0_SW_Y12_CC_COEFF_0_SHIFT             (16U)
#define ISP_CC_COEFF_0_SW_Y12_CC_COEFF_0_MASK              (0x1FFFU << ISP_CC_COEFF_0_SW_Y12_CC_COEFF_0_SHIFT)          /* 0x1FFF0000 */
/* CC_COEFF_1 */
#define ISP_CC_COEFF_1_OFFSET                              (0x174U)
#define ISP_CC_COEFF_1_CC_COEFF_1_SHIFT                    (0U)
#define ISP_CC_COEFF_1_CC_COEFF_1_MASK                     (0x1FFU << ISP_CC_COEFF_1_CC_COEFF_1_SHIFT)                  /* 0x000001FF */
#define ISP_CC_COEFF_1_SW_Y12_CC_COEFF_1_SHIFT             (16U)
#define ISP_CC_COEFF_1_SW_Y12_CC_COEFF_1_MASK              (0x1FFFU << ISP_CC_COEFF_1_SW_Y12_CC_COEFF_1_SHIFT)          /* 0x1FFF0000 */
/* CC_COEFF_2 */
#define ISP_CC_COEFF_2_OFFSET                              (0x178U)
#define ISP_CC_COEFF_2_CC_COEFF_2_SHIFT                    (0U)
#define ISP_CC_COEFF_2_CC_COEFF_2_MASK                     (0x1FFU << ISP_CC_COEFF_2_CC_COEFF_2_SHIFT)                  /* 0x000001FF */
#define ISP_CC_COEFF_2_SW_Y12_CC_COEFF_2_SHIFT             (16U)
#define ISP_CC_COEFF_2_SW_Y12_CC_COEFF_2_MASK              (0x1FFFU << ISP_CC_COEFF_2_SW_Y12_CC_COEFF_2_SHIFT)          /* 0x1FFF0000 */
/* CC_COEFF_3 */
#define ISP_CC_COEFF_3_OFFSET                              (0x17CU)
#define ISP_CC_COEFF_3_CC_COEFF_3_SHIFT                    (0U)
#define ISP_CC_COEFF_3_CC_COEFF_3_MASK                     (0x1FFU << ISP_CC_COEFF_3_CC_COEFF_3_SHIFT)                  /* 0x000001FF */
#define ISP_CC_COEFF_3_SW_Y12_CC_COEFF_3_SHIFT             (16U)
#define ISP_CC_COEFF_3_SW_Y12_CC_COEFF_3_MASK              (0x1FFU << ISP_CC_COEFF_3_SW_Y12_CC_COEFF_3_SHIFT)           /* 0x01FF0000 */
/* CC_COEFF_4 */
#define ISP_CC_COEFF_4_OFFSET                              (0x180U)
#define ISP_CC_COEFF_4_CC_COEFF_4_SHIFT                    (0U)
#define ISP_CC_COEFF_4_CC_COEFF_4_MASK                     (0x1FFU << ISP_CC_COEFF_4_CC_COEFF_4_SHIFT)                  /* 0x000001FF */
#define ISP_CC_COEFF_4_SW_Y12_CC_COEFF_4_SHIFT             (16U)
#define ISP_CC_COEFF_4_SW_Y12_CC_COEFF_4_MASK              (0x1FFU << ISP_CC_COEFF_4_SW_Y12_CC_COEFF_4_SHIFT)           /* 0x01FF0000 */
/* CC_COEFF_5 */
#define ISP_CC_COEFF_5_OFFSET                              (0x184U)
#define ISP_CC_COEFF_5_CC_COEFF_5_SHIFT                    (0U)
#define ISP_CC_COEFF_5_CC_COEFF_5_MASK                     (0x1FFU << ISP_CC_COEFF_5_CC_COEFF_5_SHIFT)                  /* 0x000001FF */
#define ISP_CC_COEFF_5_SW_Y12_CC_COEFF_5_SHIFT             (16U)
#define ISP_CC_COEFF_5_SW_Y12_CC_COEFF_5_MASK              (0x1FFU << ISP_CC_COEFF_5_SW_Y12_CC_COEFF_5_SHIFT)           /* 0x01FF0000 */
/* CC_COEFF_6 */
#define ISP_CC_COEFF_6_OFFSET                              (0x188U)
#define ISP_CC_COEFF_6_CC_COEFF_6_SHIFT                    (0U)
#define ISP_CC_COEFF_6_CC_COEFF_6_MASK                     (0x1FFU << ISP_CC_COEFF_6_CC_COEFF_6_SHIFT)                  /* 0x000001FF */
#define ISP_CC_COEFF_6_SW_Y12_CC_COEFF_6_SHIFT             (16U)
#define ISP_CC_COEFF_6_SW_Y12_CC_COEFF_6_MASK              (0x1FFU << ISP_CC_COEFF_6_SW_Y12_CC_COEFF_6_SHIFT)           /* 0x01FF0000 */
/* CC_COEFF_7 */
#define ISP_CC_COEFF_7_OFFSET                              (0x18CU)
#define ISP_CC_COEFF_7_CC_COEFF_7_SHIFT                    (0U)
#define ISP_CC_COEFF_7_CC_COEFF_7_MASK                     (0x1FFU << ISP_CC_COEFF_7_CC_COEFF_7_SHIFT)                  /* 0x000001FF */
#define ISP_CC_COEFF_7_SW_Y12_CC_COEFF_7_SHIFT             (16U)
#define ISP_CC_COEFF_7_SW_Y12_CC_COEFF_7_MASK              (0x1FFU << ISP_CC_COEFF_7_SW_Y12_CC_COEFF_7_SHIFT)           /* 0x01FF0000 */
/* CC_COEFF_8 */
#define ISP_CC_COEFF_8_OFFSET                              (0x190U)
#define ISP_CC_COEFF_8_CC_COEFF_8_SHIFT                    (0U)
#define ISP_CC_COEFF_8_CC_COEFF_8_MASK                     (0x1FFU << ISP_CC_COEFF_8_CC_COEFF_8_SHIFT)                  /* 0x000001FF */
#define ISP_CC_COEFF_8_SW_Y12_CC_COEFF_8_SHIFT             (16U)
#define ISP_CC_COEFF_8_SW_Y12_CC_COEFF_8_MASK              (0x1FFU << ISP_CC_COEFF_8_SW_Y12_CC_COEFF_8_SHIFT)           /* 0x01FF0000 */
/* OUT_H_OFFS */
#define ISP_OUT_H_OFFS_OFFSET                              (0x194U)
#define ISP_OUT_H_OFFS_ISP_OUT_H_OFFS_SHIFT                (0U)
#define ISP_OUT_H_OFFS_ISP_OUT_H_OFFS_MASK                 (0x3FFFU << ISP_OUT_H_OFFS_ISP_OUT_H_OFFS_SHIFT)             /* 0x00003FFF */
/* OUT_V_OFFS */
#define ISP_OUT_V_OFFS_OFFSET                              (0x198U)
#define ISP_OUT_V_OFFS_ISP_OUT_V_OFFS_SHIFT                (0U)
#define ISP_OUT_V_OFFS_ISP_OUT_V_OFFS_MASK                 (0x3FFFU << ISP_OUT_V_OFFS_ISP_OUT_V_OFFS_SHIFT)             /* 0x00003FFF */
/* OUT_H_SIZE */
#define ISP_OUT_H_SIZE_OFFSET                              (0x19CU)
#define ISP_OUT_H_SIZE_ISP_OUT_H_SIZE_SHIFT                (0U)
#define ISP_OUT_H_SIZE_ISP_OUT_H_SIZE_MASK                 (0x7FFFU << ISP_OUT_H_SIZE_ISP_OUT_H_SIZE_SHIFT)             /* 0x00007FFF */
/* OUT_V_SIZE */
#define ISP_OUT_V_SIZE_OFFSET                              (0x1A0U)
#define ISP_OUT_V_SIZE_ISP_OUT_V_SIZE_SHIFT                (0U)
#define ISP_OUT_V_SIZE_ISP_OUT_V_SIZE_MASK                 (0x3FFFU << ISP_OUT_V_SIZE_ISP_OUT_V_SIZE_SHIFT)             /* 0x00003FFF */
/* DEMOSAIC */
#define ISP_DEMOSAIC_OFFSET                                (0x1A4U)
#define ISP_DEMOSAIC_DEMOSAIC_TH_SHIFT                     (0U)
#define ISP_DEMOSAIC_DEMOSAIC_TH_MASK                      (0xFFU << ISP_DEMOSAIC_DEMOSAIC_TH_SHIFT)                    /* 0x000000FF */
#define ISP_DEMOSAIC_SW_IMAGE_DEM_SEL_SHIFT                (8U)
#define ISP_DEMOSAIC_SW_IMAGE_DEM_SEL_MASK                 (0x1U << ISP_DEMOSAIC_SW_IMAGE_DEM_SEL_SHIFT)                /* 0x00000100 */
#define ISP_DEMOSAIC_DEMOSAIC_BYPASS_SHIFT                 (10U)
#define ISP_DEMOSAIC_DEMOSAIC_BYPASS_MASK                  (0x1U << ISP_DEMOSAIC_DEMOSAIC_BYPASS_SHIFT)                 /* 0x00000400 */
/* FLAGS_SHD */
#define ISP_FLAGS_SHD_OFFSET                               (0x1A8U)
#define ISP_FLAGS_SHD                                      (0x0U)
#define ISP_FLAGS_SHD_ISP_ENABLE_SHD_SHIFT                 (0U)
#define ISP_FLAGS_SHD_ISP_ENABLE_SHD_MASK                  (0x1U << ISP_FLAGS_SHD_ISP_ENABLE_SHD_SHIFT)                 /* 0x00000001 */
#define ISP_FLAGS_SHD_ISP_INFORM_ENABLE_SHD_SHIFT          (1U)
#define ISP_FLAGS_SHD_ISP_INFORM_ENABLE_SHD_MASK           (0x1U << ISP_FLAGS_SHD_ISP_INFORM_ENABLE_SHD_SHIFT)          /* 0x00000002 */
#define ISP_FLAGS_SHD_INFORM_FIELD_SHIFT                   (2U)
#define ISP_FLAGS_SHD_INFORM_FIELD_MASK                    (0x1U << ISP_FLAGS_SHD_INFORM_FIELD_SHIFT)                   /* 0x00000004 */
#define ISP_FLAGS_SHD_S_DATA_SHIFT                         (16U)
#define ISP_FLAGS_SHD_S_DATA_MASK                          (0xFFFU << ISP_FLAGS_SHD_S_DATA_SHIFT)                       /* 0x0FFF0000 */
#define ISP_FLAGS_SHD_S_VSYNC_SHIFT                        (30U)
#define ISP_FLAGS_SHD_S_VSYNC_MASK                         (0x1U << ISP_FLAGS_SHD_S_VSYNC_SHIFT)                        /* 0x40000000 */
#define ISP_FLAGS_SHD_S_HSYNC_SHIFT                        (31U)
#define ISP_FLAGS_SHD_S_HSYNC_MASK                         (0x1U << ISP_FLAGS_SHD_S_HSYNC_SHIFT)                        /* 0x80000000 */
/* OUT_H_OFFS_SHD */
#define ISP_OUT_H_OFFS_SHD_OFFSET                          (0x1ACU)
#define ISP_OUT_H_OFFS_SHD                                 (0x0U)
#define ISP_OUT_H_OFFS_SHD_ISP_OUT_H_OFFS_SHD_SHIFT        (0U)
#define ISP_OUT_H_OFFS_SHD_ISP_OUT_H_OFFS_SHD_MASK         (0x3FFFU << ISP_OUT_H_OFFS_SHD_ISP_OUT_H_OFFS_SHD_SHIFT)     /* 0x00003FFF */
/* OUT_V_OFFS_SHD */
#define ISP_OUT_V_OFFS_SHD_OFFSET                          (0x1B0U)
#define ISP_OUT_V_OFFS_SHD                                 (0x0U)
#define ISP_OUT_V_OFFS_SHD_ISP_OUT_V_OFFS_SHD_SHIFT        (0U)
#define ISP_OUT_V_OFFS_SHD_ISP_OUT_V_OFFS_SHD_MASK         (0x3FFFU << ISP_OUT_V_OFFS_SHD_ISP_OUT_V_OFFS_SHD_SHIFT)     /* 0x00003FFF */
/* OUT_H_SIZE_SHD */
#define ISP_OUT_H_SIZE_SHD_OFFSET                          (0x1B4U)
#define ISP_OUT_H_SIZE_SHD                                 (0x0U)
#define ISP_OUT_H_SIZE_SHD_ISP_OUT_H_SIZE_SHD_SHIFT        (0U)
#define ISP_OUT_H_SIZE_SHD_ISP_OUT_H_SIZE_SHD_MASK         (0x7FFFU << ISP_OUT_H_SIZE_SHD_ISP_OUT_H_SIZE_SHD_SHIFT)     /* 0x00007FFF */
/* OUT_V_SIZE_SHD */
#define ISP_OUT_V_SIZE_SHD_OFFSET                          (0x1B8U)
#define ISP_OUT_V_SIZE_SHD                                 (0x0U)
#define ISP_OUT_V_SIZE_SHD_ISP_OUT_V_SIZE_SHD_SHIFT        (0U)
#define ISP_OUT_V_SIZE_SHD_ISP_OUT_V_SIZE_SHD_MASK         (0x3FFFU << ISP_OUT_V_SIZE_SHD_ISP_OUT_V_SIZE_SHD_SHIFT)     /* 0x00003FFF */
/* ISP_IMSC */
#define ISP_ISP_IMSC_OFFSET                                (0x1BCU)
#define ISP_ISP_IMSC_IMSC_ISP_OFF_SHIFT                    (0U)
#define ISP_ISP_IMSC_IMSC_ISP_OFF_MASK                     (0x1U << ISP_ISP_IMSC_IMSC_ISP_OFF_SHIFT)                    /* 0x00000001 */
#define ISP_ISP_IMSC_IMSC_FRAME_SHIFT                      (1U)
#define ISP_ISP_IMSC_IMSC_FRAME_MASK                       (0x1U << ISP_ISP_IMSC_IMSC_FRAME_SHIFT)                      /* 0x00000002 */
#define ISP_ISP_IMSC_IMSC_DATA_LOSS_SHIFT                  (2U)
#define ISP_ISP_IMSC_IMSC_DATA_LOSS_MASK                   (0x1U << ISP_ISP_IMSC_IMSC_DATA_LOSS_SHIFT)                  /* 0x00000004 */
#define ISP_ISP_IMSC_IMSC_PIC_SIZE_ERR_SHIFT               (3U)
#define ISP_ISP_IMSC_IMSC_PIC_SIZE_ERR_MASK                (0x1U << ISP_ISP_IMSC_IMSC_PIC_SIZE_ERR_SHIFT)               /* 0x00000008 */
#define ISP_ISP_IMSC_IMSC_AWB_DONE_SHIFT                   (4U)
#define ISP_ISP_IMSC_IMSC_AWB_DONE_MASK                    (0x1U << ISP_ISP_IMSC_IMSC_AWB_DONE_SHIFT)                   /* 0x00000010 */
#define ISP_ISP_IMSC_IMSC_FRAME_IN_SHIFT                   (5U)
#define ISP_ISP_IMSC_IMSC_FRAME_IN_MASK                    (0x1U << ISP_ISP_IMSC_IMSC_FRAME_IN_SHIFT)                   /* 0x00000020 */
#define ISP_ISP_IMSC_IMSC_V_START_SHIFT                    (6U)
#define ISP_ISP_IMSC_IMSC_V_START_MASK                     (0x1U << ISP_ISP_IMSC_IMSC_V_START_SHIFT)                    /* 0x00000040 */
#define ISP_ISP_IMSC_IMSC_H_START_SHIFT                    (7U)
#define ISP_ISP_IMSC_IMSC_H_START_MASK                     (0x1U << ISP_ISP_IMSC_IMSC_H_START_SHIFT)                    /* 0x00000080 */
#define ISP_ISP_IMSC_IMSC_FLASH_ON_SHIFT                   (8U)
#define ISP_ISP_IMSC_IMSC_FLASH_ON_MASK                    (0x1U << ISP_ISP_IMSC_IMSC_FLASH_ON_SHIFT)                   /* 0x00000100 */
#define ISP_ISP_IMSC_IMSC_FLASH_OFF_SHIFT                  (9U)
#define ISP_ISP_IMSC_IMSC_FLASH_OFF_MASK                   (0x1U << ISP_ISP_IMSC_IMSC_FLASH_OFF_SHIFT)                  /* 0x00000200 */
#define ISP_ISP_IMSC_IMSC_SHUTTER_ON_SHIFT                 (10U)
#define ISP_ISP_IMSC_IMSC_SHUTTER_ON_MASK                  (0x1U << ISP_ISP_IMSC_IMSC_SHUTTER_ON_SHIFT)                 /* 0x00000400 */
#define ISP_ISP_IMSC_IMSC_SHUTTER_OFF_SHIFT                (11U)
#define ISP_ISP_IMSC_IMSC_SHUTTER_OFF_MASK                 (0x1U << ISP_ISP_IMSC_IMSC_SHUTTER_OFF_SHIFT)                /* 0x00000800 */
#define ISP_ISP_IMSC_IMSC_AFM_SUM_OF_SHIFT                 (12U)
#define ISP_ISP_IMSC_IMSC_AFM_SUM_OF_MASK                  (0x1U << ISP_ISP_IMSC_IMSC_AFM_SUM_OF_SHIFT)                 /* 0x00001000 */
#define ISP_ISP_IMSC_IMSC_AFM_LUM_OF_SHIFT                 (13U)
#define ISP_ISP_IMSC_IMSC_AFM_LUM_OF_MASK                  (0x1U << ISP_ISP_IMSC_IMSC_AFM_LUM_OF_SHIFT)                 /* 0x00002000 */
#define ISP_ISP_IMSC_IMSC_AFM_FIN_SHIFT                    (14U)
#define ISP_ISP_IMSC_IMSC_AFM_FIN_MASK                     (0x1U << ISP_ISP_IMSC_IMSC_AFM_FIN_SHIFT)                    /* 0x00004000 */
#define ISP_ISP_IMSC_IMSC_HIST_MEASURE_RDY_SHIFT           (15U)
#define ISP_ISP_IMSC_IMSC_HIST_MEASURE_RDY_MASK            (0x1U << ISP_ISP_IMSC_IMSC_HIST_MEASURE_RDY_SHIFT)           /* 0x00008000 */
#define ISP_ISP_IMSC_IMSC_LSC_LUT_ERR_SHIFT                (16U)
#define ISP_ISP_IMSC_IMSC_LSC_LUT_ERR_MASK                 (0x1U << ISP_ISP_IMSC_IMSC_LSC_LUT_ERR_SHIFT)                /* 0x00010000 */
#define ISP_ISP_IMSC_IMSC_FLASH_CAP_SHIFT                  (17U)
#define ISP_ISP_IMSC_IMSC_FLASH_CAP_MASK                   (0x1U << ISP_ISP_IMSC_IMSC_FLASH_CAP_SHIFT)                  /* 0x00020000 */
#define ISP_ISP_IMSC_IMSC_EXP_END_SHIFT                    (18U)
#define ISP_ISP_IMSC_IMSC_EXP_END_MASK                     (0x1U << ISP_ISP_IMSC_IMSC_EXP_END_SHIFT)                    /* 0x00040000 */
#define ISP_ISP_IMSC_IMSC_HDR_DONE_SHIFT                   (20U)
#define ISP_ISP_IMSC_IMSC_HDR_DONE_MASK                    (0x1U << ISP_ISP_IMSC_IMSC_HDR_DONE_SHIFT)                   /* 0x00100000 */
#define ISP_ISP_IMSC_IMSC_DHAZ_DONE_SHIFT                  (21U)
#define ISP_ISP_IMSC_IMSC_DHAZ_DONE_MASK                   (0x1U << ISP_ISP_IMSC_IMSC_DHAZ_DONE_SHIFT)                  /* 0x00200000 */
#define ISP_ISP_IMSC_IMSC_GAIN_DONE_SHIFT                  (22U)
#define ISP_ISP_IMSC_IMSC_GAIN_DONE_MASK                   (0x1U << ISP_ISP_IMSC_IMSC_GAIN_DONE_SHIFT)                  /* 0x00400000 */
/* ISP_RIS */
#define ISP_ISP_RIS_OFFSET                                 (0x1C0U)
#define ISP_ISP_RIS                                        (0x0U)
#define ISP_ISP_RIS_RIS_ISP_OFF_SHIFT                      (0U)
#define ISP_ISP_RIS_RIS_ISP_OFF_MASK                       (0x1U << ISP_ISP_RIS_RIS_ISP_OFF_SHIFT)                      /* 0x00000001 */
#define ISP_ISP_RIS_RIS_FRAME_SHIFT                        (1U)
#define ISP_ISP_RIS_RIS_FRAME_MASK                         (0x1U << ISP_ISP_RIS_RIS_FRAME_SHIFT)                        /* 0x00000002 */
#define ISP_ISP_RIS_RIS_DATA_LOSS_SHIFT                    (2U)
#define ISP_ISP_RIS_RIS_DATA_LOSS_MASK                     (0x1U << ISP_ISP_RIS_RIS_DATA_LOSS_SHIFT)                    /* 0x00000004 */
#define ISP_ISP_RIS_RIS_PIC_SIZE_ERR_SHIFT                 (3U)
#define ISP_ISP_RIS_RIS_PIC_SIZE_ERR_MASK                  (0x1U << ISP_ISP_RIS_RIS_PIC_SIZE_ERR_SHIFT)                 /* 0x00000008 */
#define ISP_ISP_RIS_RIS_AWB_DONE_SHIFT                     (4U)
#define ISP_ISP_RIS_RIS_AWB_DONE_MASK                      (0x1U << ISP_ISP_RIS_RIS_AWB_DONE_SHIFT)                     /* 0x00000010 */
#define ISP_ISP_RIS_RIS_FRAME_IN_SHIFT                     (5U)
#define ISP_ISP_RIS_RIS_FRAME_IN_MASK                      (0x1U << ISP_ISP_RIS_RIS_FRAME_IN_SHIFT)                     /* 0x00000020 */
#define ISP_ISP_RIS_RIS_V_START_SHIFT                      (6U)
#define ISP_ISP_RIS_RIS_V_START_MASK                       (0x1U << ISP_ISP_RIS_RIS_V_START_SHIFT)                      /* 0x00000040 */
#define ISP_ISP_RIS_RIS_H_START_SHIFT                      (7U)
#define ISP_ISP_RIS_RIS_H_START_MASK                       (0x1U << ISP_ISP_RIS_RIS_H_START_SHIFT)                      /* 0x00000080 */
#define ISP_ISP_RIS_RIS_FLASH_ON_SHIFT                     (8U)
#define ISP_ISP_RIS_RIS_FLASH_ON_MASK                      (0x1U << ISP_ISP_RIS_RIS_FLASH_ON_SHIFT)                     /* 0x00000100 */
#define ISP_ISP_RIS_RIS_FLASH_OFF_SHIFT                    (9U)
#define ISP_ISP_RIS_RIS_FLASH_OFF_MASK                     (0x1U << ISP_ISP_RIS_RIS_FLASH_OFF_SHIFT)                    /* 0x00000200 */
#define ISP_ISP_RIS_RIS_SHUTTER_ON_SHIFT                   (10U)
#define ISP_ISP_RIS_RIS_SHUTTER_ON_MASK                    (0x1U << ISP_ISP_RIS_RIS_SHUTTER_ON_SHIFT)                   /* 0x00000400 */
#define ISP_ISP_RIS_RIS_SHUTTER_OFF_SHIFT                  (11U)
#define ISP_ISP_RIS_RIS_SHUTTER_OFF_MASK                   (0x1U << ISP_ISP_RIS_RIS_SHUTTER_OFF_SHIFT)                  /* 0x00000800 */
#define ISP_ISP_RIS_RIS_AFM_SUM_OF_SHIFT                   (12U)
#define ISP_ISP_RIS_RIS_AFM_SUM_OF_MASK                    (0x1U << ISP_ISP_RIS_RIS_AFM_SUM_OF_SHIFT)                   /* 0x00001000 */
#define ISP_ISP_RIS_RIS_AFM_LUM_OF_SHIFT                   (13U)
#define ISP_ISP_RIS_RIS_AFM_LUM_OF_MASK                    (0x1U << ISP_ISP_RIS_RIS_AFM_LUM_OF_SHIFT)                   /* 0x00002000 */
#define ISP_ISP_RIS_RIS_AFM_FIN_SHIFT                      (14U)
#define ISP_ISP_RIS_RIS_AFM_FIN_MASK                       (0x1U << ISP_ISP_RIS_RIS_AFM_FIN_SHIFT)                      /* 0x00004000 */
#define ISP_ISP_RIS_RIS_HIST_MEASURE_RDY_SHIFT             (15U)
#define ISP_ISP_RIS_RIS_HIST_MEASURE_RDY_MASK              (0x1U << ISP_ISP_RIS_RIS_HIST_MEASURE_RDY_SHIFT)             /* 0x00008000 */
#define ISP_ISP_RIS_RIS_LSC_LUT_ERR_SHIFT                  (16U)
#define ISP_ISP_RIS_RIS_LSC_LUT_ERR_MASK                   (0x1U << ISP_ISP_RIS_RIS_LSC_LUT_ERR_SHIFT)                  /* 0x00010000 */
#define ISP_ISP_RIS_RIS_FLASH_CAP_SHIFT                    (17U)
#define ISP_ISP_RIS_RIS_FLASH_CAP_MASK                     (0x1U << ISP_ISP_RIS_RIS_FLASH_CAP_SHIFT)                    /* 0x00020000 */
#define ISP_ISP_RIS_RIS_EXP_END_SHIFT                      (18U)
#define ISP_ISP_RIS_RIS_EXP_END_MASK                       (0x1U << ISP_ISP_RIS_RIS_EXP_END_SHIFT)                      /* 0x00040000 */
#define ISP_ISP_RIS_RIS_HDR_DONE_SHIFT                     (20U)
#define ISP_ISP_RIS_RIS_HDR_DONE_MASK                      (0x1U << ISP_ISP_RIS_RIS_HDR_DONE_SHIFT)                     /* 0x00100000 */
#define ISP_ISP_RIS_RIS_DHAZ_DONE_SHIFT                    (21U)
#define ISP_ISP_RIS_RIS_DHAZ_DONE_MASK                     (0x1U << ISP_ISP_RIS_RIS_DHAZ_DONE_SHIFT)                    /* 0x00200000 */
#define ISP_ISP_RIS_RIS_GAIN_DONE_SHIFT                    (22U)
#define ISP_ISP_RIS_RIS_GAIN_DONE_MASK                     (0x1U << ISP_ISP_RIS_RIS_GAIN_DONE_SHIFT)                    /* 0x00400000 */
/* ISP_MIS */
#define ISP_ISP_MIS_OFFSET                                 (0x1C4U)
#define ISP_ISP_MIS                                        (0x0U)
#define ISP_ISP_MIS_MIS_ISP_OFF_SHIFT                      (0U)
#define ISP_ISP_MIS_MIS_ISP_OFF_MASK                       (0x1U << ISP_ISP_MIS_MIS_ISP_OFF_SHIFT)                      /* 0x00000001 */
#define ISP_ISP_MIS_MIS_FRAME_SHIFT                        (1U)
#define ISP_ISP_MIS_MIS_FRAME_MASK                         (0x1U << ISP_ISP_MIS_MIS_FRAME_SHIFT)                        /* 0x00000002 */
#define ISP_ISP_MIS_MIS_DATA_LOSS_SHIFT                    (2U)
#define ISP_ISP_MIS_MIS_DATA_LOSS_MASK                     (0x1U << ISP_ISP_MIS_MIS_DATA_LOSS_SHIFT)                    /* 0x00000004 */
#define ISP_ISP_MIS_MIS_PIC_SIZE_ERR_SHIFT                 (3U)
#define ISP_ISP_MIS_MIS_PIC_SIZE_ERR_MASK                  (0x1U << ISP_ISP_MIS_MIS_PIC_SIZE_ERR_SHIFT)                 /* 0x00000008 */
#define ISP_ISP_MIS_MIS_AWB_DONE_SHIFT                     (4U)
#define ISP_ISP_MIS_MIS_AWB_DONE_MASK                      (0x1U << ISP_ISP_MIS_MIS_AWB_DONE_SHIFT)                     /* 0x00000010 */
#define ISP_ISP_MIS_MIS_FRAME_IN_SHIFT                     (5U)
#define ISP_ISP_MIS_MIS_FRAME_IN_MASK                      (0x1U << ISP_ISP_MIS_MIS_FRAME_IN_SHIFT)                     /* 0x00000020 */
#define ISP_ISP_MIS_MIS_V_START_SHIFT                      (6U)
#define ISP_ISP_MIS_MIS_V_START_MASK                       (0x1U << ISP_ISP_MIS_MIS_V_START_SHIFT)                      /* 0x00000040 */
#define ISP_ISP_MIS_MIS_H_START_SHIFT                      (7U)
#define ISP_ISP_MIS_MIS_H_START_MASK                       (0x1U << ISP_ISP_MIS_MIS_H_START_SHIFT)                      /* 0x00000080 */
#define ISP_ISP_MIS_MIS_FLASH_ON_SHIFT                     (8U)
#define ISP_ISP_MIS_MIS_FLASH_ON_MASK                      (0x1U << ISP_ISP_MIS_MIS_FLASH_ON_SHIFT)                     /* 0x00000100 */
#define ISP_ISP_MIS_MIS_FLASH_OFF_SHIFT                    (9U)
#define ISP_ISP_MIS_MIS_FLASH_OFF_MASK                     (0x1U << ISP_ISP_MIS_MIS_FLASH_OFF_SHIFT)                    /* 0x00000200 */
#define ISP_ISP_MIS_MIS_SHUTTER_ON_SHIFT                   (10U)
#define ISP_ISP_MIS_MIS_SHUTTER_ON_MASK                    (0x1U << ISP_ISP_MIS_MIS_SHUTTER_ON_SHIFT)                   /* 0x00000400 */
#define ISP_ISP_MIS_MIS_SHUTTER_OFF_SHIFT                  (11U)
#define ISP_ISP_MIS_MIS_SHUTTER_OFF_MASK                   (0x1U << ISP_ISP_MIS_MIS_SHUTTER_OFF_SHIFT)                  /* 0x00000800 */
#define ISP_ISP_MIS_MIS_AFM_SUM_OF_SHIFT                   (12U)
#define ISP_ISP_MIS_MIS_AFM_SUM_OF_MASK                    (0x1U << ISP_ISP_MIS_MIS_AFM_SUM_OF_SHIFT)                   /* 0x00001000 */
#define ISP_ISP_MIS_MIS_AFM_LUM_OF_SHIFT                   (13U)
#define ISP_ISP_MIS_MIS_AFM_LUM_OF_MASK                    (0x1U << ISP_ISP_MIS_MIS_AFM_LUM_OF_SHIFT)                   /* 0x00002000 */
#define ISP_ISP_MIS_MIS_AFM_FIN_SHIFT                      (14U)
#define ISP_ISP_MIS_MIS_AFM_FIN_MASK                       (0x1U << ISP_ISP_MIS_MIS_AFM_FIN_SHIFT)                      /* 0x00004000 */
#define ISP_ISP_MIS_MIS_HIST_MEASURE_RDY_SHIFT             (15U)
#define ISP_ISP_MIS_MIS_HIST_MEASURE_RDY_MASK              (0x1U << ISP_ISP_MIS_MIS_HIST_MEASURE_RDY_SHIFT)             /* 0x00008000 */
#define ISP_ISP_MIS_MIS_LSC_LUT_ERR_SHIFT                  (16U)
#define ISP_ISP_MIS_MIS_LSC_LUT_ERR_MASK                   (0x1U << ISP_ISP_MIS_MIS_LSC_LUT_ERR_SHIFT)                  /* 0x00010000 */
#define ISP_ISP_MIS_MIS_FLASH_CAP_SHIFT                    (17U)
#define ISP_ISP_MIS_MIS_FLASH_CAP_MASK                     (0x1U << ISP_ISP_MIS_MIS_FLASH_CAP_SHIFT)                    /* 0x00020000 */
#define ISP_ISP_MIS_MIS_EXP_END_SHIFT                      (18U)
#define ISP_ISP_MIS_MIS_EXP_END_MASK                       (0x1U << ISP_ISP_MIS_MIS_EXP_END_SHIFT)                      /* 0x00040000 */
#define ISP_ISP_MIS_MIS_HDR_DONE_SHIFT                     (20U)
#define ISP_ISP_MIS_MIS_HDR_DONE_MASK                      (0x1U << ISP_ISP_MIS_MIS_HDR_DONE_SHIFT)                     /* 0x00100000 */
#define ISP_ISP_MIS_MIS_DHAZ_DONE_SHIFT                    (21U)
#define ISP_ISP_MIS_MIS_DHAZ_DONE_MASK                     (0x1U << ISP_ISP_MIS_MIS_DHAZ_DONE_SHIFT)                    /* 0x00200000 */
#define ISP_ISP_MIS_MIS_GAIN_DONE_SHIFT                    (22U)
#define ISP_ISP_MIS_MIS_GAIN_DONE_MASK                     (0x1U << ISP_ISP_MIS_MIS_GAIN_DONE_SHIFT)                    /* 0x00400000 */
/* ISP_ICR */
#define ISP_ISP_ICR_OFFSET                                 (0x1C8U)
#define ISP_ISP_ICR_ICR_ISP_OFF_SHIFT                      (0U)
#define ISP_ISP_ICR_ICR_ISP_OFF_MASK                       (0x1U << ISP_ISP_ICR_ICR_ISP_OFF_SHIFT)                      /* 0x00000001 */
#define ISP_ISP_ICR_ICR_FRAME_SHIFT                        (1U)
#define ISP_ISP_ICR_ICR_FRAME_MASK                         (0x1U << ISP_ISP_ICR_ICR_FRAME_SHIFT)                        /* 0x00000002 */
#define ISP_ISP_ICR_ICR_DATA_LOSS_SHIFT                    (2U)
#define ISP_ISP_ICR_ICR_DATA_LOSS_MASK                     (0x1U << ISP_ISP_ICR_ICR_DATA_LOSS_SHIFT)                    /* 0x00000004 */
#define ISP_ISP_ICR_ICR_PIC_SIZE_ERR_SHIFT                 (3U)
#define ISP_ISP_ICR_ICR_PIC_SIZE_ERR_MASK                  (0x1U << ISP_ISP_ICR_ICR_PIC_SIZE_ERR_SHIFT)                 /* 0x00000008 */
#define ISP_ISP_ICR_ICR_AWB_DONE_SHIFT                     (4U)
#define ISP_ISP_ICR_ICR_AWB_DONE_MASK                      (0x1U << ISP_ISP_ICR_ICR_AWB_DONE_SHIFT)                     /* 0x00000010 */
#define ISP_ISP_ICR_ICR_FRAME_IN_SHIFT                     (5U)
#define ISP_ISP_ICR_ICR_FRAME_IN_MASK                      (0x1U << ISP_ISP_ICR_ICR_FRAME_IN_SHIFT)                     /* 0x00000020 */
#define ISP_ISP_ICR_ICR_V_START_SHIFT                      (6U)
#define ISP_ISP_ICR_ICR_V_START_MASK                       (0x1U << ISP_ISP_ICR_ICR_V_START_SHIFT)                      /* 0x00000040 */
#define ISP_ISP_ICR_ICR_H_START_SHIFT                      (7U)
#define ISP_ISP_ICR_ICR_H_START_MASK                       (0x1U << ISP_ISP_ICR_ICR_H_START_SHIFT)                      /* 0x00000080 */
#define ISP_ISP_ICR_ICR_FLASH_ON_SHIFT                     (8U)
#define ISP_ISP_ICR_ICR_FLASH_ON_MASK                      (0x1U << ISP_ISP_ICR_ICR_FLASH_ON_SHIFT)                     /* 0x00000100 */
#define ISP_ISP_ICR_ICR_FLASH_OFF_SHIFT                    (9U)
#define ISP_ISP_ICR_ICR_FLASH_OFF_MASK                     (0x1U << ISP_ISP_ICR_ICR_FLASH_OFF_SHIFT)                    /* 0x00000200 */
#define ISP_ISP_ICR_ICR_SHUTTER_ON_SHIFT                   (10U)
#define ISP_ISP_ICR_ICR_SHUTTER_ON_MASK                    (0x1U << ISP_ISP_ICR_ICR_SHUTTER_ON_SHIFT)                   /* 0x00000400 */
#define ISP_ISP_ICR_ICR_SHUTTER_OFF_SHIFT                  (11U)
#define ISP_ISP_ICR_ICR_SHUTTER_OFF_MASK                   (0x1U << ISP_ISP_ICR_ICR_SHUTTER_OFF_SHIFT)                  /* 0x00000800 */
#define ISP_ISP_ICR_ICR_AFM_SUM_OF_SHIFT                   (12U)
#define ISP_ISP_ICR_ICR_AFM_SUM_OF_MASK                    (0x1U << ISP_ISP_ICR_ICR_AFM_SUM_OF_SHIFT)                   /* 0x00001000 */
#define ISP_ISP_ICR_ICR_AFM_LUM_OF_SHIFT                   (13U)
#define ISP_ISP_ICR_ICR_AFM_LUM_OF_MASK                    (0x1U << ISP_ISP_ICR_ICR_AFM_LUM_OF_SHIFT)                   /* 0x00002000 */
#define ISP_ISP_ICR_ICR_AFM_FIN_SHIFT                      (14U)
#define ISP_ISP_ICR_ICR_AFM_FIN_MASK                       (0x1U << ISP_ISP_ICR_ICR_AFM_FIN_SHIFT)                      /* 0x00004000 */
#define ISP_ISP_ICR_ICR_HIST_MEASURE_RDY_SHIFT             (15U)
#define ISP_ISP_ICR_ICR_HIST_MEASURE_RDY_MASK              (0x1U << ISP_ISP_ICR_ICR_HIST_MEASURE_RDY_SHIFT)             /* 0x00008000 */
#define ISP_ISP_ICR_ICR_LSC_LUT_ERR_SHIFT                  (16U)
#define ISP_ISP_ICR_ICR_LSC_LUT_ERR_MASK                   (0x1U << ISP_ISP_ICR_ICR_LSC_LUT_ERR_SHIFT)                  /* 0x00010000 */
#define ISP_ISP_ICR_ICR_FLASH_CAP_SHIFT                    (17U)
#define ISP_ISP_ICR_ICR_FLASH_CAP_MASK                     (0x1U << ISP_ISP_ICR_ICR_FLASH_CAP_SHIFT)                    /* 0x00020000 */
#define ISP_ISP_ICR_ICR_EXP_END_SHIFT                      (18U)
#define ISP_ISP_ICR_ICR_EXP_END_MASK                       (0x1U << ISP_ISP_ICR_ICR_EXP_END_SHIFT)                      /* 0x00040000 */
#define ISP_ISP_ICR_ICR_HDR_DONE_SHIFT                     (20U)
#define ISP_ISP_ICR_ICR_HDR_DONE_MASK                      (0x1U << ISP_ISP_ICR_ICR_HDR_DONE_SHIFT)                     /* 0x00100000 */
#define ISP_ISP_ICR_ICR_DHAZ_DONE_SHIFT                    (21U)
#define ISP_ISP_ICR_ICR_DHAZ_DONE_MASK                     (0x1U << ISP_ISP_ICR_ICR_DHAZ_DONE_SHIFT)                    /* 0x00200000 */
#define ISP_ISP_ICR_ICR_GAIN_DONE_SHIFT                    (22U)
#define ISP_ISP_ICR_ICR_GAIN_DONE_MASK                     (0x1U << ISP_ISP_ICR_ICR_GAIN_DONE_SHIFT)                    /* 0x00400000 */
/* ISP_ISR */
#define ISP_ISP_ISR_OFFSET                                 (0x1CCU)
#define ISP_ISP_ISR_ISR_ISP_OFF_SHIFT                      (0U)
#define ISP_ISP_ISR_ISR_ISP_OFF_MASK                       (0x1U << ISP_ISP_ISR_ISR_ISP_OFF_SHIFT)                      /* 0x00000001 */
#define ISP_ISP_ISR_ISR_FRAME_SHIFT                        (1U)
#define ISP_ISP_ISR_ISR_FRAME_MASK                         (0x1U << ISP_ISP_ISR_ISR_FRAME_SHIFT)                        /* 0x00000002 */
#define ISP_ISP_ISR_ISR_DATA_LOSS_SHIFT                    (2U)
#define ISP_ISP_ISR_ISR_DATA_LOSS_MASK                     (0x1U << ISP_ISP_ISR_ISR_DATA_LOSS_SHIFT)                    /* 0x00000004 */
#define ISP_ISP_ISR_ISR_PIC_SIZE_ERR_SHIFT                 (3U)
#define ISP_ISP_ISR_ISR_PIC_SIZE_ERR_MASK                  (0x1U << ISP_ISP_ISR_ISR_PIC_SIZE_ERR_SHIFT)                 /* 0x00000008 */
#define ISP_ISP_ISR_ISR_AWB_DONE_SHIFT                     (4U)
#define ISP_ISP_ISR_ISR_AWB_DONE_MASK                      (0x1U << ISP_ISP_ISR_ISR_AWB_DONE_SHIFT)                     /* 0x00000010 */
#define ISP_ISP_ISR_ISR_FRAME_IN_SHIFT                     (5U)
#define ISP_ISP_ISR_ISR_FRAME_IN_MASK                      (0x1U << ISP_ISP_ISR_ISR_FRAME_IN_SHIFT)                     /* 0x00000020 */
#define ISP_ISP_ISR_ISR_V_START_SHIFT                      (6U)
#define ISP_ISP_ISR_ISR_V_START_MASK                       (0x1U << ISP_ISP_ISR_ISR_V_START_SHIFT)                      /* 0x00000040 */
#define ISP_ISP_ISR_ISR_H_START_SHIFT                      (7U)
#define ISP_ISP_ISR_ISR_H_START_MASK                       (0x1U << ISP_ISP_ISR_ISR_H_START_SHIFT)                      /* 0x00000080 */
#define ISP_ISP_ISR_ISR_FLASH_ON_SHIFT                     (8U)
#define ISP_ISP_ISR_ISR_FLASH_ON_MASK                      (0x1U << ISP_ISP_ISR_ISR_FLASH_ON_SHIFT)                     /* 0x00000100 */
#define ISP_ISP_ISR_ISR_FLASH_OFF_SHIFT                    (9U)
#define ISP_ISP_ISR_ISR_FLASH_OFF_MASK                     (0x1U << ISP_ISP_ISR_ISR_FLASH_OFF_SHIFT)                    /* 0x00000200 */
#define ISP_ISP_ISR_ISR_SHUTTER_ON_SHIFT                   (10U)
#define ISP_ISP_ISR_ISR_SHUTTER_ON_MASK                    (0x1U << ISP_ISP_ISR_ISR_SHUTTER_ON_SHIFT)                   /* 0x00000400 */
#define ISP_ISP_ISR_ISR_SHUTTER_OFF_SHIFT                  (11U)
#define ISP_ISP_ISR_ISR_SHUTTER_OFF_MASK                   (0x1U << ISP_ISP_ISR_ISR_SHUTTER_OFF_SHIFT)                  /* 0x00000800 */
#define ISP_ISP_ISR_ISR_AFM_SUM_OF_SHIFT                   (12U)
#define ISP_ISP_ISR_ISR_AFM_SUM_OF_MASK                    (0x1U << ISP_ISP_ISR_ISR_AFM_SUM_OF_SHIFT)                   /* 0x00001000 */
#define ISP_ISP_ISR_ISR_AFM_LUM_OF_SHIFT                   (13U)
#define ISP_ISP_ISR_ISR_AFM_LUM_OF_MASK                    (0x1U << ISP_ISP_ISR_ISR_AFM_LUM_OF_SHIFT)                   /* 0x00002000 */
#define ISP_ISP_ISR_ISR_AFM_FIN_SHIFT                      (14U)
#define ISP_ISP_ISR_ISR_AFM_FIN_MASK                       (0x1U << ISP_ISP_ISR_ISR_AFM_FIN_SHIFT)                      /* 0x00004000 */
#define ISP_ISP_ISR_ISR_HIST_MEASURE_RDY_SHIFT             (15U)
#define ISP_ISP_ISR_ISR_HIST_MEASURE_RDY_MASK              (0x1U << ISP_ISP_ISR_ISR_HIST_MEASURE_RDY_SHIFT)             /* 0x00008000 */
#define ISP_ISP_ISR_ISR_LSC_LUT_ERR_SHIFT                  (16U)
#define ISP_ISP_ISR_ISR_LSC_LUT_ERR_MASK                   (0x1U << ISP_ISP_ISR_ISR_LSC_LUT_ERR_SHIFT)                  /* 0x00010000 */
#define ISP_ISP_ISR_ISR_FLASH_CAP_SHIFT                    (17U)
#define ISP_ISP_ISR_ISR_FLASH_CAP_MASK                     (0x1U << ISP_ISP_ISR_ISR_FLASH_CAP_SHIFT)                    /* 0x00020000 */
#define ISP_ISP_ISR_ISR_EXP_END_SHIFT                      (18U)
#define ISP_ISP_ISR_ISR_EXP_END_MASK                       (0x1U << ISP_ISP_ISR_ISR_EXP_END_SHIFT)                      /* 0x00040000 */
#define ISP_ISP_ISR_ISR_HDR_DONE_SHIFT                     (20U)
#define ISP_ISP_ISR_ISR_HDR_DONE_MASK                      (0x1U << ISP_ISP_ISR_ISR_HDR_DONE_SHIFT)                     /* 0x00100000 */
#define ISP_ISP_ISR_ISR_DHAZ_DONE_SHIFT                    (21U)
#define ISP_ISP_ISR_ISR_DHAZ_DONE_MASK                     (0x1U << ISP_ISP_ISR_ISR_DHAZ_DONE_SHIFT)                    /* 0x00200000 */
#define ISP_ISP_ISR_ISR_GAIN_DONE_SHIFT                    (22U)
#define ISP_ISP_ISR_ISR_GAIN_DONE_MASK                     (0x1U << ISP_ISP_ISR_ISR_GAIN_DONE_SHIFT)                    /* 0x00400000 */
/* ISP3A_IMSC */
#define ISP_ISP3A_IMSC_OFFSET                              (0x1D0U)
#define ISP_ISP3A_IMSC_IMSC_RAWAE_BIG_DONE_SHIFT           (0U)
#define ISP_ISP3A_IMSC_IMSC_RAWAE_BIG_DONE_MASK            (0x1U << ISP_ISP3A_IMSC_IMSC_RAWAE_BIG_DONE_SHIFT)           /* 0x00000001 */
#define ISP_ISP3A_IMSC_IMSC_RAWAE_CH0_DONE_SHIFT           (1U)
#define ISP_ISP3A_IMSC_IMSC_RAWAE_CH0_DONE_MASK            (0x1U << ISP_ISP3A_IMSC_IMSC_RAWAE_CH0_DONE_SHIFT)           /* 0x00000002 */
#define ISP_ISP3A_IMSC_IMSC_RAWAE_CH1_DONE_SHIFT           (2U)
#define ISP_ISP3A_IMSC_IMSC_RAWAE_CH1_DONE_MASK            (0x1U << ISP_ISP3A_IMSC_IMSC_RAWAE_CH1_DONE_SHIFT)           /* 0x00000004 */
#define ISP_ISP3A_IMSC_IMSC_RAWAE_CH2_DONE_SHIFT           (3U)
#define ISP_ISP3A_IMSC_IMSC_RAWAE_CH2_DONE_MASK            (0x1U << ISP_ISP3A_IMSC_IMSC_RAWAE_CH2_DONE_SHIFT)           /* 0x00000008 */
#define ISP_ISP3A_IMSC_IMSC_RAWHIST_BIG_DONE_SHIFT         (4U)
#define ISP_ISP3A_IMSC_IMSC_RAWHIST_BIG_DONE_MASK          (0x1U << ISP_ISP3A_IMSC_IMSC_RAWHIST_BIG_DONE_SHIFT)         /* 0x00000010 */
#define ISP_ISP3A_IMSC_IMSC_RAWHIST_CH0_DONE_SHIFT         (5U)
#define ISP_ISP3A_IMSC_IMSC_RAWHIST_CH0_DONE_MASK          (0x1U << ISP_ISP3A_IMSC_IMSC_RAWHIST_CH0_DONE_SHIFT)         /* 0x00000020 */
#define ISP_ISP3A_IMSC_IMSC_RAWHIST_CH1_DONE_SHIFT         (6U)
#define ISP_ISP3A_IMSC_IMSC_RAWHIST_CH1_DONE_MASK          (0x1U << ISP_ISP3A_IMSC_IMSC_RAWHIST_CH1_DONE_SHIFT)         /* 0x00000040 */
#define ISP_ISP3A_IMSC_IMSC_RAWHIST_CH2_DONE_SHIFT         (7U)
#define ISP_ISP3A_IMSC_IMSC_RAWHIST_CH2_DONE_MASK          (0x1U << ISP_ISP3A_IMSC_IMSC_RAWHIST_CH2_DONE_SHIFT)         /* 0x00000080 */
#define ISP_ISP3A_IMSC_IMSC_RAWAF_SUM_OF_SHIFT             (8U)
#define ISP_ISP3A_IMSC_IMSC_RAWAF_SUM_OF_MASK              (0x1U << ISP_ISP3A_IMSC_IMSC_RAWAF_SUM_OF_SHIFT)             /* 0x00000100 */
#define ISP_ISP3A_IMSC_IMSC_RAWAF_LUM_OF_SHIFT             (9U)
#define ISP_ISP3A_IMSC_IMSC_RAWAF_LUM_OF_MASK              (0x1U << ISP_ISP3A_IMSC_IMSC_RAWAF_LUM_OF_SHIFT)             /* 0x00000200 */
#define ISP_ISP3A_IMSC_IMSC_RAWAF_DONE_SHIFT               (10U)
#define ISP_ISP3A_IMSC_IMSC_RAWAF_DONE_MASK                (0x1U << ISP_ISP3A_IMSC_IMSC_RAWAF_DONE_SHIFT)               /* 0x00000400 */
#define ISP_ISP3A_IMSC_IMSC_RAWAWB_DONE_SHIFT              (11U)
#define ISP_ISP3A_IMSC_IMSC_RAWAWB_DONE_MASK               (0x1U << ISP_ISP3A_IMSC_IMSC_RAWAWB_DONE_SHIFT)              /* 0x00000800 */
#define ISP_ISP3A_IMSC_IMSC_SWS_3A_DDR_DONE_SHIFT          (12U)
#define ISP_ISP3A_IMSC_IMSC_SWS_3A_DDR_DONE_MASK           (0x1U << ISP_ISP3A_IMSC_IMSC_SWS_3A_DDR_DONE_SHIFT)          /* 0x00001000 */
/* ISP3A_RIS */
#define ISP_ISP3A_RIS_OFFSET                               (0x1D4U)
#define ISP_ISP3A_RIS                                      (0x0U)
#define ISP_ISP3A_RIS_RIS_RAWAE_BIG_DONE_SHIFT             (0U)
#define ISP_ISP3A_RIS_RIS_RAWAE_BIG_DONE_MASK              (0x1U << ISP_ISP3A_RIS_RIS_RAWAE_BIG_DONE_SHIFT)             /* 0x00000001 */
#define ISP_ISP3A_RIS_RIS_RAWAE_CH0_DONE_SHIFT             (1U)
#define ISP_ISP3A_RIS_RIS_RAWAE_CH0_DONE_MASK              (0x1U << ISP_ISP3A_RIS_RIS_RAWAE_CH0_DONE_SHIFT)             /* 0x00000002 */
#define ISP_ISP3A_RIS_RIS_RAWAE_CH1_DONE_SHIFT             (2U)
#define ISP_ISP3A_RIS_RIS_RAWAE_CH1_DONE_MASK              (0x1U << ISP_ISP3A_RIS_RIS_RAWAE_CH1_DONE_SHIFT)             /* 0x00000004 */
#define ISP_ISP3A_RIS_RIS_RAWAE_CH2_DONE_SHIFT             (3U)
#define ISP_ISP3A_RIS_RIS_RAWAE_CH2_DONE_MASK              (0x1U << ISP_ISP3A_RIS_RIS_RAWAE_CH2_DONE_SHIFT)             /* 0x00000008 */
#define ISP_ISP3A_RIS_RIS_RAWHIST_BIG_DONE_SHIFT           (4U)
#define ISP_ISP3A_RIS_RIS_RAWHIST_BIG_DONE_MASK            (0x1U << ISP_ISP3A_RIS_RIS_RAWHIST_BIG_DONE_SHIFT)           /* 0x00000010 */
#define ISP_ISP3A_RIS_RIS_RAWHIST_CH0_DONE_SHIFT           (5U)
#define ISP_ISP3A_RIS_RIS_RAWHIST_CH0_DONE_MASK            (0x1U << ISP_ISP3A_RIS_RIS_RAWHIST_CH0_DONE_SHIFT)           /* 0x00000020 */
#define ISP_ISP3A_RIS_RIS_RAWHIST_CH1_DONE_SHIFT           (6U)
#define ISP_ISP3A_RIS_RIS_RAWHIST_CH1_DONE_MASK            (0x1U << ISP_ISP3A_RIS_RIS_RAWHIST_CH1_DONE_SHIFT)           /* 0x00000040 */
#define ISP_ISP3A_RIS_RIS_RAWHIST_CH2_DONE_SHIFT           (7U)
#define ISP_ISP3A_RIS_RIS_RAWHIST_CH2_DONE_MASK            (0x1U << ISP_ISP3A_RIS_RIS_RAWHIST_CH2_DONE_SHIFT)           /* 0x00000080 */
#define ISP_ISP3A_RIS_RIS_RAWAF_SUM_OF_SHIFT               (8U)
#define ISP_ISP3A_RIS_RIS_RAWAF_SUM_OF_MASK                (0x1U << ISP_ISP3A_RIS_RIS_RAWAF_SUM_OF_SHIFT)               /* 0x00000100 */
#define ISP_ISP3A_RIS_RIS_RAWAF_LUM_OF_SHIFT               (9U)
#define ISP_ISP3A_RIS_RIS_RAWAF_LUM_OF_MASK                (0x1U << ISP_ISP3A_RIS_RIS_RAWAF_LUM_OF_SHIFT)               /* 0x00000200 */
#define ISP_ISP3A_RIS_RIS_RAWAF_DONE_SHIFT                 (10U)
#define ISP_ISP3A_RIS_RIS_RAWAF_DONE_MASK                  (0x1U << ISP_ISP3A_RIS_RIS_RAWAF_DONE_SHIFT)                 /* 0x00000400 */
#define ISP_ISP3A_RIS_RIS_RAWAWB_DONE_SHIFT                (11U)
#define ISP_ISP3A_RIS_RIS_RAWAWB_DONE_MASK                 (0x1U << ISP_ISP3A_RIS_RIS_RAWAWB_DONE_SHIFT)                /* 0x00000800 */
#define ISP_ISP3A_RIS_RIS_SWS_3A_DDR_DONE_SHIFT            (12U)
#define ISP_ISP3A_RIS_RIS_SWS_3A_DDR_DONE_MASK             (0x1U << ISP_ISP3A_RIS_RIS_SWS_3A_DDR_DONE_SHIFT)            /* 0x00001000 */
/* ISP3A_MIS */
#define ISP_ISP3A_MIS_OFFSET                               (0x1D8U)
#define ISP_ISP3A_MIS                                      (0x0U)
#define ISP_ISP3A_MIS_MIS_RAWAE_BIG_DONE_SHIFT             (0U)
#define ISP_ISP3A_MIS_MIS_RAWAE_BIG_DONE_MASK              (0x1U << ISP_ISP3A_MIS_MIS_RAWAE_BIG_DONE_SHIFT)             /* 0x00000001 */
#define ISP_ISP3A_MIS_MIS_RAWAE_CH0_DONE_SHIFT             (1U)
#define ISP_ISP3A_MIS_MIS_RAWAE_CH0_DONE_MASK              (0x1U << ISP_ISP3A_MIS_MIS_RAWAE_CH0_DONE_SHIFT)             /* 0x00000002 */
#define ISP_ISP3A_MIS_MIS_RAWAE_CH1_DONE_SHIFT             (2U)
#define ISP_ISP3A_MIS_MIS_RAWAE_CH1_DONE_MASK              (0x1U << ISP_ISP3A_MIS_MIS_RAWAE_CH1_DONE_SHIFT)             /* 0x00000004 */
#define ISP_ISP3A_MIS_MIS_RAWAE_CH2_DONE_SHIFT             (3U)
#define ISP_ISP3A_MIS_MIS_RAWAE_CH2_DONE_MASK              (0x1U << ISP_ISP3A_MIS_MIS_RAWAE_CH2_DONE_SHIFT)             /* 0x00000008 */
#define ISP_ISP3A_MIS_MIS_RAWHIST_BIG_DONE_SHIFT           (4U)
#define ISP_ISP3A_MIS_MIS_RAWHIST_BIG_DONE_MASK            (0x1U << ISP_ISP3A_MIS_MIS_RAWHIST_BIG_DONE_SHIFT)           /* 0x00000010 */
#define ISP_ISP3A_MIS_MIS_RAWHIST_CH0_DONE_SHIFT           (5U)
#define ISP_ISP3A_MIS_MIS_RAWHIST_CH0_DONE_MASK            (0x1U << ISP_ISP3A_MIS_MIS_RAWHIST_CH0_DONE_SHIFT)           /* 0x00000020 */
#define ISP_ISP3A_MIS_MIS_RAWHIST_CH1_DONE_SHIFT           (6U)
#define ISP_ISP3A_MIS_MIS_RAWHIST_CH1_DONE_MASK            (0x1U << ISP_ISP3A_MIS_MIS_RAWHIST_CH1_DONE_SHIFT)           /* 0x00000040 */
#define ISP_ISP3A_MIS_MIS_RAWHIST_CH2_DONE_SHIFT           (7U)
#define ISP_ISP3A_MIS_MIS_RAWHIST_CH2_DONE_MASK            (0x1U << ISP_ISP3A_MIS_MIS_RAWHIST_CH2_DONE_SHIFT)           /* 0x00000080 */
#define ISP_ISP3A_MIS_MIS_RAWAF_SUM_OF_SHIFT               (8U)
#define ISP_ISP3A_MIS_MIS_RAWAF_SUM_OF_MASK                (0x1U << ISP_ISP3A_MIS_MIS_RAWAF_SUM_OF_SHIFT)               /* 0x00000100 */
#define ISP_ISP3A_MIS_MIS_RAWAF_LUM_OF_SHIFT               (9U)
#define ISP_ISP3A_MIS_MIS_RAWAF_LUM_OF_MASK                (0x1U << ISP_ISP3A_MIS_MIS_RAWAF_LUM_OF_SHIFT)               /* 0x00000200 */
#define ISP_ISP3A_MIS_MIS_RAWAF_DONE_SHIFT                 (10U)
#define ISP_ISP3A_MIS_MIS_RAWAF_DONE_MASK                  (0x1U << ISP_ISP3A_MIS_MIS_RAWAF_DONE_SHIFT)                 /* 0x00000400 */
#define ISP_ISP3A_MIS_MIS_RAWAWB_DONE_SHIFT                (11U)
#define ISP_ISP3A_MIS_MIS_RAWAWB_DONE_MASK                 (0x1U << ISP_ISP3A_MIS_MIS_RAWAWB_DONE_SHIFT)                /* 0x00000800 */
#define ISP_ISP3A_MIS_MIS_SWS_3A_DDR_DONE_SHIFT            (12U)
#define ISP_ISP3A_MIS_MIS_SWS_3A_DDR_DONE_MASK             (0x1U << ISP_ISP3A_MIS_MIS_SWS_3A_DDR_DONE_SHIFT)            /* 0x00001000 */
/* ISP3A_ICR */
#define ISP_ISP3A_ICR_OFFSET                               (0x1DCU)
#define ISP_ISP3A_ICR_ICR_RAWAE_BIG_DONE_SHIFT             (0U)
#define ISP_ISP3A_ICR_ICR_RAWAE_BIG_DONE_MASK              (0x1U << ISP_ISP3A_ICR_ICR_RAWAE_BIG_DONE_SHIFT)             /* 0x00000001 */
#define ISP_ISP3A_ICR_ICR_RAWAE_CH0_DONE_SHIFT             (1U)
#define ISP_ISP3A_ICR_ICR_RAWAE_CH0_DONE_MASK              (0x1U << ISP_ISP3A_ICR_ICR_RAWAE_CH0_DONE_SHIFT)             /* 0x00000002 */
#define ISP_ISP3A_ICR_ICR_RAWAE_CH1_DONE_SHIFT             (2U)
#define ISP_ISP3A_ICR_ICR_RAWAE_CH1_DONE_MASK              (0x1U << ISP_ISP3A_ICR_ICR_RAWAE_CH1_DONE_SHIFT)             /* 0x00000004 */
#define ISP_ISP3A_ICR_ICR_RAWAE_CH2_DONE_SHIFT             (3U)
#define ISP_ISP3A_ICR_ICR_RAWAE_CH2_DONE_MASK              (0x1U << ISP_ISP3A_ICR_ICR_RAWAE_CH2_DONE_SHIFT)             /* 0x00000008 */
#define ISP_ISP3A_ICR_ICR_RAWHIST_BIG_DONE_SHIFT           (4U)
#define ISP_ISP3A_ICR_ICR_RAWHIST_BIG_DONE_MASK            (0x1U << ISP_ISP3A_ICR_ICR_RAWHIST_BIG_DONE_SHIFT)           /* 0x00000010 */
#define ISP_ISP3A_ICR_ICR_RAWHIST_CH0_DONE_SHIFT           (5U)
#define ISP_ISP3A_ICR_ICR_RAWHIST_CH0_DONE_MASK            (0x1U << ISP_ISP3A_ICR_ICR_RAWHIST_CH0_DONE_SHIFT)           /* 0x00000020 */
#define ISP_ISP3A_ICR_ICR_RAWHIST_CH1_DONE_SHIFT           (6U)
#define ISP_ISP3A_ICR_ICR_RAWHIST_CH1_DONE_MASK            (0x1U << ISP_ISP3A_ICR_ICR_RAWHIST_CH1_DONE_SHIFT)           /* 0x00000040 */
#define ISP_ISP3A_ICR_ICR_RAWHIST_CH2_DONE_SHIFT           (7U)
#define ISP_ISP3A_ICR_ICR_RAWHIST_CH2_DONE_MASK            (0x1U << ISP_ISP3A_ICR_ICR_RAWHIST_CH2_DONE_SHIFT)           /* 0x00000080 */
#define ISP_ISP3A_ICR_ICR_RAWAF_SUM_OF_SHIFT               (8U)
#define ISP_ISP3A_ICR_ICR_RAWAF_SUM_OF_MASK                (0x1U << ISP_ISP3A_ICR_ICR_RAWAF_SUM_OF_SHIFT)               /* 0x00000100 */
#define ISP_ISP3A_ICR_ICR_RAWAF_LUM_OF_SHIFT               (9U)
#define ISP_ISP3A_ICR_ICR_RAWAF_LUM_OF_MASK                (0x1U << ISP_ISP3A_ICR_ICR_RAWAF_LUM_OF_SHIFT)               /* 0x00000200 */
#define ISP_ISP3A_ICR_ICR_RAWAF_DONE_SHIFT                 (10U)
#define ISP_ISP3A_ICR_ICR_RAWAF_DONE_MASK                  (0x1U << ISP_ISP3A_ICR_ICR_RAWAF_DONE_SHIFT)                 /* 0x00000400 */
#define ISP_ISP3A_ICR_ICR_RAWAWB_DONE_SHIFT                (11U)
#define ISP_ISP3A_ICR_ICR_RAWAWB_DONE_MASK                 (0x1U << ISP_ISP3A_ICR_ICR_RAWAWB_DONE_SHIFT)                /* 0x00000800 */
#define ISP_ISP3A_ICR_ICR_SWS_3A_DDR_DONE_SHIFT            (12U)
#define ISP_ISP3A_ICR_ICR_SWS_3A_DDR_DONE_MASK             (0x1U << ISP_ISP3A_ICR_ICR_SWS_3A_DDR_DONE_SHIFT)            /* 0x00001000 */
/* ERR */
#define ISP_ERR_OFFSET                                     (0x23CU)
#define ISP_ERR                                            (0x0U)
#define ISP_ERR_INFORM_SIZE_ERR_SHIFT                      (0U)
#define ISP_ERR_INFORM_SIZE_ERR_MASK                       (0x1U << ISP_ERR_INFORM_SIZE_ERR_SHIFT)                      /* 0x00000001 */
#define ISP_ERR_IS_SIZE_ERR_SHIFT                          (1U)
#define ISP_ERR_IS_SIZE_ERR_MASK                           (0x1U << ISP_ERR_IS_SIZE_ERR_SHIFT)                          /* 0x00000002 */
#define ISP_ERR_OUTFORM_SIZE_ERR_SHIFT                     (2U)
#define ISP_ERR_OUTFORM_SIZE_ERR_MASK                      (0x1U << ISP_ERR_OUTFORM_SIZE_ERR_SHIFT)                     /* 0x00000004 */
#define ISP_ERR_LSC_LUT_ERR_SHIFT                          (3U)
#define ISP_ERR_LSC_LUT_ERR_MASK                           (0x1U << ISP_ERR_LSC_LUT_ERR_SHIFT)                          /* 0x00000008 */
#define ISP_ERR_RAWLSC_LUT_ERR_SHIFT                       (4U)
#define ISP_ERR_RAWLSC_LUT_ERR_MASK                        (0x1U << ISP_ERR_RAWLSC_LUT_ERR_SHIFT)                       /* 0x00000010 */
/* ERR_CLR */
#define ISP_ERR_CLR_OFFSET                                 (0x240U)
#define ISP_ERR_CLR_INFORM_SIZE_ERR_CLR_SHIFT              (0U)
#define ISP_ERR_CLR_INFORM_SIZE_ERR_CLR_MASK               (0x1U << ISP_ERR_CLR_INFORM_SIZE_ERR_CLR_SHIFT)              /* 0x00000001 */
#define ISP_ERR_CLR_IS_SIZE_ERR_CLR_SHIFT                  (1U)
#define ISP_ERR_CLR_IS_SIZE_ERR_CLR_MASK                   (0x1U << ISP_ERR_CLR_IS_SIZE_ERR_CLR_SHIFT)                  /* 0x00000002 */
#define ISP_ERR_CLR_OUTFORM_SIZE_ERR_CLR_SHIFT             (2U)
#define ISP_ERR_CLR_OUTFORM_SIZE_ERR_CLR_MASK              (0x1U << ISP_ERR_CLR_OUTFORM_SIZE_ERR_CLR_SHIFT)             /* 0x00000004 */
#define ISP_ERR_CLR_LSC_LUT_ERR_CLR_SHIFT                  (3U)
#define ISP_ERR_CLR_LSC_LUT_ERR_CLR_MASK                   (0x1U << ISP_ERR_CLR_LSC_LUT_ERR_CLR_SHIFT)                  /* 0x00000008 */
#define ISP_ERR_CLR_RAWLSC_LUT_ERR_CLR_SHIFT               (4U)
#define ISP_ERR_CLR_RAWLSC_LUT_ERR_CLR_MASK                (0x1U << ISP_ERR_CLR_RAWLSC_LUT_ERR_CLR_SHIFT)               /* 0x00000010 */
/* FRAME_COUNT */
#define ISP_FRAME_COUNT_OFFSET                             (0x244U)
#define ISP_FRAME_COUNT                                    (0x0U)
#define ISP_FRAME_COUNT_FRAME_COUNTER_SHIFT                (0U)
#define ISP_FRAME_COUNT_FRAME_COUNTER_MASK                 (0x3FFU << ISP_FRAME_COUNT_FRAME_COUNTER_SHIFT)              /* 0x000003FF */
/* DEBUG1 */
#define ISP_DEBUG1_OFFSET                                  (0x254U)
#define ISP_DEBUG1_RO_FIFO_SPACE2FULL_SHIFT                (0U)
#define ISP_DEBUG1_RO_FIFO_SPACE2FULL_MASK                 (0xFU << ISP_DEBUG1_RO_FIFO_SPACE2FULL_SHIFT)                /* 0x0000000F */
/*******************************************MI*******************************************/
/* MI_WR_CTRL */
#define MI_MI_WR_CTRL_OFFSET                               (0x0U)
#define MI_MI_WR_CTRL_SW_MI_WR_PATH_ENABLE_SHIFT           (0U)
#define MI_MI_WR_CTRL_SW_MI_WR_PATH_ENABLE_MASK            (0xFU << MI_MI_WR_CTRL_SW_MI_WR_PATH_ENABLE_SHIFT)           /* 0x0000000F */
#define MI_MI_WR_CTRL_SW_MI_WR_H_FLIP_SHIFT                (4U)
#define MI_MI_WR_CTRL_SW_MI_WR_H_FLIP_MASK                 (0x1U << MI_MI_WR_CTRL_SW_MI_WR_H_FLIP_SHIFT)                /* 0x00000010 */
#define MI_MI_WR_CTRL_SW_MI_WR_V_FLIP_SHIFT                (5U)
#define MI_MI_WR_CTRL_SW_MI_WR_V_FLIP_MASK                 (0x1U << MI_MI_WR_CTRL_SW_MI_WR_V_FLIP_SHIFT)                /* 0x00000020 */
#define MI_MI_WR_CTRL_SW_MI_WR_ROT_SHIFT                   (6U)
#define MI_MI_WR_CTRL_SW_MI_WR_ROT_MASK                    (0x1U << MI_MI_WR_CTRL_SW_MI_WR_ROT_SHIFT)                   /* 0x00000040 */
#define MI_MI_WR_CTRL_SW_MI_WR_BYTE_SWAP_SHIFT             (7U)
#define MI_MI_WR_CTRL_SW_MI_WR_BYTE_SWAP_MASK              (0x1U << MI_MI_WR_CTRL_SW_MI_WR_BYTE_SWAP_SHIFT)             /* 0x00000080 */
#define MI_MI_WR_CTRL_SW_MI_WR_Y_FULL_RANGE_SHIFT          (8U)
#define MI_MI_WR_CTRL_SW_MI_WR_Y_FULL_RANGE_MASK           (0x1U << MI_MI_WR_CTRL_SW_MI_WR_Y_FULL_RANGE_SHIFT)          /* 0x00000100 */
#define MI_MI_WR_CTRL_SW_MI_WR_CBCR_FULL_RANGE_SHIFT       (9U)
#define MI_MI_WR_CTRL_SW_MI_WR_CBCR_FULL_RANGE_MASK        (0x1U << MI_MI_WR_CTRL_SW_MI_WR_CBCR_FULL_RANGE_SHIFT)       /* 0x00000200 */
#define MI_MI_WR_CTRL_SW_MI_WR_422NONCOSITED_SHIFT         (10U)
#define MI_MI_WR_CTRL_SW_MI_WR_422NONCOSITED_MASK          (0x1U << MI_MI_WR_CTRL_SW_MI_WR_422NONCOSITED_SHIFT)         /* 0x00000400 */
#define MI_MI_WR_CTRL_SW_MP_WR_PINGPONG_EN_SHIFT           (11U)
#define MI_MI_WR_CTRL_SW_MP_WR_PINGPONG_EN_MASK            (0x1U << MI_MI_WR_CTRL_SW_MP_WR_PINGPONG_EN_SHIFT)           /* 0x00000800 */
#define MI_MI_WR_CTRL_SW_SP_WR_PINGPONG_EN_SHIFT           (12U)
#define MI_MI_WR_CTRL_SW_SP_WR_PINGPONG_EN_MASK            (0x1U << MI_MI_WR_CTRL_SW_SP_WR_PINGPONG_EN_SHIFT)           /* 0x00001000 */
#define MI_MI_WR_CTRL_SW_MP_WR_AUTO_UPD_SHIFT              (13U)
#define MI_MI_WR_CTRL_SW_MP_WR_AUTO_UPD_MASK               (0x1U << MI_MI_WR_CTRL_SW_MP_WR_AUTO_UPD_SHIFT)              /* 0x00002000 */
#define MI_MI_WR_CTRL_SW_SP_WR_AUTO_UPD_SHIFT              (14U)
#define MI_MI_WR_CTRL_SW_SP_WR_AUTO_UPD_MASK               (0x1U << MI_MI_WR_CTRL_SW_SP_WR_AUTO_UPD_SHIFT)              /* 0x00004000 */
#define MI_MI_WR_CTRL_SW_MI_WR_LAST_PIXEL_SIG_EN_SHIFT     (15U)
#define MI_MI_WR_CTRL_SW_MI_WR_LAST_PIXEL_SIG_EN_MASK      (0x1U << MI_MI_WR_CTRL_SW_MI_WR_LAST_PIXEL_SIG_EN_SHIFT)     /* 0x00008000 */
#define MI_MI_WR_CTRL_SW_MI_WR_BURST_LEN_LUM_SHIFT         (16U)
#define MI_MI_WR_CTRL_SW_MI_WR_BURST_LEN_LUM_MASK          (0x3U << MI_MI_WR_CTRL_SW_MI_WR_BURST_LEN_LUM_SHIFT)         /* 0x00030000 */
#define MI_MI_WR_CTRL_SW_MI_WR_BURST_LEN_CHROM_SHIFT       (18U)
#define MI_MI_WR_CTRL_SW_MI_WR_BURST_LEN_CHROM_MASK        (0x3U << MI_MI_WR_CTRL_SW_MI_WR_BURST_LEN_CHROM_SHIFT)       /* 0x000C0000 */
#define MI_MI_WR_CTRL_SW_MI_WR_INIT_BASE_EN_SHIFT          (20U)
#define MI_MI_WR_CTRL_SW_MI_WR_INIT_BASE_EN_MASK           (0x1U << MI_MI_WR_CTRL_SW_MI_WR_INIT_BASE_EN_SHIFT)          /* 0x00100000 */
#define MI_MI_WR_CTRL_SW_MI_WR_INIT_OFFSET_EN_SHIFT        (21U)
#define MI_MI_WR_CTRL_SW_MI_WR_INIT_OFFSET_EN_MASK         (0x1U << MI_MI_WR_CTRL_SW_MI_WR_INIT_OFFSET_EN_SHIFT)        /* 0x00200000 */
#define MI_MI_WR_CTRL_SW_MP_WR_FORMAT_SHIFT                (22U)
#define MI_MI_WR_CTRL_SW_MP_WR_FORMAT_MASK                 (0x3U << MI_MI_WR_CTRL_SW_MP_WR_FORMAT_SHIFT)                /* 0x00C00000 */
#define MI_MI_WR_CTRL_SW_SP_WR_FORMAT_SHIFT                (24U)
#define MI_MI_WR_CTRL_SW_SP_WR_FORMAT_MASK                 (0x3U << MI_MI_WR_CTRL_SW_SP_WR_FORMAT_SHIFT)                /* 0x03000000 */
#define MI_MI_WR_CTRL_SW_SP_WR_INPUT_FORMAT_SHIFT          (26U)
#define MI_MI_WR_CTRL_SW_SP_WR_INPUT_FORMAT_MASK           (0x3U << MI_MI_WR_CTRL_SW_SP_WR_INPUT_FORMAT_SHIFT)          /* 0x0C000000 */
#define MI_MI_WR_CTRL_SW_SP_WR_OUTPUT_FORMAT_SHIFT         (28U)
#define MI_MI_WR_CTRL_SW_SP_WR_OUTPUT_FORMAT_MASK          (0x7U << MI_MI_WR_CTRL_SW_SP_WR_OUTPUT_FORMAT_SHIFT)         /* 0x70000000 */
/* MI_WR_INIT */
#define MI_MI_WR_INIT_OFFSET                               (0x4U)
#define MI_MI_WR_INIT_SW_Y12_YENABLE_SHIFT                 (0U)
#define MI_MI_WR_INIT_SW_Y12_YENABLE_MASK                  (0x1U << MI_MI_WR_INIT_SW_Y12_YENABLE_SHIFT)                 /* 0x00000001 */
#define MI_MI_WR_INIT_SW_Y12_CENABLE_SHIFT                 (1U)
#define MI_MI_WR_INIT_SW_Y12_CENABLE_MASK                  (0x1U << MI_MI_WR_INIT_SW_Y12_CENABLE_SHIFT)                 /* 0x00000002 */
#define MI_MI_WR_INIT_SW_MI_SKIP_SHIFT                     (2U)
#define MI_MI_WR_INIT_SW_MI_SKIP_MASK                      (0x1U << MI_MI_WR_INIT_SW_MI_SKIP_SHIFT)                     /* 0x00000004 */
#define MI_MI_WR_INIT_SW_Y12_ENDIAN_MODE_SHIFT             (3U)
#define MI_MI_WR_INIT_SW_Y12_ENDIAN_MODE_MASK              (0x1U << MI_MI_WR_INIT_SW_Y12_ENDIAN_MODE_SHIFT)             /* 0x00000008 */
#define MI_MI_WR_INIT_SW_MI_CFG_UPD_SHIFT                  (4U)
#define MI_MI_WR_INIT_SW_MI_CFG_UPD_MASK                   (0x1U << MI_MI_WR_INIT_SW_MI_CFG_UPD_SHIFT)                  /* 0x00000010 */
#define MI_MI_WR_INIT_SW_MI_UPDATE_MODE_SHIFT              (5U)
#define MI_MI_WR_INIT_SW_MI_UPDATE_MODE_MASK               (0x1U << MI_MI_WR_INIT_SW_MI_UPDATE_MODE_SHIFT)              /* 0x00000020 */
#define MI_MI_WR_INIT_SW_MI_UPDATE_LAST_PIXEL_EN_SHIFT     (6U)
#define MI_MI_WR_INIT_SW_MI_UPDATE_LAST_PIXEL_EN_MASK      (0x1U << MI_MI_WR_INIT_SW_MI_UPDATE_LAST_PIXEL_EN_SHIFT)     /* 0x00000040 */
#define MI_MI_WR_INIT_SW_RGB_PATH_ALPHA_VALUE_SHIFT        (8U)
#define MI_MI_WR_INIT_SW_RGB_PATH_ALPHA_VALUE_MASK         (0xFFU << MI_MI_WR_INIT_SW_RGB_PATH_ALPHA_VALUE_SHIFT)       /* 0x0000FF00 */
/* MI_MP_WR_Y_BASE */
#define MI_MI_MP_WR_Y_BASE_OFFSET                          (0x8U)
#define MI_MI_MP_WR_Y_BASE_SW_MP_WR_Y_BASE_SHIFT           (3U)
#define MI_MI_MP_WR_Y_BASE_SW_MP_WR_Y_BASE_MASK            (0x1FFFFFFFU << MI_MI_MP_WR_Y_BASE_SW_MP_WR_Y_BASE_SHIFT)    /* 0xFFFFFFF8 */
/* MI_MP_WR_Y_SIZE */
#define MI_MI_MP_WR_Y_SIZE_OFFSET                          (0xCU)
#define MI_MI_MP_WR_Y_SIZE_SW_MP_WR_Y_SIZE_SHIFT           (3U)
#define MI_MI_MP_WR_Y_SIZE_SW_MP_WR_Y_SIZE_MASK            (0x3FFFFFFU << MI_MI_MP_WR_Y_SIZE_SW_MP_WR_Y_SIZE_SHIFT)     /* 0x1FFFFFF8 */
/* MI_MP_WR_Y_OFFS_CNT */
#define MI_MI_MP_WR_Y_OFFS_CNT_OFFSET                      (0x10U)
#define MI_MI_MP_WR_Y_OFFS_CNT_SW_MP_WR_Y_OFFS_CNT_SHIFT   (3U)
#define MI_MI_MP_WR_Y_OFFS_CNT_SW_MP_WR_Y_OFFS_CNT_MASK    (0x3FFFFFFU << MI_MI_MP_WR_Y_OFFS_CNT_SW_MP_WR_Y_OFFS_CNT_SHIFT) /* 0x1FFFFFF8 */
/* MI_MP_WR_Y_OFFS_CNT_START */
#define MI_MI_MP_WR_Y_OFFS_CNT_START_OFFSET                (0x14U)
#define MI_MI_MP_WR_Y_OFFS_CNT_START                       (0x0U)
#define MI_MI_MP_WR_Y_OFFS_CNT_START_SW_MP_WR_Y_OFFS_CNT_START_SHIFT (3U)
#define MI_MI_MP_WR_Y_OFFS_CNT_START_SW_MP_WR_Y_OFFS_CNT_START_MASK (0x3FFFFFFU << MI_MI_MP_WR_Y_OFFS_CNT_START_SW_MP_WR_Y_OFFS_CNT_START_SHIFT) /* 0x1FFFFFF8 */
/* MI_MP_WR_Y_IRQ_OFFS */
#define MI_MI_MP_WR_Y_IRQ_OFFS_OFFSET                      (0x18U)
#define MI_MI_MP_WR_Y_IRQ_OFFS_SW_MP_WR_Y_IRQ_OFFS_SHIFT   (3U)
#define MI_MI_MP_WR_Y_IRQ_OFFS_SW_MP_WR_Y_IRQ_OFFS_MASK    (0x3FFFFFFU << MI_MI_MP_WR_Y_IRQ_OFFS_SW_MP_WR_Y_IRQ_OFFS_SHIFT) /* 0x1FFFFFF8 */
/* MI_MP_WR_CB_BASE */
#define MI_MI_MP_WR_CB_BASE_OFFSET                         (0x1CU)
#define MI_MI_MP_WR_CB_BASE_SW_MP_WR_CB_BASE_SHIFT         (3U)
#define MI_MI_MP_WR_CB_BASE_SW_MP_WR_CB_BASE_MASK          (0x1FFFFFFFU << MI_MI_MP_WR_CB_BASE_SW_MP_WR_CB_BASE_SHIFT)  /* 0xFFFFFFF8 */
/* MI_MP_WR_CB_SIZE */
#define MI_MI_MP_WR_CB_SIZE_OFFSET                         (0x20U)
#define MI_MI_MP_WR_CB_SIZE_SW_MP_WR_CB_SIZE_SHIFT         (3U)
#define MI_MI_MP_WR_CB_SIZE_SW_MP_WR_CB_SIZE_MASK          (0x1FFFFFFU << MI_MI_MP_WR_CB_SIZE_SW_MP_WR_CB_SIZE_SHIFT)   /* 0x0FFFFFF8 */
/* MI_MP_WR_CB_OFFS_CNT */
#define MI_MI_MP_WR_CB_OFFS_CNT_OFFSET                     (0x24U)
#define MI_MI_MP_WR_CB_OFFS_CNT_SW_MP_WR_CB_OFFS_CNT_SHIFT (3U)
#define MI_MI_MP_WR_CB_OFFS_CNT_SW_MP_WR_CB_OFFS_CNT_MASK  (0x1FFFFFFU << MI_MI_MP_WR_CB_OFFS_CNT_SW_MP_WR_CB_OFFS_CNT_SHIFT) /* 0x0FFFFFF8 */
/* MI_MP_WR_CB_OFFS_CNT_START */
#define MI_MI_MP_WR_CB_OFFS_CNT_START_OFFSET               (0x28U)
#define MI_MI_MP_WR_CB_OFFS_CNT_START                      (0x0U)
#define MI_MI_MP_WR_CB_OFFS_CNT_START_SW_MP_WR_CB_OFFS_CNT_START_SHIFT (3U)
#define MI_MI_MP_WR_CB_OFFS_CNT_START_SW_MP_WR_CB_OFFS_CNT_START_MASK (0x1FFFFFFU << MI_MI_MP_WR_CB_OFFS_CNT_START_SW_MP_WR_CB_OFFS_CNT_START_SHIFT) /* 0x0FFFFFF8 */
/* MI_MP_WR_CR_BASE */
#define MI_MI_MP_WR_CR_BASE_OFFSET                         (0x2CU)
#define MI_MI_MP_WR_CR_BASE_SW_MP_WR_CR_BASE_SHIFT         (3U)
#define MI_MI_MP_WR_CR_BASE_SW_MP_WR_CR_BASE_MASK          (0x1FFFFFFFU << MI_MI_MP_WR_CR_BASE_SW_MP_WR_CR_BASE_SHIFT)  /* 0xFFFFFFF8 */
/* MI_MP_WR_CR_SIZE */
#define MI_MI_MP_WR_CR_SIZE_OFFSET                         (0x30U)
#define MI_MI_MP_WR_CR_SIZE_SW_MP_WR_CR_SIZE_SHIFT         (3U)
#define MI_MI_MP_WR_CR_SIZE_SW_MP_WR_CR_SIZE_MASK          (0x1FFFFFFU << MI_MI_MP_WR_CR_SIZE_SW_MP_WR_CR_SIZE_SHIFT)   /* 0x0FFFFFF8 */
/* MI_MP_WR_CR_OFFS_CNT */
#define MI_MI_MP_WR_CR_OFFS_CNT_OFFSET                     (0x34U)
#define MI_MI_MP_WR_CR_OFFS_CNT_SW_MP_WR_CR_OFFS_CNT_SHIFT (3U)
#define MI_MI_MP_WR_CR_OFFS_CNT_SW_MP_WR_CR_OFFS_CNT_MASK  (0x1FFFFFFU << MI_MI_MP_WR_CR_OFFS_CNT_SW_MP_WR_CR_OFFS_CNT_SHIFT) /* 0x0FFFFFF8 */
/* MI_MP_WR_CR_OFFS_CNT_START */
#define MI_MI_MP_WR_CR_OFFS_CNT_START_OFFSET               (0x38U)
#define MI_MI_MP_WR_CR_OFFS_CNT_START                      (0x0U)
#define MI_MI_MP_WR_CR_OFFS_CNT_START_SW_MP_WR_CR_OFFS_CNT_START_SHIFT (3U)
#define MI_MI_MP_WR_CR_OFFS_CNT_START_SW_MP_WR_CR_OFFS_CNT_START_MASK (0x1FFFFFFU << MI_MI_MP_WR_CR_OFFS_CNT_START_SW_MP_WR_CR_OFFS_CNT_START_SHIFT) /* 0x0FFFFFF8 */
/* MI_SP_WR_Y_BASE */
#define MI_MI_SP_WR_Y_BASE_OFFSET                          (0x3CU)
#define MI_MI_SP_WR_Y_BASE_SW_SP_WR_Y_BASE_SHIFT           (3U)
#define MI_MI_SP_WR_Y_BASE_SW_SP_WR_Y_BASE_MASK            (0x1FFFFFFFU << MI_MI_SP_WR_Y_BASE_SW_SP_WR_Y_BASE_SHIFT)    /* 0xFFFFFFF8 */
/* MI_SP_WR_Y_SIZE */
#define MI_MI_SP_WR_Y_SIZE_OFFSET                          (0x40U)
#define MI_MI_SP_WR_Y_SIZE_SW_SP_WR_Y_SIZE_SHIFT           (3U)
#define MI_MI_SP_WR_Y_SIZE_SW_SP_WR_Y_SIZE_MASK            (0x3FFFFFFU << MI_MI_SP_WR_Y_SIZE_SW_SP_WR_Y_SIZE_SHIFT)     /* 0x1FFFFFF8 */
/* MI_SP_WR_Y_OFFS_CNT */
#define MI_MI_SP_WR_Y_OFFS_CNT_OFFSET                      (0x44U)
#define MI_MI_SP_WR_Y_OFFS_CNT_SW_SP_WR_Y_OFFS_CNT_SHIFT   (3U)
#define MI_MI_SP_WR_Y_OFFS_CNT_SW_SP_WR_Y_OFFS_CNT_MASK    (0x3FFFFFFU << MI_MI_SP_WR_Y_OFFS_CNT_SW_SP_WR_Y_OFFS_CNT_SHIFT) /* 0x1FFFFFF8 */
/* MI_SP_WR_Y_OFFS_CNT_START */
#define MI_MI_SP_WR_Y_OFFS_CNT_START_OFFSET                (0x48U)
#define MI_MI_SP_WR_Y_OFFS_CNT_START                       (0x0U)
#define MI_MI_SP_WR_Y_OFFS_CNT_START_SW_SP_Y_OFFS_CNT_START_SHIFT (3U)
#define MI_MI_SP_WR_Y_OFFS_CNT_START_SW_SP_Y_OFFS_CNT_START_MASK (0x3FFFFFFU << MI_MI_SP_WR_Y_OFFS_CNT_START_SW_SP_Y_OFFS_CNT_START_SHIFT) /* 0x1FFFFFF8 */
/* MI_SP_WR_Y_LLENGTH */
#define MI_MI_SP_WR_Y_LLENGTH_OFFSET                       (0x4CU)
#define MI_MI_SP_WR_Y_LLENGTH_SW_SP_WR_Y_LLENGTH_SHIFT     (0U)
#define MI_MI_SP_WR_Y_LLENGTH_SW_SP_WR_Y_LLENGTH_MASK      (0x7FFFU << MI_MI_SP_WR_Y_LLENGTH_SW_SP_WR_Y_LLENGTH_SHIFT)  /* 0x00007FFF */
/* MI_SP_WR_CB_BASE */
#define MI_MI_SP_WR_CB_BASE_OFFSET                         (0x50U)
#define MI_MI_SP_WR_CB_BASE_SW_SP_WR_CB_BASE_SHIFT         (3U)
#define MI_MI_SP_WR_CB_BASE_SW_SP_WR_CB_BASE_MASK          (0x1FFFFFFFU << MI_MI_SP_WR_CB_BASE_SW_SP_WR_CB_BASE_SHIFT)  /* 0xFFFFFFF8 */
/* MI_SP_WR_CB_SIZE */
#define MI_MI_SP_WR_CB_SIZE_OFFSET                         (0x54U)
#define MI_MI_SP_WR_CB_SIZE_SW_SP_WR_CB_SIZE_SHIFT         (3U)
#define MI_MI_SP_WR_CB_SIZE_SW_SP_WR_CB_SIZE_MASK          (0x1FFFFFFU << MI_MI_SP_WR_CB_SIZE_SW_SP_WR_CB_SIZE_SHIFT)   /* 0x0FFFFFF8 */
/* MI_SP_WR_CB_OFFS_CNT */
#define MI_MI_SP_WR_CB_OFFS_CNT_OFFSET                     (0x58U)
#define MI_MI_SP_WR_CB_OFFS_CNT_SP_CB_OFFS_CNT_INIT_SHIFT  (3U)
#define MI_MI_SP_WR_CB_OFFS_CNT_SP_CB_OFFS_CNT_INIT_MASK   (0x1FFFFFFU << MI_MI_SP_WR_CB_OFFS_CNT_SP_CB_OFFS_CNT_INIT_SHIFT) /* 0x0FFFFFF8 */
/* MI_SP_WR_CB_OFFS_CNT_START */
#define MI_MI_SP_WR_CB_OFFS_CNT_START_OFFSET               (0x5CU)
#define MI_MI_SP_WR_CB_OFFS_CNT_START                      (0x0U)
#define MI_MI_SP_WR_CB_OFFS_CNT_START_SW_SP_WR_CB_OFFS_CNT_START_SHIFT (3U)
#define MI_MI_SP_WR_CB_OFFS_CNT_START_SW_SP_WR_CB_OFFS_CNT_START_MASK (0x1FFFFFFU << MI_MI_SP_WR_CB_OFFS_CNT_START_SW_SP_WR_CB_OFFS_CNT_START_SHIFT) /* 0x0FFFFFF8 */
/* MI_SP_WR_CR_BASE */
#define MI_MI_SP_WR_CR_BASE_OFFSET                         (0x60U)
#define MI_MI_SP_WR_CR_BASE_SW_SP_WR_CR_BASE_SHIFT         (3U)
#define MI_MI_SP_WR_CR_BASE_SW_SP_WR_CR_BASE_MASK          (0x1FFFFFFFU << MI_MI_SP_WR_CR_BASE_SW_SP_WR_CR_BASE_SHIFT)  /* 0xFFFFFFF8 */
/* MI_SP_WR_CR_SIZE */
#define MI_MI_SP_WR_CR_SIZE_OFFSET                         (0x64U)
#define MI_MI_SP_WR_CR_SIZE_SW_SP_WR_CR_SIZE_SHIFT         (3U)
#define MI_MI_SP_WR_CR_SIZE_SW_SP_WR_CR_SIZE_MASK          (0x1FFFFFFU << MI_MI_SP_WR_CR_SIZE_SW_SP_WR_CR_SIZE_SHIFT)   /* 0x0FFFFFF8 */
/* MI_SP_WR_CR_OFFS_CNT */
#define MI_MI_SP_WR_CR_OFFS_CNT_OFFSET                     (0x68U)
#define MI_MI_SP_WR_CR_OFFS_CNT_SW_SP_WR_CR_OFFS_CNT_SHIFT (3U)
#define MI_MI_SP_WR_CR_OFFS_CNT_SW_SP_WR_CR_OFFS_CNT_MASK  (0x1FFFFFFU << MI_MI_SP_WR_CR_OFFS_CNT_SW_SP_WR_CR_OFFS_CNT_SHIFT) /* 0x0FFFFFF8 */
/* MI_SP_WR_CR_OFFS_CNT_START */
#define MI_MI_SP_WR_CR_OFFS_CNT_START_OFFSET               (0x6CU)
#define MI_MI_SP_WR_CR_OFFS_CNT_START                      (0x0U)
#define MI_MI_SP_WR_CR_OFFS_CNT_START_SW_SP_WR_CR_OFFS_CNT_START_SHIFT (3U)
#define MI_MI_SP_WR_CR_OFFS_CNT_START_SW_SP_WR_CR_OFFS_CNT_START_MASK (0x1FFFFFFU << MI_MI_SP_WR_CR_OFFS_CNT_START_SW_SP_WR_CR_OFFS_CNT_START_SHIFT) /* 0x0FFFFFF8 */
/* MI_WR_BYTE_CNT */
#define MI_MI_WR_BYTE_CNT_OFFSET                           (0x70U)
#define MI_MI_WR_BYTE_CNT                                  (0x0U)
#define MI_MI_WR_BYTE_CNT_BYTE_CNT_SHIFT                   (0U)
#define MI_MI_WR_BYTE_CNT_BYTE_CNT_MASK                    (0xFFFFFFFU << MI_MI_WR_BYTE_CNT_BYTE_CNT_SHIFT)             /* 0x0FFFFFFF */
/* MI_WR_CTRL_SHD */
#define MI_MI_WR_CTRL_SHD_OFFSET                           (0x74U)
#define MI_MI_WR_CTRL_SHD                                  (0x0U)
#define MI_MI_WR_CTRL_SHD_PATH_ENABLE_IN_SHIFT             (0U)
#define MI_MI_WR_CTRL_SHD_PATH_ENABLE_IN_MASK              (0xFU << MI_MI_WR_CTRL_SHD_PATH_ENABLE_IN_SHIFT)             /* 0x0000000F */
#define MI_MI_WR_CTRL_SHD_RO_Y12_YENABLE_IN_SHIFT          (4U)
#define MI_MI_WR_CTRL_SHD_RO_Y12_YENABLE_IN_MASK           (0x1U << MI_MI_WR_CTRL_SHD_RO_Y12_YENABLE_IN_SHIFT)          /* 0x00000010 */
#define MI_MI_WR_CTRL_SHD_RO_Y12_CENABLE_IN_SHIFT          (5U)
#define MI_MI_WR_CTRL_SHD_RO_Y12_CENABLE_IN_MASK           (0x1U << MI_MI_WR_CTRL_SHD_RO_Y12_CENABLE_IN_SHIFT)          /* 0x00000020 */
#define MI_MI_WR_CTRL_SHD_PATH_ENABLE_OUT_SHIFT            (16U)
#define MI_MI_WR_CTRL_SHD_PATH_ENABLE_OUT_MASK             (0xFU << MI_MI_WR_CTRL_SHD_PATH_ENABLE_OUT_SHIFT)            /* 0x000F0000 */
#define MI_MI_WR_CTRL_SHD_RO_Y12_YENABLE_OUT_SHIFT         (20U)
#define MI_MI_WR_CTRL_SHD_RO_Y12_YENABLE_OUT_MASK          (0x1U << MI_MI_WR_CTRL_SHD_RO_Y12_YENABLE_OUT_SHIFT)         /* 0x00100000 */
#define MI_MI_WR_CTRL_SHD_RO_Y12_CENABLE_OUT_SHIFT         (21U)
#define MI_MI_WR_CTRL_SHD_RO_Y12_CENABLE_OUT_MASK          (0x1U << MI_MI_WR_CTRL_SHD_RO_Y12_CENABLE_OUT_SHIFT)         /* 0x00200000 */
/* MI_MP_WR_Y_BASE_SHD */
#define MI_MI_MP_WR_Y_BASE_SHD_OFFSET                      (0x78U)
#define MI_MI_MP_WR_Y_BASE_SHD                             (0x0U)
#define MI_MI_MP_WR_Y_BASE_SHD_SW_MP_WR_Y_BASE_SHD_SHIFT   (3U)
#define MI_MI_MP_WR_Y_BASE_SHD_SW_MP_WR_Y_BASE_SHD_MASK    (0x1FFFFFFFU << MI_MI_MP_WR_Y_BASE_SHD_SW_MP_WR_Y_BASE_SHD_SHIFT) /* 0xFFFFFFF8 */
/* MI_MP_WR_Y_SIZE_SHD */
#define MI_MI_MP_WR_Y_SIZE_SHD_OFFSET                      (0x7CU)
#define MI_MI_MP_WR_Y_SIZE_SHD                             (0x0U)
#define MI_MI_MP_WR_Y_SIZE_SHD_SW_MP_WR_Y_SIZE_SHD_SHIFT   (3U)
#define MI_MI_MP_WR_Y_SIZE_SHD_SW_MP_WR_Y_SIZE_SHD_MASK    (0x3FFFFFFU << MI_MI_MP_WR_Y_SIZE_SHD_SW_MP_WR_Y_SIZE_SHD_SHIFT) /* 0x1FFFFFF8 */
/* MI_MP_WR_Y_OFFS_CNT_SHD */
#define MI_MI_MP_WR_Y_OFFS_CNT_SHD_OFFSET                  (0x80U)
#define MI_MI_MP_WR_Y_OFFS_CNT_SHD                         (0x0U)
#define MI_MI_MP_WR_Y_OFFS_CNT_SHD_SW_MP_WR_Y_OFFS_CNT_SHD_SHIFT (3U)
#define MI_MI_MP_WR_Y_OFFS_CNT_SHD_SW_MP_WR_Y_OFFS_CNT_SHD_MASK (0x3FFFFFFU << MI_MI_MP_WR_Y_OFFS_CNT_SHD_SW_MP_WR_Y_OFFS_CNT_SHD_SHIFT) /* 0x1FFFFFF8 */
/* MI_MP_WR_Y_IRQ_OFFS_SHD */
#define MI_MI_MP_WR_Y_IRQ_OFFS_SHD_OFFSET                  (0x84U)
#define MI_MI_MP_WR_Y_IRQ_OFFS_SHD                         (0x0U)
#define MI_MI_MP_WR_Y_IRQ_OFFS_SHD_SW_MP_WR_Y_IRQ_OFFS_SHD_SHIFT (3U)
#define MI_MI_MP_WR_Y_IRQ_OFFS_SHD_SW_MP_WR_Y_IRQ_OFFS_SHD_MASK (0x3FFFFFFU << MI_MI_MP_WR_Y_IRQ_OFFS_SHD_SW_MP_WR_Y_IRQ_OFFS_SHD_SHIFT) /* 0x1FFFFFF8 */
/* MI_MP_WR_CB_BASE_SHD */
#define MI_MI_MP_WR_CB_BASE_SHD_OFFSET                     (0x88U)
#define MI_MI_MP_WR_CB_BASE_SHD                            (0x0U)
#define MI_MI_MP_WR_CB_BASE_SHD_SW_MP_WR_CB_BASE_SHD_SHIFT (3U)
#define MI_MI_MP_WR_CB_BASE_SHD_SW_MP_WR_CB_BASE_SHD_MASK  (0x1FFFFFFFU << MI_MI_MP_WR_CB_BASE_SHD_SW_MP_WR_CB_BASE_SHD_SHIFT) /* 0xFFFFFFF8 */
/* MI_MP_WR_CB_SIZE_SHD */
#define MI_MI_MP_WR_CB_SIZE_SHD_OFFSET                     (0x8CU)
#define MI_MI_MP_WR_CB_SIZE_SHD                            (0x0U)
#define MI_MI_MP_WR_CB_SIZE_SHD_SW_MP_WR_CB_SIZE_SHD_SHIFT (3U)
#define MI_MI_MP_WR_CB_SIZE_SHD_SW_MP_WR_CB_SIZE_SHD_MASK  (0x1FFFFFFU << MI_MI_MP_WR_CB_SIZE_SHD_SW_MP_WR_CB_SIZE_SHD_SHIFT) /* 0x0FFFFFF8 */
/* MI_MP_WR_CB_OFFS_CNT_SHD */
#define MI_MI_MP_WR_CB_OFFS_CNT_SHD_OFFSET                 (0x90U)
#define MI_MI_MP_WR_CB_OFFS_CNT_SHD                        (0x0U)
#define MI_MI_MP_WR_CB_OFFS_CNT_SHD_SW_MP_WR_CB_OFFS_CNT_SHD_SHIFT (3U)
#define MI_MI_MP_WR_CB_OFFS_CNT_SHD_SW_MP_WR_CB_OFFS_CNT_SHD_MASK (0x1FFFFFFU << MI_MI_MP_WR_CB_OFFS_CNT_SHD_SW_MP_WR_CB_OFFS_CNT_SHD_SHIFT) /* 0x0FFFFFF8 */
/* MI_MP_WR_CR_BASE_SHD */
#define MI_MI_MP_WR_CR_BASE_SHD_OFFSET                     (0x94U)
#define MI_MI_MP_WR_CR_BASE_SHD                            (0x0U)
#define MI_MI_MP_WR_CR_BASE_SHD_SW_MP_WR_CR_BASE_SHD_SHIFT (3U)
#define MI_MI_MP_WR_CR_BASE_SHD_SW_MP_WR_CR_BASE_SHD_MASK  (0x1FFFFFFFU << MI_MI_MP_WR_CR_BASE_SHD_SW_MP_WR_CR_BASE_SHD_SHIFT) /* 0xFFFFFFF8 */
/* MI_MP_WR_CR_SIZE_SHD */
#define MI_MI_MP_WR_CR_SIZE_SHD_OFFSET                     (0x98U)
#define MI_MI_MP_WR_CR_SIZE_SHD                            (0x0U)
#define MI_MI_MP_WR_CR_SIZE_SHD_SW_MP_WR_CR_SIZE_SHD_SHIFT (3U)
#define MI_MI_MP_WR_CR_SIZE_SHD_SW_MP_WR_CR_SIZE_SHD_MASK  (0x1FFFFFFU << MI_MI_MP_WR_CR_SIZE_SHD_SW_MP_WR_CR_SIZE_SHD_SHIFT) /* 0x0FFFFFF8 */
/* MI_MP_WR_CR_OFFS_CNT_SHD */
#define MI_MI_MP_WR_CR_OFFS_CNT_SHD_OFFSET                 (0x9CU)
#define MI_MI_MP_WR_CR_OFFS_CNT_SHD                        (0x0U)
#define MI_MI_MP_WR_CR_OFFS_CNT_SHD_SW_MP_WR_CR_OFFS_CNT_SHD_SHIFT (3U)
#define MI_MI_MP_WR_CR_OFFS_CNT_SHD_SW_MP_WR_CR_OFFS_CNT_SHD_MASK (0x1FFFFFFU << MI_MI_MP_WR_CR_OFFS_CNT_SHD_SW_MP_WR_CR_OFFS_CNT_SHD_SHIFT) /* 0x0FFFFFF8 */
/* MI_SP_WR_Y_BASE_SHD */
#define MI_MI_SP_WR_Y_BASE_SHD_OFFSET                      (0xA0U)
#define MI_MI_SP_WR_Y_BASE_SHD                             (0x0U)
#define MI_MI_SP_WR_Y_BASE_SHD_SW_SP_WR_Y_BASE_SHD_SHIFT   (3U)
#define MI_MI_SP_WR_Y_BASE_SHD_SW_SP_WR_Y_BASE_SHD_MASK    (0x1FFFFFFFU << MI_MI_SP_WR_Y_BASE_SHD_SW_SP_WR_Y_BASE_SHD_SHIFT) /* 0xFFFFFFF8 */
/* MI_SP_WR_Y_SIZE_SHD */
#define MI_MI_SP_WR_Y_SIZE_SHD_OFFSET                      (0xA4U)
#define MI_MI_SP_WR_Y_SIZE_SHD                             (0x0U)
#define MI_MI_SP_WR_Y_SIZE_SHD_SW_SP_WR_Y_SIZE_SHD_SHIFT   (3U)
#define MI_MI_SP_WR_Y_SIZE_SHD_SW_SP_WR_Y_SIZE_SHD_MASK    (0x3FFFFFFU << MI_MI_SP_WR_Y_SIZE_SHD_SW_SP_WR_Y_SIZE_SHD_SHIFT) /* 0x1FFFFFF8 */
/* MI_SP_WR_Y_OFFS_CNT_SHD */
#define MI_MI_SP_WR_Y_OFFS_CNT_SHD_OFFSET                  (0xA8U)
#define MI_MI_SP_WR_Y_OFFS_CNT_SHD                         (0x0U)
#define MI_MI_SP_WR_Y_OFFS_CNT_SHD_SW_SP_WR_Y_OFFS_CNT_SHD_SHIFT (3U)
#define MI_MI_SP_WR_Y_OFFS_CNT_SHD_SW_SP_WR_Y_OFFS_CNT_SHD_MASK (0x3FFFFFFU << MI_MI_SP_WR_Y_OFFS_CNT_SHD_SW_SP_WR_Y_OFFS_CNT_SHD_SHIFT) /* 0x1FFFFFF8 */
/* MI_SP_WR_CB_BASE_AD_SHD */
#define MI_MI_SP_WR_CB_BASE_AD_SHD_OFFSET                  (0xB0U)
#define MI_MI_SP_WR_CB_BASE_AD_SHD                         (0x0U)
#define MI_MI_SP_WR_CB_BASE_AD_SHD_SW_SP_WR_CB_BASE_SHD_SHIFT (3U)
#define MI_MI_SP_WR_CB_BASE_AD_SHD_SW_SP_WR_CB_BASE_SHD_MASK (0x1FFFFFFFU << MI_MI_SP_WR_CB_BASE_AD_SHD_SW_SP_WR_CB_BASE_SHD_SHIFT) /* 0xFFFFFFF8 */
/* MI_SP_WR_CB_SIZE_SHD */
#define MI_MI_SP_WR_CB_SIZE_SHD_OFFSET                     (0xB4U)
#define MI_MI_SP_WR_CB_SIZE_SHD                            (0x0U)
#define MI_MI_SP_WR_CB_SIZE_SHD_SW_SP_WR_CB_SIZE_SHD_SHIFT (3U)
#define MI_MI_SP_WR_CB_SIZE_SHD_SW_SP_WR_CB_SIZE_SHD_MASK  (0x1FFFFFFU << MI_MI_SP_WR_CB_SIZE_SHD_SW_SP_WR_CB_SIZE_SHD_SHIFT) /* 0x0FFFFFF8 */
/* MI_SP_WR_CB_OFFS_CNT_SHD */
#define MI_MI_SP_WR_CB_OFFS_CNT_SHD_OFFSET                 (0xB8U)
#define MI_MI_SP_WR_CB_OFFS_CNT_SHD                        (0x0U)
#define MI_MI_SP_WR_CB_OFFS_CNT_SHD_SW_SP_WR_CB_OFFS_CNT_SHD_SHIFT (3U)
#define MI_MI_SP_WR_CB_OFFS_CNT_SHD_SW_SP_WR_CB_OFFS_CNT_SHD_MASK (0x1FFFFFFU << MI_MI_SP_WR_CB_OFFS_CNT_SHD_SW_SP_WR_CB_OFFS_CNT_SHD_SHIFT) /* 0x0FFFFFF8 */
/* MI_SP_WR_CR_BASE_AD_SHD */
#define MI_MI_SP_WR_CR_BASE_AD_SHD_OFFSET                  (0xBCU)
#define MI_MI_SP_WR_CR_BASE_AD_SHD                         (0x0U)
#define MI_MI_SP_WR_CR_BASE_AD_SHD_SW_SP_WR_CR_BASE_SHD_SHIFT (3U)
#define MI_MI_SP_WR_CR_BASE_AD_SHD_SW_SP_WR_CR_BASE_SHD_MASK (0x1FFFFFFFU << MI_MI_SP_WR_CR_BASE_AD_SHD_SW_SP_WR_CR_BASE_SHD_SHIFT) /* 0xFFFFFFF8 */
/* MI_SP_WR_CR_SIZE_SHD */
#define MI_MI_SP_WR_CR_SIZE_SHD_OFFSET                     (0xC0U)
#define MI_MI_SP_WR_CR_SIZE_SHD                            (0x0U)
#define MI_MI_SP_WR_CR_SIZE_SHD_SW_SP_WR_CR_SIZE_SHD_SHIFT (3U)
#define MI_MI_SP_WR_CR_SIZE_SHD_SW_SP_WR_CR_SIZE_SHD_MASK  (0x1FFFFFFU << MI_MI_SP_WR_CR_SIZE_SHD_SW_SP_WR_CR_SIZE_SHD_SHIFT) /* 0x0FFFFFF8 */
/* MI_SP_WR_CR_OFFS_CNT_SHD */
#define MI_MI_SP_WR_CR_OFFS_CNT_SHD_OFFSET                 (0xC4U)
#define MI_MI_SP_WR_CR_OFFS_CNT_SHD                        (0x0U)
#define MI_MI_SP_WR_CR_OFFS_CNT_SHD_SW_SP_WR_CR_OFFS_CNT_SHD_SHIFT (3U)
#define MI_MI_SP_WR_CR_OFFS_CNT_SHD_SW_SP_WR_CR_OFFS_CNT_SHD_MASK (0x1FFFFFFU << MI_MI_SP_WR_CR_OFFS_CNT_SHD_SW_SP_WR_CR_OFFS_CNT_SHD_SHIFT) /* 0x0FFFFFF8 */
/* MI_RD_Y_PIC_START_AD */
#define MI_MI_RD_Y_PIC_START_AD_OFFSET                     (0xC8U)
#define MI_MI_RD_Y_PIC_START_AD_SW_MI_RD_Y_PIC_START_AD_SHIFT (0U)
#define MI_MI_RD_Y_PIC_START_AD_SW_MI_RD_Y_PIC_START_AD_MASK (0xFFFFFFFFU << MI_MI_RD_Y_PIC_START_AD_SW_MI_RD_Y_PIC_START_AD_SHIFT) /* 0xFFFFFFFF */
/* MI_RD_Y_PIC_WIDTH */
#define MI_MI_RD_Y_PIC_WIDTH_OFFSET                        (0xCCU)
#define MI_MI_RD_Y_PIC_WIDTH_SW_MI_RD_Y_PIC_WIDTH_SHIFT    (0U)
#define MI_MI_RD_Y_PIC_WIDTH_SW_MI_RD_Y_PIC_WIDTH_MASK     (0x7FFFU << MI_MI_RD_Y_PIC_WIDTH_SW_MI_RD_Y_PIC_WIDTH_SHIFT) /* 0x00007FFF */
/* MI_RD_Y_LLENGTH */
#define MI_MI_RD_Y_LLENGTH_OFFSET                          (0xD0U)
#define MI_MI_RD_Y_LLENGTH_SW_MI_RD_Y_LLENGTH_SHIFT        (0U)
#define MI_MI_RD_Y_LLENGTH_SW_MI_RD_Y_LLENGTH_MASK         (0x7FFFU << MI_MI_RD_Y_LLENGTH_SW_MI_RD_Y_LLENGTH_SHIFT)     /* 0x00007FFF */
/* MI_RD_Y_PIC_SIZE */
#define MI_MI_RD_Y_PIC_SIZE_OFFSET                         (0xD4U)
#define MI_MI_RD_Y_PIC_SIZE_SW_MI_RD_Y_PIC_SIZE_SHIFT      (0U)
#define MI_MI_RD_Y_PIC_SIZE_SW_MI_RD_Y_PIC_SIZE_MASK       (0xFFFFFFFU << MI_MI_RD_Y_PIC_SIZE_SW_MI_RD_Y_PIC_SIZE_SHIFT) /* 0x0FFFFFFF */
/* MI_RD_CB_PIC_START_AD */
#define MI_MI_RD_CB_PIC_START_AD_OFFSET                    (0xD8U)
#define MI_MI_RD_CB_PIC_START_AD_SW_MI_RD_CB_PIC_START_AD_SHIFT (0U)
#define MI_MI_RD_CB_PIC_START_AD_SW_MI_RD_CB_PIC_START_AD_MASK (0xFFFFFFFFU << MI_MI_RD_CB_PIC_START_AD_SW_MI_RD_CB_PIC_START_AD_SHIFT) /* 0xFFFFFFFF */
/* MI_RD_CR_PIC_START_AD */
#define MI_MI_RD_CR_PIC_START_AD_OFFSET                    (0xE8U)
#define MI_MI_RD_CR_PIC_START_AD_SW_MI_RD_CR_PIC_START_AD_SHIFT (0U)
#define MI_MI_RD_CR_PIC_START_AD_SW_MI_RD_CR_PIC_START_AD_MASK (0xFFFFFFFFU << MI_MI_RD_CR_PIC_START_AD_SW_MI_RD_CR_PIC_START_AD_SHIFT) /* 0xFFFFFFFF */
/* MI_IMSC */
#define MI_MI_IMSC_OFFSET                                  (0xF8U)
#define MI_MI_IMSC_MP_FRAME_END_SHIFT                      (0U)
#define MI_MI_IMSC_MP_FRAME_END_MASK                       (0x1U << MI_MI_IMSC_MP_FRAME_END_SHIFT)                      /* 0x00000001 */
#define MI_MI_IMSC_SP_FRAME_END_SHIFT                      (1U)
#define MI_MI_IMSC_SP_FRAME_END_MASK                       (0x1U << MI_MI_IMSC_SP_FRAME_END_SHIFT)                      /* 0x00000002 */
#define MI_MI_IMSC_MBLK_LINE_SHIFT                         (2U)
#define MI_MI_IMSC_MBLK_LINE_MASK                          (0x1U << MI_MI_IMSC_MBLK_LINE_SHIFT)                         /* 0x00000004 */
#define MI_MI_IMSC_FILL_MP_Y_SHIFT                         (3U)
#define MI_MI_IMSC_FILL_MP_Y_MASK                          (0x1U << MI_MI_IMSC_FILL_MP_Y_SHIFT)                         /* 0x00000008 */
#define MI_MI_IMSC_WRAP_MP_Y_SHIFT                         (4U)
#define MI_MI_IMSC_WRAP_MP_Y_MASK                          (0x1U << MI_MI_IMSC_WRAP_MP_Y_SHIFT)                         /* 0x00000010 */
#define MI_MI_IMSC_WRAP_MP_CB_SHIFT                        (5U)
#define MI_MI_IMSC_WRAP_MP_CB_MASK                         (0x1U << MI_MI_IMSC_WRAP_MP_CB_SHIFT)                        /* 0x00000020 */
#define MI_MI_IMSC_WRAP_MP_CR_SHIFT                        (6U)
#define MI_MI_IMSC_WRAP_MP_CR_MASK                         (0x1U << MI_MI_IMSC_WRAP_MP_CR_SHIFT)                        /* 0x00000040 */
#define MI_MI_IMSC_WRAP_SP_Y_SHIFT                         (7U)
#define MI_MI_IMSC_WRAP_SP_Y_MASK                          (0x1U << MI_MI_IMSC_WRAP_SP_Y_SHIFT)                         /* 0x00000080 */
#define MI_MI_IMSC_WRAP_SP_CB_SHIFT                        (8U)
#define MI_MI_IMSC_WRAP_SP_CB_MASK                         (0x1U << MI_MI_IMSC_WRAP_SP_CB_SHIFT)                        /* 0x00000100 */
#define MI_MI_IMSC_WRAP_SP_CR_SHIFT                        (9U)
#define MI_MI_IMSC_WRAP_SP_CR_MASK                         (0x1U << MI_MI_IMSC_WRAP_SP_CR_SHIFT)                        /* 0x00000200 */
#define MI_MI_IMSC_FILL_MP_Y2_SHIFT                        (10U)
#define MI_MI_IMSC_FILL_MP_Y2_MASK                         (0x1U << MI_MI_IMSC_FILL_MP_Y2_SHIFT)                        /* 0x00000400 */
#define MI_MI_IMSC_DMA_READY_SHIFT                         (11U)
#define MI_MI_IMSC_DMA_READY_MASK                          (0x1U << MI_MI_IMSC_DMA_READY_SHIFT)                         /* 0x00000800 */
#define MI_MI_IMSC_SW_Y12Y_FRAME_END_EN_SHIFT              (12U)
#define MI_MI_IMSC_SW_Y12Y_FRAME_END_EN_MASK               (0x1U << MI_MI_IMSC_SW_Y12Y_FRAME_END_EN_SHIFT)              /* 0x00001000 */
#define MI_MI_IMSC_SW_Y12C_FRAME_END_EN_SHIFT              (13U)
#define MI_MI_IMSC_SW_Y12C_FRAME_END_EN_MASK               (0x1U << MI_MI_IMSC_SW_Y12C_FRAME_END_EN_SHIFT)              /* 0x00002000 */
#define MI_MI_IMSC_SW_ALL_FRAME_END_EN_SHIFT               (14U)
#define MI_MI_IMSC_SW_ALL_FRAME_END_EN_MASK                (0x1U << MI_MI_IMSC_SW_ALL_FRAME_END_EN_SHIFT)               /* 0x00004000 */
#define MI_MI_IMSC_RAW0_WR_FRAME_END_SHIFT                 (16U)
#define MI_MI_IMSC_RAW0_WR_FRAME_END_MASK                  (0x1U << MI_MI_IMSC_RAW0_WR_FRAME_END_SHIFT)                 /* 0x00010000 */
#define MI_MI_IMSC_RAW1_WR_FRAME_END_SHIFT                 (17U)
#define MI_MI_IMSC_RAW1_WR_FRAME_END_MASK                  (0x1U << MI_MI_IMSC_RAW1_WR_FRAME_END_SHIFT)                 /* 0x00020000 */
#define MI_MI_IMSC_RAW2_WR_FRAME_END_SHIFT                 (18U)
#define MI_MI_IMSC_RAW2_WR_FRAME_END_MASK                  (0x1U << MI_MI_IMSC_RAW2_WR_FRAME_END_SHIFT)                 /* 0x00040000 */
#define MI_MI_IMSC_RAW3_WR_FRAME_END_SHIFT                 (19U)
#define MI_MI_IMSC_RAW3_WR_FRAME_END_MASK                  (0x1U << MI_MI_IMSC_RAW3_WR_FRAME_END_SHIFT)                 /* 0x00080000 */
#define MI_MI_IMSC_DBR_WR_FRAME_END_SHIFT                  (20U)
#define MI_MI_IMSC_DBR_WR_FRAME_END_MASK                   (0x1U << MI_MI_IMSC_DBR_WR_FRAME_END_SHIFT)                  /* 0x00100000 */
#define MI_MI_IMSC_GAIN_WR_FRAME_END_SHIFT                 (21U)
#define MI_MI_IMSC_GAIN_WR_FRAME_END_MASK                  (0x1U << MI_MI_IMSC_GAIN_WR_FRAME_END_SHIFT)                 /* 0x00200000 */
#define MI_MI_IMSC_MPFBC_WR_FRAME_END_SHIFT                (31U)
#define MI_MI_IMSC_MPFBC_WR_FRAME_END_MASK                 (0x1U << MI_MI_IMSC_MPFBC_WR_FRAME_END_SHIFT)                /* 0x80000000 */
/* MI_RIS */
#define MI_MI_RIS_OFFSET                                   (0xFCU)
#define MI_MI_RIS                                          (0x0U)
#define MI_MI_RIS_MP_FRAME_END_SHIFT                       (0U)
#define MI_MI_RIS_MP_FRAME_END_MASK                        (0x1U << MI_MI_RIS_MP_FRAME_END_SHIFT)                       /* 0x00000001 */
#define MI_MI_RIS_SP_FRAME_END_SHIFT                       (1U)
#define MI_MI_RIS_SP_FRAME_END_MASK                        (0x1U << MI_MI_RIS_SP_FRAME_END_SHIFT)                       /* 0x00000002 */
#define MI_MI_RIS_MBLK_LINE_SHIFT                          (2U)
#define MI_MI_RIS_MBLK_LINE_MASK                           (0x1U << MI_MI_RIS_MBLK_LINE_SHIFT)                          /* 0x00000004 */
#define MI_MI_RIS_FILL_MP_Y_SHIFT                          (3U)
#define MI_MI_RIS_FILL_MP_Y_MASK                           (0x1U << MI_MI_RIS_FILL_MP_Y_SHIFT)                          /* 0x00000008 */
#define MI_MI_RIS_WRAP_MP_Y_SHIFT                          (4U)
#define MI_MI_RIS_WRAP_MP_Y_MASK                           (0x1U << MI_MI_RIS_WRAP_MP_Y_SHIFT)                          /* 0x00000010 */
#define MI_MI_RIS_WRAP_MP_CB_SHIFT                         (5U)
#define MI_MI_RIS_WRAP_MP_CB_MASK                          (0x1U << MI_MI_RIS_WRAP_MP_CB_SHIFT)                         /* 0x00000020 */
#define MI_MI_RIS_WRAP_MP_CR_SHIFT                         (6U)
#define MI_MI_RIS_WRAP_MP_CR_MASK                          (0x1U << MI_MI_RIS_WRAP_MP_CR_SHIFT)                         /* 0x00000040 */
#define MI_MI_RIS_WRAP_SP_Y_SHIFT                          (7U)
#define MI_MI_RIS_WRAP_SP_Y_MASK                           (0x1U << MI_MI_RIS_WRAP_SP_Y_SHIFT)                          /* 0x00000080 */
#define MI_MI_RIS_WRAP_SP_CB_SHIFT                         (8U)
#define MI_MI_RIS_WRAP_SP_CB_MASK                          (0x1U << MI_MI_RIS_WRAP_SP_CB_SHIFT)                         /* 0x00000100 */
#define MI_MI_RIS_WRAP_SP_CR_SHIFT                         (9U)
#define MI_MI_RIS_WRAP_SP_CR_MASK                          (0x1U << MI_MI_RIS_WRAP_SP_CR_SHIFT)                         /* 0x00000200 */
#define MI_MI_RIS_FILL_MP_Y2_SHIFT                         (10U)
#define MI_MI_RIS_FILL_MP_Y2_MASK                          (0x1U << MI_MI_RIS_FILL_MP_Y2_SHIFT)                         /* 0x00000400 */
#define MI_MI_RIS_DMA_READY_SHIFT                          (11U)
#define MI_MI_RIS_DMA_READY_MASK                           (0x1U << MI_MI_RIS_DMA_READY_SHIFT)                          /* 0x00000800 */
#define MI_MI_RIS_RO_Y12Y_FRAME_END_RAWSTS_SHIFT           (12U)
#define MI_MI_RIS_RO_Y12Y_FRAME_END_RAWSTS_MASK            (0x1U << MI_MI_RIS_RO_Y12Y_FRAME_END_RAWSTS_SHIFT)           /* 0x00001000 */
#define MI_MI_RIS_RO_Y12C_FRAME_END_RAWSTS_SHIFT           (13U)
#define MI_MI_RIS_RO_Y12C_FRAME_END_RAWSTS_MASK            (0x1U << MI_MI_RIS_RO_Y12C_FRAME_END_RAWSTS_SHIFT)           /* 0x00002000 */
#define MI_MI_RIS_RO_ALL_FRAME_END_RAWSTS_SHIFT            (14U)
#define MI_MI_RIS_RO_ALL_FRAME_END_RAWSTS_MASK             (0x1U << MI_MI_RIS_RO_ALL_FRAME_END_RAWSTS_SHIFT)            /* 0x00004000 */
#define MI_MI_RIS_RAW0_WR_FRAME_END_SHIFT                  (16U)
#define MI_MI_RIS_RAW0_WR_FRAME_END_MASK                   (0x1U << MI_MI_RIS_RAW0_WR_FRAME_END_SHIFT)                  /* 0x00010000 */
#define MI_MI_RIS_RAW1_WR_FRAME_END_SHIFT                  (17U)
#define MI_MI_RIS_RAW1_WR_FRAME_END_MASK                   (0x1U << MI_MI_RIS_RAW1_WR_FRAME_END_SHIFT)                  /* 0x00020000 */
#define MI_MI_RIS_RAW2_WR_FRAME_END_SHIFT                  (18U)
#define MI_MI_RIS_RAW2_WR_FRAME_END_MASK                   (0x1U << MI_MI_RIS_RAW2_WR_FRAME_END_SHIFT)                  /* 0x00040000 */
#define MI_MI_RIS_RAW3_WR_FRAME_END_SHIFT                  (19U)
#define MI_MI_RIS_RAW3_WR_FRAME_END_MASK                   (0x1U << MI_MI_RIS_RAW3_WR_FRAME_END_SHIFT)                  /* 0x00080000 */
#define MI_MI_RIS_DBR_WR_FRAME_END_SHIFT                   (20U)
#define MI_MI_RIS_DBR_WR_FRAME_END_MASK                    (0x1U << MI_MI_RIS_DBR_WR_FRAME_END_SHIFT)                   /* 0x00100000 */
#define MI_MI_RIS_GAIN_WR_FRAME_END_SHIFT                  (21U)
#define MI_MI_RIS_GAIN_WR_FRAME_END_MASK                   (0x1U << MI_MI_RIS_GAIN_WR_FRAME_END_SHIFT)                  /* 0x00200000 */
#define MI_MI_RIS_MPFBC_WR_FRAME_END_SHIFT                 (31U)
#define MI_MI_RIS_MPFBC_WR_FRAME_END_MASK                  (0x1U << MI_MI_RIS_MPFBC_WR_FRAME_END_SHIFT)                 /* 0x80000000 */
/* MI_MIS */
#define MI_MI_MIS_OFFSET                                   (0x100U)
#define MI_MI_MIS                                          (0x0U)
#define MI_MI_MIS_MP_FRAME_END_SHIFT                       (0U)
#define MI_MI_MIS_MP_FRAME_END_MASK                        (0x1U << MI_MI_MIS_MP_FRAME_END_SHIFT)                       /* 0x00000001 */
#define MI_MI_MIS_SP_FRAME_END_SHIFT                       (1U)
#define MI_MI_MIS_SP_FRAME_END_MASK                        (0x1U << MI_MI_MIS_SP_FRAME_END_SHIFT)                       /* 0x00000002 */
#define MI_MI_MIS_MBLK_LINE_SHIFT                          (2U)
#define MI_MI_MIS_MBLK_LINE_MASK                           (0x1U << MI_MI_MIS_MBLK_LINE_SHIFT)                          /* 0x00000004 */
#define MI_MI_MIS_FILL_MP_Y_SHIFT                          (3U)
#define MI_MI_MIS_FILL_MP_Y_MASK                           (0x1U << MI_MI_MIS_FILL_MP_Y_SHIFT)                          /* 0x00000008 */
#define MI_MI_MIS_WRAP_MP_Y_SHIFT                          (4U)
#define MI_MI_MIS_WRAP_MP_Y_MASK                           (0x1U << MI_MI_MIS_WRAP_MP_Y_SHIFT)                          /* 0x00000010 */
#define MI_MI_MIS_WRAP_MP_CB_SHIFT                         (5U)
#define MI_MI_MIS_WRAP_MP_CB_MASK                          (0x1U << MI_MI_MIS_WRAP_MP_CB_SHIFT)                         /* 0x00000020 */
#define MI_MI_MIS_WRAP_MP_CR_SHIFT                         (6U)
#define MI_MI_MIS_WRAP_MP_CR_MASK                          (0x1U << MI_MI_MIS_WRAP_MP_CR_SHIFT)                         /* 0x00000040 */
#define MI_MI_MIS_WRAP_SP_Y_SHIFT                          (7U)
#define MI_MI_MIS_WRAP_SP_Y_MASK                           (0x1U << MI_MI_MIS_WRAP_SP_Y_SHIFT)                          /* 0x00000080 */
#define MI_MI_MIS_WRAP_SP_CB_SHIFT                         (8U)
#define MI_MI_MIS_WRAP_SP_CB_MASK                          (0x1U << MI_MI_MIS_WRAP_SP_CB_SHIFT)                         /* 0x00000100 */
#define MI_MI_MIS_WRAP_SP_CR_SHIFT                         (9U)
#define MI_MI_MIS_WRAP_SP_CR_MASK                          (0x1U << MI_MI_MIS_WRAP_SP_CR_SHIFT)                         /* 0x00000200 */
#define MI_MI_MIS_FILL_MP_Y2_SHIFT                         (10U)
#define MI_MI_MIS_FILL_MP_Y2_MASK                          (0x1U << MI_MI_MIS_FILL_MP_Y2_SHIFT)                         /* 0x00000400 */
#define MI_MI_MIS_DMA_READY_SHIFT                          (11U)
#define MI_MI_MIS_DMA_READY_MASK                           (0x1U << MI_MI_MIS_DMA_READY_SHIFT)                          /* 0x00000800 */
#define MI_MI_MIS_RO_Y12Y_FRAME_END_STS_SHIFT              (12U)
#define MI_MI_MIS_RO_Y12Y_FRAME_END_STS_MASK               (0x1U << MI_MI_MIS_RO_Y12Y_FRAME_END_STS_SHIFT)              /* 0x00001000 */
#define MI_MI_MIS_RO_Y12C_FRAME_END_STS_SHIFT              (13U)
#define MI_MI_MIS_RO_Y12C_FRAME_END_STS_MASK               (0x1U << MI_MI_MIS_RO_Y12C_FRAME_END_STS_SHIFT)              /* 0x00002000 */
#define MI_MI_MIS_RO_ALL_FRAME_END_STS_SHIFT               (14U)
#define MI_MI_MIS_RO_ALL_FRAME_END_STS_MASK                (0x1U << MI_MI_MIS_RO_ALL_FRAME_END_STS_SHIFT)               /* 0x00004000 */
#define MI_MI_MIS_RAW0_WR_FRAME_END_SHIFT                  (16U)
#define MI_MI_MIS_RAW0_WR_FRAME_END_MASK                   (0x1U << MI_MI_MIS_RAW0_WR_FRAME_END_SHIFT)                  /* 0x00010000 */
#define MI_MI_MIS_RAW1_WR_FRAME_END_SHIFT                  (17U)
#define MI_MI_MIS_RAW1_WR_FRAME_END_MASK                   (0x1U << MI_MI_MIS_RAW1_WR_FRAME_END_SHIFT)                  /* 0x00020000 */
#define MI_MI_MIS_RAW2_WR_FRAME_END_SHIFT                  (18U)
#define MI_MI_MIS_RAW2_WR_FRAME_END_MASK                   (0x1U << MI_MI_MIS_RAW2_WR_FRAME_END_SHIFT)                  /* 0x00040000 */
#define MI_MI_MIS_RAW3_WR_FRAME_END_SHIFT                  (19U)
#define MI_MI_MIS_RAW3_WR_FRAME_END_MASK                   (0x1U << MI_MI_MIS_RAW3_WR_FRAME_END_SHIFT)                  /* 0x00080000 */
#define MI_MI_MIS_DBR_WR_FRAME_END_SHIFT                   (20U)
#define MI_MI_MIS_DBR_WR_FRAME_END_MASK                    (0x1U << MI_MI_MIS_DBR_WR_FRAME_END_SHIFT)                   /* 0x00100000 */
#define MI_MI_MIS_GAIN_WR_FRAME_END_SHIFT                  (21U)
#define MI_MI_MIS_GAIN_WR_FRAME_END_MASK                   (0x1U << MI_MI_MIS_GAIN_WR_FRAME_END_SHIFT)                  /* 0x00200000 */
#define MI_MI_MIS_MPFBC_WR_FRAME_END_SHIFT                 (31U)
#define MI_MI_MIS_MPFBC_WR_FRAME_END_MASK                  (0x1U << MI_MI_MIS_MPFBC_WR_FRAME_END_SHIFT)                 /* 0x80000000 */
/* MI_ICR */
#define MI_MI_ICR_OFFSET                                   (0x104U)
#define MI_MI_ICR_MP_FRAME_END_SHIFT                       (0U)
#define MI_MI_ICR_MP_FRAME_END_MASK                        (0x1U << MI_MI_ICR_MP_FRAME_END_SHIFT)                       /* 0x00000001 */
#define MI_MI_ICR_SP_FRAME_END_SHIFT                       (1U)
#define MI_MI_ICR_SP_FRAME_END_MASK                        (0x1U << MI_MI_ICR_SP_FRAME_END_SHIFT)                       /* 0x00000002 */
#define MI_MI_ICR_MBLK_LINE_SHIFT                          (2U)
#define MI_MI_ICR_MBLK_LINE_MASK                           (0x1U << MI_MI_ICR_MBLK_LINE_SHIFT)                          /* 0x00000004 */
#define MI_MI_ICR_FILL_MP_Y_SHIFT                          (3U)
#define MI_MI_ICR_FILL_MP_Y_MASK                           (0x1U << MI_MI_ICR_FILL_MP_Y_SHIFT)                          /* 0x00000008 */
#define MI_MI_ICR_WRAP_MP_Y_SHIFT                          (4U)
#define MI_MI_ICR_WRAP_MP_Y_MASK                           (0x1U << MI_MI_ICR_WRAP_MP_Y_SHIFT)                          /* 0x00000010 */
#define MI_MI_ICR_WRAP_MP_CB_SHIFT                         (5U)
#define MI_MI_ICR_WRAP_MP_CB_MASK                          (0x1U << MI_MI_ICR_WRAP_MP_CB_SHIFT)                         /* 0x00000020 */
#define MI_MI_ICR_WRAP_MP_CR_SHIFT                         (6U)
#define MI_MI_ICR_WRAP_MP_CR_MASK                          (0x1U << MI_MI_ICR_WRAP_MP_CR_SHIFT)                         /* 0x00000040 */
#define MI_MI_ICR_WRAP_SP_Y_SHIFT                          (7U)
#define MI_MI_ICR_WRAP_SP_Y_MASK                           (0x1U << MI_MI_ICR_WRAP_SP_Y_SHIFT)                          /* 0x00000080 */
#define MI_MI_ICR_WRAP_SP_CB_SHIFT                         (8U)
#define MI_MI_ICR_WRAP_SP_CB_MASK                          (0x1U << MI_MI_ICR_WRAP_SP_CB_SHIFT)                         /* 0x00000100 */
#define MI_MI_ICR_WRAP_SP_CR_SHIFT                         (9U)
#define MI_MI_ICR_WRAP_SP_CR_MASK                          (0x1U << MI_MI_ICR_WRAP_SP_CR_SHIFT)                         /* 0x00000200 */
#define MI_MI_ICR_FILL_MP_Y2_SHIFT                         (10U)
#define MI_MI_ICR_FILL_MP_Y2_MASK                          (0x1U << MI_MI_ICR_FILL_MP_Y2_SHIFT)                         /* 0x00000400 */
#define MI_MI_ICR_DMA_READY_SHIFT                          (11U)
#define MI_MI_ICR_DMA_READY_MASK                           (0x1U << MI_MI_ICR_DMA_READY_SHIFT)                          /* 0x00000800 */
#define MI_MI_ICR_SW_Y12Y_FRAME_END_CLR_SHIFT              (12U)
#define MI_MI_ICR_SW_Y12Y_FRAME_END_CLR_MASK               (0x1U << MI_MI_ICR_SW_Y12Y_FRAME_END_CLR_SHIFT)              /* 0x00001000 */
#define MI_MI_ICR_SW_Y12C_FRAME_END_CLR_SHIFT              (13U)
#define MI_MI_ICR_SW_Y12C_FRAME_END_CLR_MASK               (0x1U << MI_MI_ICR_SW_Y12C_FRAME_END_CLR_SHIFT)              /* 0x00002000 */
#define MI_MI_ICR_SW_ALL_FRAME_END_CLR_SHIFT               (14U)
#define MI_MI_ICR_SW_ALL_FRAME_END_CLR_MASK                (0x1U << MI_MI_ICR_SW_ALL_FRAME_END_CLR_SHIFT)               /* 0x00004000 */
#define MI_MI_ICR_RAW0_WR_FRAME_END_SHIFT                  (16U)
#define MI_MI_ICR_RAW0_WR_FRAME_END_MASK                   (0x1U << MI_MI_ICR_RAW0_WR_FRAME_END_SHIFT)                  /* 0x00010000 */
#define MI_MI_ICR_RAW1_WR_FRAME_END_SHIFT                  (17U)
#define MI_MI_ICR_RAW1_WR_FRAME_END_MASK                   (0x1U << MI_MI_ICR_RAW1_WR_FRAME_END_SHIFT)                  /* 0x00020000 */
#define MI_MI_ICR_RAW2_WR_FRAME_END_SHIFT                  (18U)
#define MI_MI_ICR_RAW2_WR_FRAME_END_MASK                   (0x1U << MI_MI_ICR_RAW2_WR_FRAME_END_SHIFT)                  /* 0x00040000 */
#define MI_MI_ICR_RAW3_WR_FRAME_END_SHIFT                  (19U)
#define MI_MI_ICR_RAW3_WR_FRAME_END_MASK                   (0x1U << MI_MI_ICR_RAW3_WR_FRAME_END_SHIFT)                  /* 0x00080000 */
#define MI_MI_ICR_DBR_WR_FRAME_END_SHIFT                   (20U)
#define MI_MI_ICR_DBR_WR_FRAME_END_MASK                    (0x1U << MI_MI_ICR_DBR_WR_FRAME_END_SHIFT)                   /* 0x00100000 */
#define MI_MI_ICR_GAIN_WR_FRAME_END_SHIFT                  (21U)
#define MI_MI_ICR_GAIN_WR_FRAME_END_MASK                   (0x1U << MI_MI_ICR_GAIN_WR_FRAME_END_SHIFT)                  /* 0x00200000 */
#define MI_MI_ICR_MPFBC_WR_FRAME_END_SHIFT                 (31U)
#define MI_MI_ICR_MPFBC_WR_FRAME_END_MASK                  (0x1U << MI_MI_ICR_MPFBC_WR_FRAME_END_SHIFT)                 /* 0x80000000 */
/* MI_ISR */
#define MI_MI_ISR_OFFSET                                   (0x108U)
#define MI_MI_ISR_MP_FRAME_END_SHIFT                       (0U)
#define MI_MI_ISR_MP_FRAME_END_MASK                        (0x1U << MI_MI_ISR_MP_FRAME_END_SHIFT)                       /* 0x00000001 */
#define MI_MI_ISR_SP_FRAME_END_SHIFT                       (1U)
#define MI_MI_ISR_SP_FRAME_END_MASK                        (0x1U << MI_MI_ISR_SP_FRAME_END_SHIFT)                       /* 0x00000002 */
#define MI_MI_ISR_MBLK_LINE_SHIFT                          (2U)
#define MI_MI_ISR_MBLK_LINE_MASK                           (0x1U << MI_MI_ISR_MBLK_LINE_SHIFT)                          /* 0x00000004 */
#define MI_MI_ISR_FILL_MP_Y_SHIFT                          (3U)
#define MI_MI_ISR_FILL_MP_Y_MASK                           (0x1U << MI_MI_ISR_FILL_MP_Y_SHIFT)                          /* 0x00000008 */
#define MI_MI_ISR_WRAP_MP_Y_SHIFT                          (4U)
#define MI_MI_ISR_WRAP_MP_Y_MASK                           (0x1U << MI_MI_ISR_WRAP_MP_Y_SHIFT)                          /* 0x00000010 */
#define MI_MI_ISR_WRAP_MP_CB_SHIFT                         (5U)
#define MI_MI_ISR_WRAP_MP_CB_MASK                          (0x1U << MI_MI_ISR_WRAP_MP_CB_SHIFT)                         /* 0x00000020 */
#define MI_MI_ISR_WRAP_MP_CR_SHIFT                         (6U)
#define MI_MI_ISR_WRAP_MP_CR_MASK                          (0x1U << MI_MI_ISR_WRAP_MP_CR_SHIFT)                         /* 0x00000040 */
#define MI_MI_ISR_WRAP_SP_Y_SHIFT                          (7U)
#define MI_MI_ISR_WRAP_SP_Y_MASK                           (0x1U << MI_MI_ISR_WRAP_SP_Y_SHIFT)                          /* 0x00000080 */
#define MI_MI_ISR_WRAP_SP_CB_SHIFT                         (8U)
#define MI_MI_ISR_WRAP_SP_CB_MASK                          (0x1U << MI_MI_ISR_WRAP_SP_CB_SHIFT)                         /* 0x00000100 */
#define MI_MI_ISR_WRAP_SP_CR_SHIFT                         (9U)
#define MI_MI_ISR_WRAP_SP_CR_MASK                          (0x1U << MI_MI_ISR_WRAP_SP_CR_SHIFT)                         /* 0x00000200 */
#define MI_MI_ISR_FILL_MP_Y2_SHIFT                         (10U)
#define MI_MI_ISR_FILL_MP_Y2_MASK                          (0x1U << MI_MI_ISR_FILL_MP_Y2_SHIFT)                         /* 0x00000400 */
#define MI_MI_ISR_DMA_READY_SHIFT                          (11U)
#define MI_MI_ISR_DMA_READY_MASK                           (0x1U << MI_MI_ISR_DMA_READY_SHIFT)                          /* 0x00000800 */
#define MI_MI_ISR_SW_Y12Y_FRAME_END_SET_SHIFT              (12U)
#define MI_MI_ISR_SW_Y12Y_FRAME_END_SET_MASK               (0x1U << MI_MI_ISR_SW_Y12Y_FRAME_END_SET_SHIFT)              /* 0x00001000 */
#define MI_MI_ISR_SW_Y12C_FRAME_END_SET_SHIFT              (13U)
#define MI_MI_ISR_SW_Y12C_FRAME_END_SET_MASK               (0x1U << MI_MI_ISR_SW_Y12C_FRAME_END_SET_SHIFT)              /* 0x00002000 */
#define MI_MI_ISR_SW_ALL_FRAME_END_SET_SHIFT               (14U)
#define MI_MI_ISR_SW_ALL_FRAME_END_SET_MASK                (0x1U << MI_MI_ISR_SW_ALL_FRAME_END_SET_SHIFT)               /* 0x00004000 */
#define MI_MI_ISR_RAW0_WR_FRAME_END_SHIFT                  (16U)
#define MI_MI_ISR_RAW0_WR_FRAME_END_MASK                   (0x1U << MI_MI_ISR_RAW0_WR_FRAME_END_SHIFT)                  /* 0x00010000 */
#define MI_MI_ISR_RAW1_WR_FRAME_END_SHIFT                  (17U)
#define MI_MI_ISR_RAW1_WR_FRAME_END_MASK                   (0x1U << MI_MI_ISR_RAW1_WR_FRAME_END_SHIFT)                  /* 0x00020000 */
#define MI_MI_ISR_RAW2_WR_FRAME_END_SHIFT                  (18U)
#define MI_MI_ISR_RAW2_WR_FRAME_END_MASK                   (0x1U << MI_MI_ISR_RAW2_WR_FRAME_END_SHIFT)                  /* 0x00040000 */
#define MI_MI_ISR_RAW3_WR_FRAME_END_SHIFT                  (19U)
#define MI_MI_ISR_RAW3_WR_FRAME_END_MASK                   (0x1U << MI_MI_ISR_RAW3_WR_FRAME_END_SHIFT)                  /* 0x00080000 */
#define MI_MI_ISR_DBR_WR_FRAME_END_SHIFT                   (20U)
#define MI_MI_ISR_DBR_WR_FRAME_END_MASK                    (0x1U << MI_MI_ISR_DBR_WR_FRAME_END_SHIFT)                   /* 0x00100000 */
#define MI_MI_ISR_GAIN_WR_FRAME_END_SHIFT                  (21U)
#define MI_MI_ISR_GAIN_WR_FRAME_END_MASK                   (0x1U << MI_MI_ISR_GAIN_WR_FRAME_END_SHIFT)                  /* 0x00200000 */
#define MI_MI_ISR_MPFBC_WR_FRAME_END_SHIFT                 (31U)
#define MI_MI_ISR_MPFBC_WR_FRAME_END_MASK                  (0x1U << MI_MI_ISR_MPFBC_WR_FRAME_END_SHIFT)                 /* 0x80000000 */
/* MI_STATUS */
#define MI_MI_STATUS_OFFSET                                (0x10CU)
#define MI_MI_STATUS                                       (0x0U)
#define MI_MI_STATUS_MP_Y_FIFO_FULL_SHIFT                  (0U)
#define MI_MI_STATUS_MP_Y_FIFO_FULL_MASK                   (0x1U << MI_MI_STATUS_MP_Y_FIFO_FULL_SHIFT)                  /* 0x00000001 */
#define MI_MI_STATUS_MP_CB_FIFO_FULL_SHIFT                 (1U)
#define MI_MI_STATUS_MP_CB_FIFO_FULL_MASK                  (0x1U << MI_MI_STATUS_MP_CB_FIFO_FULL_SHIFT)                 /* 0x00000002 */
#define MI_MI_STATUS_MP_CR_FIFO_FULL_SHIFT                 (2U)
#define MI_MI_STATUS_MP_CR_FIFO_FULL_MASK                  (0x1U << MI_MI_STATUS_MP_CR_FIFO_FULL_SHIFT)                 /* 0x00000004 */
#define MI_MI_STATUS_SP_Y_FIFO_FULL_SHIFT                  (4U)
#define MI_MI_STATUS_SP_Y_FIFO_FULL_MASK                   (0x1U << MI_MI_STATUS_SP_Y_FIFO_FULL_SHIFT)                  /* 0x00000010 */
#define MI_MI_STATUS_SP_CB_FIFO_FULL_SHIFT                 (5U)
#define MI_MI_STATUS_SP_CB_FIFO_FULL_MASK                  (0x1U << MI_MI_STATUS_SP_CB_FIFO_FULL_SHIFT)                 /* 0x00000020 */
#define MI_MI_STATUS_SP_CR_FIFO_FULL_SHIFT                 (6U)
#define MI_MI_STATUS_SP_CR_FIFO_FULL_MASK                  (0x1U << MI_MI_STATUS_SP_CR_FIFO_FULL_SHIFT)                 /* 0x00000040 */
#define MI_MI_STATUS_RAW0_WR_Y_FIFO_FULL_SHIFT             (8U)
#define MI_MI_STATUS_RAW0_WR_Y_FIFO_FULL_MASK              (0x1U << MI_MI_STATUS_RAW0_WR_Y_FIFO_FULL_SHIFT)             /* 0x00000100 */
#define MI_MI_STATUS_RAW1_WR_Y_FIFO_FULL_SHIFT             (9U)
#define MI_MI_STATUS_RAW1_WR_Y_FIFO_FULL_MASK              (0x1U << MI_MI_STATUS_RAW1_WR_Y_FIFO_FULL_SHIFT)             /* 0x00000200 */
#define MI_MI_STATUS_RAW2_WR_Y_FIFO_FULL_SHIFT             (10U)
#define MI_MI_STATUS_RAW2_WR_Y_FIFO_FULL_MASK              (0x1U << MI_MI_STATUS_RAW2_WR_Y_FIFO_FULL_SHIFT)             /* 0x00000400 */
#define MI_MI_STATUS_RAW3_WR_Y_FIFO_FULL_SHIFT             (11U)
#define MI_MI_STATUS_RAW3_WR_Y_FIFO_FULL_MASK              (0x1U << MI_MI_STATUS_RAW3_WR_Y_FIFO_FULL_SHIFT)             /* 0x00000800 */
#define MI_MI_STATUS_DBR_WR_Y_FIFO_FULL_SHIFT              (12U)
#define MI_MI_STATUS_DBR_WR_Y_FIFO_FULL_MASK               (0x1U << MI_MI_STATUS_DBR_WR_Y_FIFO_FULL_SHIFT)              /* 0x00001000 */
/* MI_STATUS_CLR */
#define MI_MI_STATUS_CLR_OFFSET                            (0x110U)
#define MI_MI_STATUS_CLR_MP_Y_FIFO_FULL_SHIFT              (0U)
#define MI_MI_STATUS_CLR_MP_Y_FIFO_FULL_MASK               (0x1U << MI_MI_STATUS_CLR_MP_Y_FIFO_FULL_SHIFT)              /* 0x00000001 */
#define MI_MI_STATUS_CLR_MP_CB_FIFO_FULL_SHIFT             (1U)
#define MI_MI_STATUS_CLR_MP_CB_FIFO_FULL_MASK              (0x1U << MI_MI_STATUS_CLR_MP_CB_FIFO_FULL_SHIFT)             /* 0x00000002 */
#define MI_MI_STATUS_CLR_MP_CR_FIFO_FULL_SHIFT             (2U)
#define MI_MI_STATUS_CLR_MP_CR_FIFO_FULL_MASK              (0x1U << MI_MI_STATUS_CLR_MP_CR_FIFO_FULL_SHIFT)             /* 0x00000004 */
#define MI_MI_STATUS_CLR_SP_Y_FIFO_FULL_SHIFT              (4U)
#define MI_MI_STATUS_CLR_SP_Y_FIFO_FULL_MASK               (0x1U << MI_MI_STATUS_CLR_SP_Y_FIFO_FULL_SHIFT)              /* 0x00000010 */
#define MI_MI_STATUS_CLR_SP_CB_FIFO_FULL_SHIFT             (5U)
#define MI_MI_STATUS_CLR_SP_CB_FIFO_FULL_MASK              (0x1U << MI_MI_STATUS_CLR_SP_CB_FIFO_FULL_SHIFT)             /* 0x00000020 */
#define MI_MI_STATUS_CLR_SP_CR_FIFO_FULL_SHIFT             (6U)
#define MI_MI_STATUS_CLR_SP_CR_FIFO_FULL_MASK              (0x1U << MI_MI_STATUS_CLR_SP_CR_FIFO_FULL_SHIFT)             /* 0x00000040 */
#define MI_MI_STATUS_CLR_RAW0_WR_Y_FIFO_FULL_SHIFT         (8U)
#define MI_MI_STATUS_CLR_RAW0_WR_Y_FIFO_FULL_MASK          (0x1U << MI_MI_STATUS_CLR_RAW0_WR_Y_FIFO_FULL_SHIFT)         /* 0x00000100 */
#define MI_MI_STATUS_CLR_RAW1_WR_Y_FIFO_FULL_SHIFT         (9U)
#define MI_MI_STATUS_CLR_RAW1_WR_Y_FIFO_FULL_MASK          (0x1U << MI_MI_STATUS_CLR_RAW1_WR_Y_FIFO_FULL_SHIFT)         /* 0x00000200 */
#define MI_MI_STATUS_CLR_RAW2_WR_Y_FIFO_FULL_SHIFT         (10U)
#define MI_MI_STATUS_CLR_RAW2_WR_Y_FIFO_FULL_MASK          (0x1U << MI_MI_STATUS_CLR_RAW2_WR_Y_FIFO_FULL_SHIFT)         /* 0x00000400 */
#define MI_MI_STATUS_CLR_RAW3_WR_Y_FIFO_FULL_SHIFT         (11U)
#define MI_MI_STATUS_CLR_RAW3_WR_Y_FIFO_FULL_MASK          (0x1U << MI_MI_STATUS_CLR_RAW3_WR_Y_FIFO_FULL_SHIFT)         /* 0x00000800 */
#define MI_MI_STATUS_CLR_DBR_WR_Y_FIFO_FULL_SHIFT          (12U)
#define MI_MI_STATUS_CLR_DBR_WR_Y_FIFO_FULL_MASK           (0x1U << MI_MI_STATUS_CLR_DBR_WR_Y_FIFO_FULL_SHIFT)          /* 0x00001000 */
/* MI_SP_WR_Y_PIC_WIDTH */
#define MI_MI_SP_WR_Y_PIC_WIDTH_OFFSET                     (0x114U)
#define MI_MI_SP_WR_Y_PIC_WIDTH_SW_SP_WR_Y_PIC_WIDTH_SHIFT (0U)
#define MI_MI_SP_WR_Y_PIC_WIDTH_SW_SP_WR_Y_PIC_WIDTH_MASK  (0x7FFFU << MI_MI_SP_WR_Y_PIC_WIDTH_SW_SP_WR_Y_PIC_WIDTH_SHIFT) /* 0x00007FFF */
/* MI_SP_WR_Y_PIC_HEIGHT */
#define MI_MI_SP_WR_Y_PIC_HEIGHT_OFFSET                    (0x118U)
#define MI_MI_SP_WR_Y_PIC_HEIGHT_SW_SP_WR_Y_PIC_HEIGHT_SHIFT (0U)
#define MI_MI_SP_WR_Y_PIC_HEIGHT_SW_SP_WR_Y_PIC_HEIGHT_MASK (0x7FFFU << MI_MI_SP_WR_Y_PIC_HEIGHT_SW_SP_WR_Y_PIC_HEIGHT_SHIFT) /* 0x00007FFF */
/* MI_SP_WR_Y_PIC_SIZE */
#define MI_MI_SP_WR_Y_PIC_SIZE_OFFSET                      (0x11CU)
#define MI_MI_SP_WR_Y_PIC_SIZE_SW_SP_WR_Y_PIC_SIZE_SHIFT   (0U)
#define MI_MI_SP_WR_Y_PIC_SIZE_SW_SP_WR_Y_PIC_SIZE_MASK    (0x1FFFFFFU << MI_MI_SP_WR_Y_PIC_SIZE_SW_SP_WR_Y_PIC_SIZE_SHIFT) /* 0x01FFFFFF */
/* MI_RD_CTRL */
#define MI_MI_RD_CTRL_OFFSET                               (0x120U)
#define MI_MI_RD_CTRL_SW_MI_RD_BURST_LEN_LUM_SHIFT         (0U)
#define MI_MI_RD_CTRL_SW_MI_RD_BURST_LEN_LUM_MASK          (0x3U << MI_MI_RD_CTRL_SW_MI_RD_BURST_LEN_LUM_SHIFT)         /* 0x00000003 */
#define MI_MI_RD_CTRL_SW_MI_RD_BURST_LEN_CHROM_SHIFT       (2U)
#define MI_MI_RD_CTRL_SW_MI_RD_BURST_LEN_CHROM_MASK        (0x3U << MI_MI_RD_CTRL_SW_MI_RD_BURST_LEN_CHROM_SHIFT)       /* 0x0000000C */
#define MI_MI_RD_CTRL_SW_MI_RD_FORMAT_SHIFT                (4U)
#define MI_MI_RD_CTRL_SW_MI_RD_FORMAT_MASK                 (0x3U << MI_MI_RD_CTRL_SW_MI_RD_FORMAT_SHIFT)                /* 0x00000030 */
#define MI_MI_RD_CTRL_SW_MI_RD_INOUT_FORMAT_SHIFT          (6U)
#define MI_MI_RD_CTRL_SW_MI_RD_INOUT_FORMAT_MASK           (0x3U << MI_MI_RD_CTRL_SW_MI_RD_INOUT_FORMAT_SHIFT)          /* 0x000000C0 */
#define MI_MI_RD_CTRL_SW_MI_RD_BYTE_SWAP_SHIFT             (8U)
#define MI_MI_RD_CTRL_SW_MI_RD_BYTE_SWAP_MASK              (0x1U << MI_MI_RD_CTRL_SW_MI_RD_BYTE_SWAP_SHIFT)             /* 0x00000100 */
#define MI_MI_RD_CTRL_SW_MI_RD_CONTINUOUS_EN_SHIFT         (9U)
#define MI_MI_RD_CTRL_SW_MI_RD_CONTINUOUS_EN_MASK          (0x1U << MI_MI_RD_CTRL_SW_MI_RD_CONTINUOUS_EN_SHIFT)         /* 0x00000200 */
#define MI_MI_RD_CTRL_SW_MI_RD_FRAME_END_DISABLE_SHIFT     (10U)
#define MI_MI_RD_CTRL_SW_MI_RD_FRAME_END_DISABLE_MASK      (0x1U << MI_MI_RD_CTRL_SW_MI_RD_FRAME_END_DISABLE_SHIFT)     /* 0x00000400 */
#define MI_MI_RD_CTRL_SW_MI_RD_RGB_FORMAT_SHIFT            (12U)
#define MI_MI_RD_CTRL_SW_MI_RD_RGB_FORMAT_MASK             (0x3U << MI_MI_RD_CTRL_SW_MI_RD_RGB_FORMAT_SHIFT)            /* 0x00003000 */
#define MI_MI_RD_CTRL_SW_MI_RD_START_SEL_SHIFT             (14U)
#define MI_MI_RD_CTRL_SW_MI_RD_START_SEL_MASK              (0x3U << MI_MI_RD_CTRL_SW_MI_RD_START_SEL_SHIFT)             /* 0x0000C000 */
/* MI_RD_START */
#define MI_MI_RD_START_OFFSET                              (0x124U)
#define MI_MI_RD_START_SW_MI_RD_START_PRE_SHIFT            (0U)
#define MI_MI_RD_START_SW_MI_RD_START_PRE_MASK             (0x1U << MI_MI_RD_START_SW_MI_RD_START_PRE_SHIFT)            /* 0x00000001 */
/* MI_RD_STATUS */
#define MI_MI_RD_STATUS_OFFSET                             (0x128U)
#define MI_MI_RD_STATUS                                    (0x0U)
#define MI_MI_RD_STATUS_SW_MI_RD_ACTIVE_SHIFT              (0U)
#define MI_MI_RD_STATUS_SW_MI_RD_ACTIVE_MASK               (0x1U << MI_MI_RD_STATUS_SW_MI_RD_ACTIVE_SHIFT)              /* 0x00000001 */
/* MI_WR_PIXEL_CNT */
#define MI_MI_WR_PIXEL_CNT_OFFSET                          (0x12CU)
#define MI_MI_WR_PIXEL_CNT                                 (0x0U)
#define MI_MI_WR_PIXEL_CNT_PIX_CNT_SHIFT                   (0U)
#define MI_MI_WR_PIXEL_CNT_PIX_CNT_MASK                    (0xFFFFFFFU << MI_MI_WR_PIXEL_CNT_PIX_CNT_SHIFT)             /* 0x0FFFFFFF */
/* MI_MP_WR_Y_BASE2 */
#define MI_MI_MP_WR_Y_BASE2_OFFSET                         (0x130U)
#define MI_MI_MP_WR_Y_BASE2_SW_MP_WR_Y_BASE2_SHIFT         (4U)
#define MI_MI_MP_WR_Y_BASE2_SW_MP_WR_Y_BASE2_MASK          (0xFFFFFFFU << MI_MI_MP_WR_Y_BASE2_SW_MP_WR_Y_BASE2_SHIFT)   /* 0xFFFFFFF0 */
/* MI_MP_WR_CB_BASE2 */
#define MI_MI_MP_WR_CB_BASE2_OFFSET                        (0x134U)
#define MI_MI_MP_WR_CB_BASE2_SW_MP_WR_CB_BASE2_SHIFT       (4U)
#define MI_MI_MP_WR_CB_BASE2_SW_MP_WR_CB_BASE2_MASK        (0xFFFFFFFU << MI_MI_MP_WR_CB_BASE2_SW_MP_WR_CB_BASE2_SHIFT) /* 0xFFFFFFF0 */
/* MI_MP_WR_CR_BASE2 */
#define MI_MI_MP_WR_CR_BASE2_OFFSET                        (0x138U)
#define MI_MI_MP_WR_CR_BASE2_SW_MP_WR_CR_BASE2_SHIFT       (4U)
#define MI_MI_MP_WR_CR_BASE2_SW_MP_WR_CR_BASE2_MASK        (0xFFFFFFFU << MI_MI_MP_WR_CR_BASE2_SW_MP_WR_CR_BASE2_SHIFT) /* 0xFFFFFFF0 */
/* MI_SP_WR_Y_BASE2 */
#define MI_MI_SP_WR_Y_BASE2_OFFSET                         (0x13CU)
#define MI_MI_SP_WR_Y_BASE2_SW_MP_WR_Y_BASE2_SHIFT         (4U)
#define MI_MI_SP_WR_Y_BASE2_SW_MP_WR_Y_BASE2_MASK          (0xFFFFFFFU << MI_MI_SP_WR_Y_BASE2_SW_MP_WR_Y_BASE2_SHIFT)   /* 0xFFFFFFF0 */
/* MI_SP_WR_CB_BASE2 */
#define MI_MI_SP_WR_CB_BASE2_OFFSET                        (0x140U)
#define MI_MI_SP_WR_CB_BASE2_SW_MP_WR_CB_BASE2_SHIFT       (4U)
#define MI_MI_SP_WR_CB_BASE2_SW_MP_WR_CB_BASE2_MASK        (0xFFFFFFFU << MI_MI_SP_WR_CB_BASE2_SW_MP_WR_CB_BASE2_SHIFT) /* 0xFFFFFFF0 */
/* MI_SP_WR_CR_BASE2 */
#define MI_MI_SP_WR_CR_BASE2_OFFSET                        (0x144U)
#define MI_MI_SP_WR_CR_BASE2_SW_MP_WR_CR_BASE2_SHIFT       (4U)
#define MI_MI_SP_WR_CR_BASE2_SW_MP_WR_CR_BASE2_MASK        (0xFFFFFFFU << MI_MI_SP_WR_CR_BASE2_SW_MP_WR_CR_BASE2_SHIFT) /* 0xFFFFFFF0 */
/* MI_WR_XTD_FORMAT_CTRL */
#define MI_MI_WR_XTD_FORMAT_CTRL_OFFSET                    (0x148U)
#define MI_MI_WR_XTD_FORMAT_CTRL_SW_MI_WR_NV21_MAIN_SHIFT  (0U)
#define MI_MI_WR_XTD_FORMAT_CTRL_SW_MI_WR_NV21_MAIN_MASK   (0x1U << MI_MI_WR_XTD_FORMAT_CTRL_SW_MI_WR_NV21_MAIN_SHIFT)  /* 0x00000001 */
#define MI_MI_WR_XTD_FORMAT_CTRL_SW_MI_WR_NV21_SELF_SHIFT  (1U)
#define MI_MI_WR_XTD_FORMAT_CTRL_SW_MI_WR_NV21_SELF_MASK   (0x1U << MI_MI_WR_XTD_FORMAT_CTRL_SW_MI_WR_NV21_SELF_SHIFT)  /* 0x00000002 */
#define MI_MI_WR_XTD_FORMAT_CTRL_SW_MI_WR_NV21_DMA_READ_SHIFT (2U)
#define MI_MI_WR_XTD_FORMAT_CTRL_SW_MI_WR_NV21_DMA_READ_MASK (0x1U << MI_MI_WR_XTD_FORMAT_CTRL_SW_MI_WR_NV21_DMA_READ_SHIFT) /* 0x00000004 */
#define MI_MI_WR_XTD_FORMAT_CTRL_SW_Y12_UV_SWAP_SHIFT      (3U)
#define MI_MI_WR_XTD_FORMAT_CTRL_SW_Y12_UV_SWAP_MASK       (0x1U << MI_MI_WR_XTD_FORMAT_CTRL_SW_Y12_UV_SWAP_SHIFT)      /* 0x00000008 */
/* MI_WR_ID */
#define MI_MI_WR_ID_OFFSET                                 (0x154U)
#define MI_MI_WR_ID                                        (0x0U)
#define MI_MI_WR_ID_SW_MPY_WR_AXI_ID_SHIFT                 (8U)
#define MI_MI_WR_ID_SW_MPY_WR_AXI_ID_MASK                  (0xFU << MI_MI_WR_ID_SW_MPY_WR_AXI_ID_SHIFT)                 /* 0x00000F00 */
#define MI_MI_WR_ID_SW_MPCB_WR_AXI_ID_SHIFT                (12U)
#define MI_MI_WR_ID_SW_MPCB_WR_AXI_ID_MASK                 (0xFU << MI_MI_WR_ID_SW_MPCB_WR_AXI_ID_SHIFT)                /* 0x0000F000 */
#define MI_MI_WR_ID_SW_MPCR_WR_AXI_ID_SHIFT                (16U)
#define MI_MI_WR_ID_SW_MPCR_WR_AXI_ID_MASK                 (0xFU << MI_MI_WR_ID_SW_MPCR_WR_AXI_ID_SHIFT)                /* 0x000F0000 */
#define MI_MI_WR_ID_SW_SPY_WR_AXI_ID_SHIFT                 (20U)
#define MI_MI_WR_ID_SW_SPY_WR_AXI_ID_MASK                  (0xFU << MI_MI_WR_ID_SW_SPY_WR_AXI_ID_SHIFT)                 /* 0x00F00000 */
#define MI_MI_WR_ID_SW_SPCB_WR_AXI_ID_SHIFT                (24U)
#define MI_MI_WR_ID_SW_SPCB_WR_AXI_ID_MASK                 (0xFU << MI_MI_WR_ID_SW_SPCB_WR_AXI_ID_SHIFT)                /* 0x0F000000 */
#define MI_MI_WR_ID_SW_SPCR_WR_AXI_ID_SHIFT                (28U)
#define MI_MI_WR_ID_SW_SPCR_WR_AXI_ID_MASK                 (0xFU << MI_MI_WR_ID_SW_SPCR_WR_AXI_ID_SHIFT)                /* 0xF0000000 */
/* MI_MP_WR_Y_IRQ_OFFS2 */
#define MI_MI_MP_WR_Y_IRQ_OFFS2_OFFSET                     (0x1E0U)
#define MI_MI_MP_WR_Y_IRQ_OFFS2_SW_MP_WR_Y_IRQ_OFFS2_SHIFT (3U)
#define MI_MI_MP_WR_Y_IRQ_OFFS2_SW_MP_WR_Y_IRQ_OFFS2_MASK  (0x3FFFFFFU << MI_MI_MP_WR_Y_IRQ_OFFS2_SW_MP_WR_Y_IRQ_OFFS2_SHIFT) /* 0x1FFFFFF8 */
/* MI_MP_WR_Y_IRQ_OFFS2_SHD */
#define MI_MI_MP_WR_Y_IRQ_OFFS2_SHD_OFFSET                 (0x1E4U)
#define MI_MI_MP_WR_Y_IRQ_OFFS2_SHD                        (0x0U)
#define MI_MI_MP_WR_Y_IRQ_OFFS2_SHD_SW_MP_WR_Y_IRQ_OFFS2_SHD_SHIFT (3U)
#define MI_MI_MP_WR_Y_IRQ_OFFS2_SHD_SW_MP_WR_Y_IRQ_OFFS2_SHD_MASK (0x3FFFFFFU << MI_MI_MP_WR_Y_IRQ_OFFS2_SHD_SW_MP_WR_Y_IRQ_OFFS2_SHD_SHIFT) /* 0x1FFFFFF8 */
/* MI_WR_CTRL2 */
#define MI_MI_WR_CTRL2_OFFSET                              (0x400U)
#define MI_MI_WR_CTRL2_SW_RAW0_WR_AUTO_UPD_SHIFT           (0U)
#define MI_MI_WR_CTRL2_SW_RAW0_WR_AUTO_UPD_MASK            (0x1U << MI_MI_WR_CTRL2_SW_RAW0_WR_AUTO_UPD_SHIFT)           /* 0x00000001 */
#define MI_MI_WR_CTRL2_SW_RAW1_WR_AUTO_UPD_SHIFT           (1U)
#define MI_MI_WR_CTRL2_SW_RAW1_WR_AUTO_UPD_MASK            (0x1U << MI_MI_WR_CTRL2_SW_RAW1_WR_AUTO_UPD_SHIFT)           /* 0x00000002 */
#define MI_MI_WR_CTRL2_SW_RAW2_WR_AUTO_UPD_SHIFT           (2U)
#define MI_MI_WR_CTRL2_SW_RAW2_WR_AUTO_UPD_MASK            (0x1U << MI_MI_WR_CTRL2_SW_RAW2_WR_AUTO_UPD_SHIFT)           /* 0x00000004 */
#define MI_MI_WR_CTRL2_SW_RAW3_WR_AUTO_UPD_SHIFT           (3U)
#define MI_MI_WR_CTRL2_SW_RAW3_WR_AUTO_UPD_MASK            (0x1U << MI_MI_WR_CTRL2_SW_RAW3_WR_AUTO_UPD_SHIFT)           /* 0x00000008 */
#define MI_MI_WR_CTRL2_SW_MIMUX_EN_SHIFT                   (8U)
#define MI_MI_WR_CTRL2_SW_MIMUX_EN_MASK                    (0x1U << MI_MI_WR_CTRL2_SW_MIMUX_EN_SHIFT)                   /* 0x00000100 */
#define MI_MI_WR_CTRL2_SW_MIMUX_BYTE_SWAP_SHIFT            (9U)
#define MI_MI_WR_CTRL2_SW_MIMUX_BYTE_SWAP_MASK             (0x1U << MI_MI_WR_CTRL2_SW_MIMUX_BYTE_SWAP_SHIFT)            /* 0x00000200 */
#define MI_MI_WR_CTRL2_SW_DBR_WR_AUTO_UPD_SHIFT            (10U)
#define MI_MI_WR_CTRL2_SW_DBR_WR_AUTO_UPD_MASK             (0x1U << MI_MI_WR_CTRL2_SW_DBR_WR_AUTO_UPD_SHIFT)            /* 0x00000400 */
#define MI_MI_WR_CTRL2_SW_GAIN_WR_PINGPONG_EN_SHIFT        (12U)
#define MI_MI_WR_CTRL2_SW_GAIN_WR_PINGPONG_EN_MASK         (0x1U << MI_MI_WR_CTRL2_SW_GAIN_WR_PINGPONG_EN_SHIFT)        /* 0x00001000 */
#define MI_MI_WR_CTRL2_SW_GAIN_WR_AUTO_UPD_SHIFT           (13U)
#define MI_MI_WR_CTRL2_SW_GAIN_WR_AUTO_UPD_MASK            (0x1U << MI_MI_WR_CTRL2_SW_GAIN_WR_AUTO_UPD_SHIFT)           /* 0x00002000 */
/* MI_WR_ID2 */
#define MI_MI_WR_ID2_OFFSET                                (0x404U)
#define MI_MI_WR_ID2                                       (0x0U)
#define MI_MI_WR_ID2_SW_RAW0_WR_AXI_ID_SHIFT               (4U)
#define MI_MI_WR_ID2_SW_RAW0_WR_AXI_ID_MASK                (0xFU << MI_MI_WR_ID2_SW_RAW0_WR_AXI_ID_SHIFT)               /* 0x000000F0 */
#define MI_MI_WR_ID2_SW_RAW1_WR_AXI_ID_SHIFT               (8U)
#define MI_MI_WR_ID2_SW_RAW1_WR_AXI_ID_MASK                (0xFU << MI_MI_WR_ID2_SW_RAW1_WR_AXI_ID_SHIFT)               /* 0x00000F00 */
#define MI_MI_WR_ID2_SW_RAW2_WR_AXI_ID_SHIFT               (12U)
#define MI_MI_WR_ID2_SW_RAW2_WR_AXI_ID_MASK                (0xFU << MI_MI_WR_ID2_SW_RAW2_WR_AXI_ID_SHIFT)               /* 0x0000F000 */
#define MI_MI_WR_ID2_SW_RAW3_WR_AXI_ID_SHIFT               (16U)
#define MI_MI_WR_ID2_SW_RAW3_WR_AXI_ID_MASK                (0xFU << MI_MI_WR_ID2_SW_RAW3_WR_AXI_ID_SHIFT)               /* 0x000F0000 */
#define MI_MI_WR_ID2_SW_DBR_WR_AXI_ID_SHIFT                (20U)
#define MI_MI_WR_ID2_SW_DBR_WR_AXI_ID_MASK                 (0xFU << MI_MI_WR_ID2_SW_DBR_WR_AXI_ID_SHIFT)                /* 0x00F00000 */
/* MI_RD_CTRL2 */
#define MI_MI_RD_CTRL2_OFFSET                              (0x408U)
#define MI_MI_RD_CTRL2_RAW0_RW_ONE_ADDR_EN_SHIFT           (0U)
#define MI_MI_RD_CTRL2_RAW0_RW_ONE_ADDR_EN_MASK            (0x1U << MI_MI_RD_CTRL2_RAW0_RW_ONE_ADDR_EN_SHIFT)           /* 0x00000001 */
#define MI_MI_RD_CTRL2_RAW1_RW_ONE_ADDR_EN_SHIFT           (1U)
#define MI_MI_RD_CTRL2_RAW1_RW_ONE_ADDR_EN_MASK            (0x1U << MI_MI_RD_CTRL2_RAW1_RW_ONE_ADDR_EN_SHIFT)           /* 0x00000002 */
#define MI_MI_RD_CTRL2_RAW2_RW_ONE_ADDR_EN_SHIFT           (2U)
#define MI_MI_RD_CTRL2_RAW2_RW_ONE_ADDR_EN_MASK            (0x1U << MI_MI_RD_CTRL2_RAW2_RW_ONE_ADDR_EN_SHIFT)           /* 0x00000004 */
#define MI_MI_RD_CTRL2_DBR_RW_ONE_ADDR_EN_SHIFT            (3U)
#define MI_MI_RD_CTRL2_DBR_RW_ONE_ADDR_EN_MASK             (0x1U << MI_MI_RD_CTRL2_DBR_RW_ONE_ADDR_EN_SHIFT)            /* 0x00000008 */
#define MI_MI_RD_CTRL2_SW_RAW0_RD_BURST_LEN_SHIFT          (8U)
#define MI_MI_RD_CTRL2_SW_RAW0_RD_BURST_LEN_MASK           (0x3U << MI_MI_RD_CTRL2_SW_RAW0_RD_BURST_LEN_SHIFT)          /* 0x00000300 */
#define MI_MI_RD_CTRL2_SW_RAW1_RD_BURST_LEN_SHIFT          (10U)
#define MI_MI_RD_CTRL2_SW_RAW1_RD_BURST_LEN_MASK           (0x3U << MI_MI_RD_CTRL2_SW_RAW1_RD_BURST_LEN_SHIFT)          /* 0x00000C00 */
#define MI_MI_RD_CTRL2_SW_RAWS_RD_BURST_LEN_SHIFT          (12U)
#define MI_MI_RD_CTRL2_SW_RAWS_RD_BURST_LEN_MASK           (0x3U << MI_MI_RD_CTRL2_SW_RAWS_RD_BURST_LEN_SHIFT)          /* 0x00003000 */
#define MI_MI_RD_CTRL2_SW_DBR_RD_BURST_LEN_SHIFT           (14U)
#define MI_MI_RD_CTRL2_SW_DBR_RD_BURST_LEN_MASK            (0x3U << MI_MI_RD_CTRL2_SW_DBR_RD_BURST_LEN_SHIFT)           /* 0x0000C000 */
#define MI_MI_RD_CTRL2_SW_LUT_RD_BURST_LEN_SHIFT           (16U)
#define MI_MI_RD_CTRL2_SW_LUT_RD_BURST_LEN_MASK            (0x3U << MI_MI_RD_CTRL2_SW_LUT_RD_BURST_LEN_SHIFT)           /* 0x00030000 */
/* MI_RD_ID */
#define MI_MI_RD_ID_OFFSET                                 (0x40CU)
#define MI_MI_RD_ID                                        (0x0U)
#define MI_MI_RD_ID_SW_RAW0_RD_AXI_ID_SHIFT                (0U)
#define MI_MI_RD_ID_SW_RAW0_RD_AXI_ID_MASK                 (0xFU << MI_MI_RD_ID_SW_RAW0_RD_AXI_ID_SHIFT)                /* 0x0000000F */
#define MI_MI_RD_ID_SW_RAW1_RD_AXI_ID_SHIFT                (4U)
#define MI_MI_RD_ID_SW_RAW1_RD_AXI_ID_MASK                 (0xFU << MI_MI_RD_ID_SW_RAW1_RD_AXI_ID_SHIFT)                /* 0x000000F0 */
#define MI_MI_RD_ID_SW_RAWS_RD_AXI_ID_SHIFT                (8U)
#define MI_MI_RD_ID_SW_RAWS_RD_AXI_ID_MASK                 (0xFU << MI_MI_RD_ID_SW_RAWS_RD_AXI_ID_SHIFT)                /* 0x00000F00 */
#define MI_MI_RD_ID_SW_DBR_RD_AXI_ID_SHIFT                 (12U)
#define MI_MI_RD_ID_SW_DBR_RD_AXI_ID_MASK                  (0xFU << MI_MI_RD_ID_SW_DBR_RD_AXI_ID_SHIFT)                 /* 0x0000F000 */
#define MI_MI_RD_ID_SW_LUT_RD_AXI_ID_SHIFT                 (16U)
#define MI_MI_RD_ID_SW_LUT_RD_AXI_ID_MASK                  (0xFU << MI_MI_RD_ID_SW_LUT_RD_AXI_ID_SHIFT)                 /* 0x000F0000 */
/* MI_RD_FIFO_LEVEL */
#define MI_MI_RD_FIFO_LEVEL_OFFSET                         (0x41CU)
#define MI_MI_RD_FIFO_LEVEL_SW_RAW0_RD_LEVEL_SHIFT         (0U)
#define MI_MI_RD_FIFO_LEVEL_SW_RAW0_RD_LEVEL_MASK          (0x1FU << MI_MI_RD_FIFO_LEVEL_SW_RAW0_RD_LEVEL_SHIFT)        /* 0x0000001F */
#define MI_MI_RD_FIFO_LEVEL_SW_RAW1_RD_LEVEL_SHIFT         (7U)
#define MI_MI_RD_FIFO_LEVEL_SW_RAW1_RD_LEVEL_MASK          (0x1FU << MI_MI_RD_FIFO_LEVEL_SW_RAW1_RD_LEVEL_SHIFT)        /* 0x00000F80 */
#define MI_MI_RD_FIFO_LEVEL_SW_RAWS_RD_LEVEL_SHIFT         (12U)
#define MI_MI_RD_FIFO_LEVEL_SW_RAWS_RD_LEVEL_MASK          (0x1FU << MI_MI_RD_FIFO_LEVEL_SW_RAWS_RD_LEVEL_SHIFT)        /* 0x0001F000 */
#define MI_MI_RD_FIFO_LEVEL_SW_DBR_RD_LEVEL_SHIFT          (19U)
#define MI_MI_RD_FIFO_LEVEL_SW_DBR_RD_LEVEL_MASK           (0x1FU << MI_MI_RD_FIFO_LEVEL_SW_DBR_RD_LEVEL_SHIFT)         /* 0x00F80000 */
#define MI_MI_RD_FIFO_LEVEL_SW_LUT_RD_LEVEL_SHIFT          (24U)
#define MI_MI_RD_FIFO_LEVEL_SW_LUT_RD_LEVEL_MASK           (0x1FU << MI_MI_RD_FIFO_LEVEL_SW_LUT_RD_LEVEL_SHIFT)         /* 0x1F000000 */
/* RAW0_WR_BASE */
#define MI_RAW0_WR_BASE_OFFSET                             (0x420U)
#define MI_RAW0_WR_BASE_SW_RAW0_WR_BASE_SHIFT              (4U)
#define MI_RAW0_WR_BASE_SW_RAW0_WR_BASE_MASK               (0xFFFFFFFU << MI_RAW0_WR_BASE_SW_RAW0_WR_BASE_SHIFT)        /* 0xFFFFFFF0 */
/* RAW0_WR_SIZE */
#define MI_RAW0_WR_SIZE_OFFSET                             (0x424U)
#define MI_RAW0_WR_SIZE_SW_RAW0_WR_SIZE_SHIFT              (4U)
#define MI_RAW0_WR_SIZE_SW_RAW0_WR_SIZE_MASK               (0xFFFFFFU << MI_RAW0_WR_SIZE_SW_RAW0_WR_SIZE_SHIFT)         /* 0x0FFFFFF0 */
/* RAW0_WR_LENGTH */
#define MI_RAW0_WR_LENGTH_OFFSET                           (0x428U)
#define MI_RAW0_WR_LENGTH_SW_RAW0_WR_LENGTH_SHIFT          (4U)
#define MI_RAW0_WR_LENGTH_SW_RAW0_WR_LENGTH_MASK           (0xFFU << MI_RAW0_WR_LENGTH_SW_RAW0_WR_LENGTH_SHIFT)         /* 0x00000FF0 */
/* RAW0_WR_BASE_SHD */
#define MI_RAW0_WR_BASE_SHD_OFFSET                         (0x42CU)
#define MI_RAW0_WR_BASE_SHD                                (0x0U)
#define MI_RAW0_WR_BASE_SHD_SW_RAW0_WR_BASE_SHD_SHIFT      (4U)
#define MI_RAW0_WR_BASE_SHD_SW_RAW0_WR_BASE_SHD_MASK       (0xFFFFFFFU << MI_RAW0_WR_BASE_SHD_SW_RAW0_WR_BASE_SHD_SHIFT) /* 0xFFFFFFF0 */
/* RAW1_WR_BASE */
#define MI_RAW1_WR_BASE_OFFSET                             (0x430U)
#define MI_RAW1_WR_BASE_SW_RAW1_WR_BASE_SHIFT              (4U)
#define MI_RAW1_WR_BASE_SW_RAW1_WR_BASE_MASK               (0xFFFFFFFU << MI_RAW1_WR_BASE_SW_RAW1_WR_BASE_SHIFT)        /* 0xFFFFFFF0 */
/* RAW1_WR_SIZE */
#define MI_RAW1_WR_SIZE_OFFSET                             (0x434U)
#define MI_RAW1_WR_SIZE_SW_RAW1_WR_SIZE_SHIFT              (4U)
#define MI_RAW1_WR_SIZE_SW_RAW1_WR_SIZE_MASK               (0xFFFFFFU << MI_RAW1_WR_SIZE_SW_RAW1_WR_SIZE_SHIFT)         /* 0x0FFFFFF0 */
/* RAW1_WR_LENGTH */
#define MI_RAW1_WR_LENGTH_OFFSET                           (0x438U)
#define MI_RAW1_WR_LENGTH_SW_RAW1_WR_LENGTH_SHIFT          (4U)
#define MI_RAW1_WR_LENGTH_SW_RAW1_WR_LENGTH_MASK           (0xFFU << MI_RAW1_WR_LENGTH_SW_RAW1_WR_LENGTH_SHIFT)         /* 0x00000FF0 */
/* RAW1_WR_BASE_SHD */
#define MI_RAW1_WR_BASE_SHD_OFFSET                         (0x43CU)
#define MI_RAW1_WR_BASE_SHD                                (0x0U)
#define MI_RAW1_WR_BASE_SHD_RAW1_WR_BASE_SHD_SHIFT         (4U)
#define MI_RAW1_WR_BASE_SHD_RAW1_WR_BASE_SHD_MASK          (0xFFFFFFFU << MI_RAW1_WR_BASE_SHD_RAW1_WR_BASE_SHD_SHIFT)   /* 0xFFFFFFF0 */
/* RAW2_WR_BASE */
#define MI_RAW2_WR_BASE_OFFSET                             (0x440U)
#define MI_RAW2_WR_BASE_SW_RAW2_WR_BASE_SHIFT              (4U)
#define MI_RAW2_WR_BASE_SW_RAW2_WR_BASE_MASK               (0xFFFFFFFU << MI_RAW2_WR_BASE_SW_RAW2_WR_BASE_SHIFT)        /* 0xFFFFFFF0 */
/* RAW2_WR_SIZE */
#define MI_RAW2_WR_SIZE_OFFSET                             (0x444U)
#define MI_RAW2_WR_SIZE_SW_RAW2_WR_SIZE_SHIFT              (4U)
#define MI_RAW2_WR_SIZE_SW_RAW2_WR_SIZE_MASK               (0xFFFFFFU << MI_RAW2_WR_SIZE_SW_RAW2_WR_SIZE_SHIFT)         /* 0x0FFFFFF0 */
/* RAW2_WR_LENGTH */
#define MI_RAW2_WR_LENGTH_OFFSET                           (0x448U)
#define MI_RAW2_WR_LENGTH_SW_RAW2_WR_LENGTH_SHIFT          (4U)
#define MI_RAW2_WR_LENGTH_SW_RAW2_WR_LENGTH_MASK           (0xFFU << MI_RAW2_WR_LENGTH_SW_RAW2_WR_LENGTH_SHIFT)         /* 0x00000FF0 */
/* RAW2_WR_BASE_SHD */
#define MI_RAW2_WR_BASE_SHD_OFFSET                         (0x44CU)
#define MI_RAW2_WR_BASE_SHD                                (0x0U)
#define MI_RAW2_WR_BASE_SHD_RAW2_WR_BASE_SHD_SHIFT         (4U)
#define MI_RAW2_WR_BASE_SHD_RAW2_WR_BASE_SHD_MASK          (0xFFFFFFFU << MI_RAW2_WR_BASE_SHD_RAW2_WR_BASE_SHD_SHIFT)   /* 0xFFFFFFF0 */
/* RAW3_WR_BASE */
#define MI_RAW3_WR_BASE_OFFSET                             (0x450U)
#define MI_RAW3_WR_BASE_SW_RAW3_WR_BASE_SHIFT              (4U)
#define MI_RAW3_WR_BASE_SW_RAW3_WR_BASE_MASK               (0xFFFFFFFU << MI_RAW3_WR_BASE_SW_RAW3_WR_BASE_SHIFT)        /* 0xFFFFFFF0 */
/* RAW3_WR_SIZE */
#define MI_RAW3_WR_SIZE_OFFSET                             (0x454U)
#define MI_RAW3_WR_SIZE_SW_RAW3_WR_SIZE_SHIFT              (4U)
#define MI_RAW3_WR_SIZE_SW_RAW3_WR_SIZE_MASK               (0xFFFFFFU << MI_RAW3_WR_SIZE_SW_RAW3_WR_SIZE_SHIFT)         /* 0x0FFFFFF0 */
/* RAW3_WR_LENGTH */
#define MI_RAW3_WR_LENGTH_OFFSET                           (0x458U)
#define MI_RAW3_WR_LENGTH_SW_RAW3_WR_LENGTH_SHIFT          (4U)
#define MI_RAW3_WR_LENGTH_SW_RAW3_WR_LENGTH_MASK           (0xFFU << MI_RAW3_WR_LENGTH_SW_RAW3_WR_LENGTH_SHIFT)         /* 0x00000FF0 */
/* RAW3_WR_BASE_SHD */
#define MI_RAW3_WR_BASE_SHD_OFFSET                         (0x45CU)
#define MI_RAW3_WR_BASE_SHD                                (0x0U)
#define MI_RAW3_WR_BASE_SHD_RAW3_WR_BASE_SHD_SHIFT         (4U)
#define MI_RAW3_WR_BASE_SHD_RAW3_WR_BASE_SHD_MASK          (0xFFFFFFFU << MI_RAW3_WR_BASE_SHD_RAW3_WR_BASE_SHD_SHIFT)   /* 0xFFFFFFF0 */
/* RW0_WR_LAST_FRAME_ADDR */
#define MI_RW0_WR_LAST_FRAME_ADDR_OFFSET                   (0x460U)
#define MI_RW0_WR_LAST_FRAME_ADDR                          (0x0U)
#define MI_RW0_WR_LAST_FRAME_ADDR_STAT_RAW0_LAST_FRAME_WADDR_SHIFT (4U)
#define MI_RW0_WR_LAST_FRAME_ADDR_STAT_RAW0_LAST_FRAME_WADDR_MASK (0xFFFFFFFU << MI_RW0_WR_LAST_FRAME_ADDR_STAT_RAW0_LAST_FRAME_WADDR_SHIFT) /* 0xFFFFFFF0 */
/* RW1_WR_LAST_FRAME_ADDR */
#define MI_RW1_WR_LAST_FRAME_ADDR_OFFSET                   (0x464U)
#define MI_RW1_WR_LAST_FRAME_ADDR                          (0x0U)
#define MI_RW1_WR_LAST_FRAME_ADDR_STAT_RAW1_LAST_FRAME_WADDR_SHIFT (4U)
#define MI_RW1_WR_LAST_FRAME_ADDR_STAT_RAW1_LAST_FRAME_WADDR_MASK (0xFFFFFFFU << MI_RW1_WR_LAST_FRAME_ADDR_STAT_RAW1_LAST_FRAME_WADDR_SHIFT) /* 0xFFFFFFF0 */
/* RW2_WR_LAST_FRAME_ADDR */
#define MI_RW2_WR_LAST_FRAME_ADDR_OFFSET                   (0x468U)
#define MI_RW2_WR_LAST_FRAME_ADDR                          (0x0U)
#define MI_RW2_WR_LAST_FRAME_ADDR_STAT_RAW2_LAST_FRAME_WADDR_SHIFT (4U)
#define MI_RW2_WR_LAST_FRAME_ADDR_STAT_RAW2_LAST_FRAME_WADDR_MASK (0xFFFFFFFU << MI_RW2_WR_LAST_FRAME_ADDR_STAT_RAW2_LAST_FRAME_WADDR_SHIFT) /* 0xFFFFFFF0 */
/* RW3_WR_LAST_FRAME_ADDR */
#define MI_RW3_WR_LAST_FRAME_ADDR_OFFSET                   (0x46CU)
#define MI_RW3_WR_LAST_FRAME_ADDR                          (0x0U)
#define MI_RW3_WR_LAST_FRAME_ADDR_STAT_RAW3_LAST_FRAME_WADDR_SHIFT (4U)
#define MI_RW3_WR_LAST_FRAME_ADDR_STAT_RAW3_LAST_FRAME_WADDR_MASK (0xFFFFFFFU << MI_RW3_WR_LAST_FRAME_ADDR_STAT_RAW3_LAST_FRAME_WADDR_SHIFT) /* 0xFFFFFFF0 */
/* RAW0_RD_BASE */
#define MI_RAW0_RD_BASE_OFFSET                             (0x470U)
#define MI_RAW0_RD_BASE_SW_RAW0_RD_BASE_SHIFT              (0U)
#define MI_RAW0_RD_BASE_SW_RAW0_RD_BASE_MASK               (0xFFFFFFFFU << MI_RAW0_RD_BASE_SW_RAW0_RD_BASE_SHIFT)       /* 0xFFFFFFFF */
/* RAW0_RD_LENGTH */
#define MI_RAW0_RD_LENGTH_OFFSET                           (0x474U)
#define MI_RAW0_RD_LENGTH_SW_RAW0_RD_LENGTH_SHIFT          (0U)
#define MI_RAW0_RD_LENGTH_SW_RAW0_RD_LENGTH_MASK           (0x3FFFU << MI_RAW0_RD_LENGTH_SW_RAW0_RD_LENGTH_SHIFT)       /* 0x00003FFF */
/* RAW0_RD_BASE_SHD */
#define MI_RAW0_RD_BASE_SHD_OFFSET                         (0x478U)
#define MI_RAW0_RD_BASE_SHD_SW_RAW0_RD_BASE_SHD_SHIFT      (0U)
#define MI_RAW0_RD_BASE_SHD_SW_RAW0_RD_BASE_SHD_MASK       (0xFFFFFFFFU << MI_RAW0_RD_BASE_SHD_SW_RAW0_RD_BASE_SHD_SHIFT) /* 0xFFFFFFFF */
/* RAW1_RD_BASE */
#define MI_RAW1_RD_BASE_OFFSET                             (0x480U)
#define MI_RAW1_RD_BASE_SW_RAW1_RD_BASE_SHIFT              (0U)
#define MI_RAW1_RD_BASE_SW_RAW1_RD_BASE_MASK               (0xFFFFFFFFU << MI_RAW1_RD_BASE_SW_RAW1_RD_BASE_SHIFT)       /* 0xFFFFFFFF */
/* RAW1_RD_LENGTH */
#define MI_RAW1_RD_LENGTH_OFFSET                           (0x484U)
#define MI_RAW1_RD_LENGTH_SW_RAW1_RD_LENGTH_SHIFT          (0U)
#define MI_RAW1_RD_LENGTH_SW_RAW1_RD_LENGTH_MASK           (0x3FFFU << MI_RAW1_RD_LENGTH_SW_RAW1_RD_LENGTH_SHIFT)       /* 0x00003FFF */
/* RAW1_RD_BASE_SHD */
#define MI_RAW1_RD_BASE_SHD_OFFSET                         (0x488U)
#define MI_RAW1_RD_BASE_SHD_SW_RAW1_RD_BASE_SHD_SHIFT      (0U)
#define MI_RAW1_RD_BASE_SHD_SW_RAW1_RD_BASE_SHD_MASK       (0xFFFFFFFFU << MI_RAW1_RD_BASE_SHD_SW_RAW1_RD_BASE_SHD_SHIFT) /* 0xFFFFFFFF */
/* RAWS_RD_BASE */
#define MI_RAWS_RD_BASE_OFFSET                             (0x490U)
#define MI_RAWS_RD_BASE_SW_RAWS_RD_BASE_SHIFT              (0U)
#define MI_RAWS_RD_BASE_SW_RAWS_RD_BASE_MASK               (0xFFFFFFFFU << MI_RAWS_RD_BASE_SW_RAWS_RD_BASE_SHIFT)       /* 0xFFFFFFFF */
/* RAWS_RD_LENGTH */
#define MI_RAWS_RD_LENGTH_OFFSET                           (0x494U)
#define MI_RAWS_RD_LENGTH_SW_RAWS_RD_LENGTH_SHIFT          (0U)
#define MI_RAWS_RD_LENGTH_SW_RAWS_RD_LENGTH_MASK           (0x3FFFU << MI_RAWS_RD_LENGTH_SW_RAWS_RD_LENGTH_SHIFT)       /* 0x00003FFF */
/* RAWS_RD_BASE_SHD */
#define MI_RAWS_RD_BASE_SHD_OFFSET                         (0x498U)
#define MI_RAWS_RD_BASE_SHD_SW_RAWS_RD_BASE_SHD_SHIFT      (0U)
#define MI_RAWS_RD_BASE_SHD_SW_RAWS_RD_BASE_SHD_MASK       (0xFFFFFFFFU << MI_RAWS_RD_BASE_SHD_SW_RAWS_RD_BASE_SHD_SHIFT) /* 0xFFFFFFFF */
/* RAWFBC_WR_BURST_LEN */
#define MI_RAWFBC_WR_BURST_LEN_OFFSET                      (0x500U)
#define MI_RAWFBC_WR_BURST_LEN_SW_RAWFBC_WR_HEAD_BURST_LEN_SHIFT (0U)
#define MI_RAWFBC_WR_BURST_LEN_SW_RAWFBC_WR_HEAD_BURST_LEN_MASK (0x1FU << MI_RAWFBC_WR_BURST_LEN_SW_RAWFBC_WR_HEAD_BURST_LEN_SHIFT) /* 0x0000001F */
#define MI_RAWFBC_WR_BURST_LEN_SW_RAWFBC_WR_PAYLOAD_BURST_LEN_SHIFT (8U)
#define MI_RAWFBC_WR_BURST_LEN_SW_RAWFBC_WR_PAYLOAD_BURST_LEN_MASK (0x1FU << MI_RAWFBC_WR_BURST_LEN_SW_RAWFBC_WR_PAYLOAD_BURST_LEN_SHIFT) /* 0x00001F00 */
/* RAWFBC_RD_BURST_LEN */
#define MI_RAWFBC_RD_BURST_LEN_OFFSET                      (0x504U)
#define MI_RAWFBC_RD_BURST_LEN_SW_RAWFBC_RD_HEAD_BURST_LEN_SHIFT (0U)
#define MI_RAWFBC_RD_BURST_LEN_SW_RAWFBC_RD_HEAD_BURST_LEN_MASK (0x1FU << MI_RAWFBC_RD_BURST_LEN_SW_RAWFBC_RD_HEAD_BURST_LEN_SHIFT) /* 0x0000001F */
#define MI_RAWFBC_RD_BURST_LEN_SW_RAWFBC_RD_PAYLOAD_BURST_LEN_SHIFT (8U)
#define MI_RAWFBC_RD_BURST_LEN_SW_RAWFBC_RD_PAYLOAD_BURST_LEN_MASK (0x1FU << MI_RAWFBC_RD_BURST_LEN_SW_RAWFBC_RD_PAYLOAD_BURST_LEN_SHIFT) /* 0x00001F00 */
/* RAW0FBC_WR_BASE */
#define MI_RAW0FBC_WR_BASE_OFFSET                          (0x510U)
#define MI_RAW0FBC_WR_BASE_SW_RAW0FBCE_WR_BASE_SHIFT       (0U)
#define MI_RAW0FBC_WR_BASE_SW_RAW0FBCE_WR_BASE_MASK        (0xFFFFFFFU << MI_RAW0FBC_WR_BASE_SW_RAW0FBCE_WR_BASE_SHIFT) /* 0x0FFFFFFF */
/* RAW1FBC_WR_BASE */
#define MI_RAW1FBC_WR_BASE_OFFSET                          (0x514U)
#define MI_RAW1FBC_WR_BASE_SW_RAW1FBCE_WR_BASE_SHIFT       (0U)
#define MI_RAW1FBC_WR_BASE_SW_RAW1FBCE_WR_BASE_MASK        (0xFFFFFFFU << MI_RAW1FBC_WR_BASE_SW_RAW1FBCE_WR_BASE_SHIFT) /* 0x0FFFFFFF */
/* RAW0FBC_RD_BASE */
#define MI_RAW0FBC_RD_BASE_OFFSET                          (0x518U)
#define MI_RAW0FBC_RD_BASE_SW_RAW0FBCD_RD_BASE_SHIFT       (0U)
#define MI_RAW0FBC_RD_BASE_SW_RAW0FBCD_RD_BASE_MASK        (0xFFFFFFFU << MI_RAW0FBC_RD_BASE_SW_RAW0FBCD_RD_BASE_SHIFT) /* 0x0FFFFFFF */
/* RAW1FBC_RD_BASE */
#define MI_RAW1FBC_RD_BASE_OFFSET                          (0x51CU)
#define MI_RAW1FBC_RD_BASE_SW_RAW1FBCD_RD_BASE_SHIFT       (0U)
#define MI_RAW1FBC_RD_BASE_SW_RAW1FBCD_RD_BASE_MASK        (0xFFFFFFFU << MI_RAW1FBC_RD_BASE_SW_RAW1FBCD_RD_BASE_SHIFT) /* 0x0FFFFFFF */
/* RAW0FBC_WR_BASE_SHD */
#define MI_RAW0FBC_WR_BASE_SHD_OFFSET                      (0x520U)
#define MI_RAW0FBC_WR_BASE_SHD_SW_RAW0FBCE_WR_BASE_SHD_SHIFT (0U)
#define MI_RAW0FBC_WR_BASE_SHD_SW_RAW0FBCE_WR_BASE_SHD_MASK (0x1FU << MI_RAW0FBC_WR_BASE_SHD_SW_RAW0FBCE_WR_BASE_SHD_SHIFT) /* 0x0000001F */
/* RAW1FBC_WR_BASE_SHD */
#define MI_RAW1FBC_WR_BASE_SHD_OFFSET                      (0x524U)
#define MI_RAW1FBC_WR_BASE_SHD_SW_RAW1FBCE_WR_BASE_SHD_SHIFT (0U)
#define MI_RAW1FBC_WR_BASE_SHD_SW_RAW1FBCE_WR_BASE_SHD_MASK (0x1FU << MI_RAW1FBC_WR_BASE_SHD_SW_RAW1FBCE_WR_BASE_SHD_SHIFT) /* 0x0000001F */
/* RAW0FBC_RD_BASE_SHD */
#define MI_RAW0FBC_RD_BASE_SHD_OFFSET                      (0x528U)
#define MI_RAW0FBC_RD_BASE_SHD_SW_RAW0FBCD_RD_BASE_SHD_SHIFT (0U)
#define MI_RAW0FBC_RD_BASE_SHD_SW_RAW0FBCD_RD_BASE_SHD_MASK (0x1FU << MI_RAW0FBC_RD_BASE_SHD_SW_RAW0FBCD_RD_BASE_SHD_SHIFT) /* 0x0000001F */
/* RAW1FBC_RD_BASE_SHD */
#define MI_RAW1FBC_RD_BASE_SHD_OFFSET                      (0x52CU)
#define MI_RAW1FBC_RD_BASE_SHD_SW_RAW1FBCD_RD_BASE_SHD_SHIFT (0U)
#define MI_RAW1FBC_RD_BASE_SHD_SW_RAW1FBCD_RD_BASE_SHD_MASK (0x1FU << MI_RAW1FBC_RD_BASE_SHD_SW_RAW1FBCD_RD_BASE_SHD_SHIFT) /* 0x0000001F */
/* LUT_3D_RD_BASE */
#define MI_LUT_3D_RD_BASE_OFFSET                           (0x540U)
#define MI_LUT_3D_RD_BASE_SW_3DLUT_RD_BASE_SHIFT           (0U)
#define MI_LUT_3D_RD_BASE_SW_3DLUT_RD_BASE_MASK            (0xFFFFFFFFU << MI_LUT_3D_RD_BASE_SW_3DLUT_RD_BASE_SHIFT)    /* 0xFFFFFFFF */
/* LUT_LSC_RD_BASE */
#define MI_LUT_LSC_RD_BASE_OFFSET                          (0x544U)
#define MI_LUT_LSC_RD_BASE_SW_LSCLUT_RD_BASE_SHIFT         (0U)
#define MI_LUT_LSC_RD_BASE_SW_LSCLUT_RD_BASE_MASK          (0xFFFFFFFFU << MI_LUT_LSC_RD_BASE_SW_LSCLUT_RD_BASE_SHIFT)  /* 0xFFFFFFFF */
/* LUT_LDCH_RD_BASE */
#define MI_LUT_LDCH_RD_BASE_OFFSET                         (0x548U)
#define MI_LUT_LDCH_RD_BASE_SW_LDCH_RD_BASE_SHIFT          (0U)
#define MI_LUT_LDCH_RD_BASE_SW_LDCH_RD_BASE_MASK           (0xFFFFFFFFU << MI_LUT_LDCH_RD_BASE_SW_LDCH_RD_BASE_SHIFT)   /* 0xFFFFFFFF */
/* LUT_3D_RD_WSIZE */
#define MI_LUT_3D_RD_WSIZE_OFFSET                          (0x550U)
#define MI_LUT_3D_RD_WSIZE_SW_3D_LUT_WSIZE_SHIFT           (0U)
#define MI_LUT_3D_RD_WSIZE_SW_3D_LUT_WSIZE_MASK            (0xFFFU << MI_LUT_3D_RD_WSIZE_SW_3D_LUT_WSIZE_SHIFT)         /* 0x00000FFF */
/* LUT_LSC_RD_WSIZE */
#define MI_LUT_LSC_RD_WSIZE_OFFSET                         (0x554U)
#define MI_LUT_LSC_RD_WSIZE_SW_LSC_LUT_WSIZE_SHIFT         (0U)
#define MI_LUT_LSC_RD_WSIZE_SW_LSC_LUT_WSIZE_MASK          (0xFFFU << MI_LUT_LSC_RD_WSIZE_SW_LSC_LUT_WSIZE_SHIFT)       /* 0x00000FFF */
/* LUT_LDCH_RD_H_WSIZE */
#define MI_LUT_LDCH_RD_H_WSIZE_OFFSET                      (0x558U)
#define MI_LUT_LDCH_RD_H_WSIZE_SW_LDCH_LUT_H_WSIZE_SHIFT   (0U)
#define MI_LUT_LDCH_RD_H_WSIZE_SW_LDCH_LUT_H_WSIZE_MASK    (0xFFFU << MI_LUT_LDCH_RD_H_WSIZE_SW_LDCH_LUT_H_WSIZE_SHIFT) /* 0x00000FFF */
/* LUT_LDCH_RD_V_SIZE */
#define MI_LUT_LDCH_RD_V_SIZE_OFFSET                       (0x55CU)
#define MI_LUT_LDCH_RD_V_SIZE_SW_LDCH_LUT_V_SIZE_SHIFT     (0U)
#define MI_LUT_LDCH_RD_V_SIZE_SW_LDCH_LUT_V_SIZE_MASK      (0x3FFFU << MI_LUT_LDCH_RD_V_SIZE_SW_LDCH_LUT_V_SIZE_SHIFT)  /* 0x00003FFF */
/* DBR_WR_BASE */
#define MI_DBR_WR_BASE_OFFSET                              (0x560U)
#define MI_DBR_WR_BASE_SW_DBR_WR_BASE_SHIFT                (4U)
#define MI_DBR_WR_BASE_SW_DBR_WR_BASE_MASK                 (0xFFFFFFFU << MI_DBR_WR_BASE_SW_DBR_WR_BASE_SHIFT)          /* 0xFFFFFFF0 */
/* DBR_WR_SIZE */
#define MI_DBR_WR_SIZE_OFFSET                              (0x564U)
#define MI_DBR_WR_SIZE_SW_DBR_WR_SIZE_SHIFT                (4U)
#define MI_DBR_WR_SIZE_SW_DBR_WR_SIZE_MASK                 (0xFFFFFFU << MI_DBR_WR_SIZE_SW_DBR_WR_SIZE_SHIFT)           /* 0x0FFFFFF0 */
/* DBR_WR_LENGTH */
#define MI_DBR_WR_LENGTH_OFFSET                            (0x568U)
#define MI_DBR_WR_LENGTH_SW_DBR_WR_LENGTH_SHIFT            (4U)
#define MI_DBR_WR_LENGTH_SW_DBR_WR_LENGTH_MASK             (0xFFU << MI_DBR_WR_LENGTH_SW_DBR_WR_LENGTH_SHIFT)           /* 0x00000FF0 */
/* DBR_WR_BASE_SHD */
#define MI_DBR_WR_BASE_SHD_OFFSET                          (0x56CU)
#define MI_DBR_WR_BASE_SHD                                 (0x0U)
#define MI_DBR_WR_BASE_SHD_DBR_WR_BASE_SHD_SHIFT           (4U)
#define MI_DBR_WR_BASE_SHD_DBR_WR_BASE_SHD_MASK            (0xFFFFFFFU << MI_DBR_WR_BASE_SHD_DBR_WR_BASE_SHD_SHIFT)     /* 0xFFFFFFF0 */
/* DBR_RD_BASE */
#define MI_DBR_RD_BASE_OFFSET                              (0x570U)
#define MI_DBR_RD_BASE_SW_DBR_RD_BASE_SHIFT                (0U)
#define MI_DBR_RD_BASE_SW_DBR_RD_BASE_MASK                 (0xFFFFFFFFU << MI_DBR_RD_BASE_SW_DBR_RD_BASE_SHIFT)         /* 0xFFFFFFFF */
/* DBR_RD_LENGTH */
#define MI_DBR_RD_LENGTH_OFFSET                            (0x574U)
#define MI_DBR_RD_LENGTH_SW_DBR_RD_LENGTH_SHIFT            (0U)
#define MI_DBR_RD_LENGTH_SW_DBR_RD_LENGTH_MASK             (0x3FFFU << MI_DBR_RD_LENGTH_SW_DBR_RD_LENGTH_SHIFT)         /* 0x00003FFF */
/* DBR_RD_BASE_SHD */
#define MI_DBR_RD_BASE_SHD_OFFSET                          (0x578U)
#define MI_DBR_RD_BASE_SHD_DBR_RD_BASE_SHD_SHIFT           (0U)
#define MI_DBR_RD_BASE_SHD_DBR_RD_BASE_SHD_MASK            (0xFFFFFFFFU << MI_DBR_RD_BASE_SHD_DBR_RD_BASE_SHD_SHIFT)    /* 0xFFFFFFFF */
/* SWS_3A_WR_BASE */
#define MI_SWS_3A_WR_BASE_OFFSET                           (0x57CU)
#define MI_SWS_3A_WR_BASE_SWS_3A_WR_BASE_SHIFT             (4U)
#define MI_SWS_3A_WR_BASE_SWS_3A_WR_BASE_MASK              (0xFFFFFFFU << MI_SWS_3A_WR_BASE_SWS_3A_WR_BASE_SHIFT)       /* 0xFFFFFFF0 */
/* GAIN_WR_BASE */
#define MI_GAIN_WR_BASE_OFFSET                             (0x580U)
#define MI_GAIN_WR_BASE_SW_GAIN_WR_BASE_SHIFT              (4U)
#define MI_GAIN_WR_BASE_SW_GAIN_WR_BASE_MASK               (0xFFFFFFFU << MI_GAIN_WR_BASE_SW_GAIN_WR_BASE_SHIFT)        /* 0xFFFFFFF0 */
/* GAIN_WR_SIZE */
#define MI_GAIN_WR_SIZE_OFFSET                             (0x584U)
#define MI_GAIN_WR_SIZE_SW_GAIN_WR_SIZE_SHIFT              (4U)
#define MI_GAIN_WR_SIZE_SW_GAIN_WR_SIZE_MASK               (0xFFFFFFU << MI_GAIN_WR_SIZE_SW_GAIN_WR_SIZE_SHIFT)         /* 0x0FFFFFF0 */
/* GAIN_WR_LENGTH */
#define MI_GAIN_WR_LENGTH_OFFSET                           (0x588U)
#define MI_GAIN_WR_LENGTH_SW_GAIN_WR_LENGTH_SHIFT          (4U)
#define MI_GAIN_WR_LENGTH_SW_GAIN_WR_LENGTH_MASK           (0xFFU << MI_GAIN_WR_LENGTH_SW_GAIN_WR_LENGTH_SHIFT)         /* 0x00000FF0 */
/* GAIN_WR_BASE_SHD */
#define MI_GAIN_WR_BASE_SHD_OFFSET                         (0x590U)
#define MI_GAIN_WR_BASE_SHD                                (0x0U)
#define MI_GAIN_WR_BASE_SHD_GAIN_WR_BASE_SHD_SHIFT         (4U)
#define MI_GAIN_WR_BASE_SHD_GAIN_WR_BASE_SHD_MASK          (0xFFFFFFFU << MI_GAIN_WR_BASE_SHD_GAIN_WR_BASE_SHD_SHIFT)   /* 0xFFFFFFF0 */
/* GAIN_WR_BASE2 */
#define MI_GAIN_WR_BASE2_OFFSET                            (0x594U)
#define MI_GAIN_WR_BASE2_SW_GAIN_WR_BASE_SHIFT             (4U)
#define MI_GAIN_WR_BASE2_SW_GAIN_WR_BASE_MASK              (0xFFFFFFFU << MI_GAIN_WR_BASE2_SW_GAIN_WR_BASE_SHIFT)       /* 0xFFFFFFF0 */
/*****************************************CSI2RX*****************************************/
/* CTRL0 */
#define CSI2RX_CTRL0_OFFSET                                (0x0U)
#define CSI2RX_CTRL0_SW_CSI2RX_EN_P_SHIFT                  (0U)
#define CSI2RX_CTRL0_SW_CSI2RX_EN_P_MASK                   (0x1U << CSI2RX_CTRL0_SW_CSI2RX_EN_P_SHIFT)                  /* 0x00000001 */
#define CSI2RX_CTRL0_SW_HDR_ESP_MODE_SHIFT                 (2U)
#define CSI2RX_CTRL0_SW_HDR_ESP_MODE_MASK                  (0x3U << CSI2RX_CTRL0_SW_HDR_ESP_MODE_SHIFT)                 /* 0x0000000C */
#define CSI2RX_CTRL0_SW_CSI_2ECC_BYPASS_SHIFT              (4U)
#define CSI2RX_CTRL0_SW_CSI_2ECC_BYPASS_MASK               (0x3U << CSI2RX_CTRL0_SW_CSI_2ECC_BYPASS_SHIFT)              /* 0x00000030 */
#define CSI2RX_CTRL0_SW_CSI_DBG_BYPASS_SHIFT               (6U)
#define CSI2RX_CTRL0_SW_CSI_DBG_BYPASS_MASK                (0x1U << CSI2RX_CTRL0_SW_CSI_DBG_BYPASS_SHIFT)               /* 0x00000040 */
#define CSI2RX_CTRL0_SW_CSI_RO_PHYIO_EN_SHIFT              (7U)
#define CSI2RX_CTRL0_SW_CSI_RO_PHYIO_EN_MASK               (0x1U << CSI2RX_CTRL0_SW_CSI_RO_PHYIO_EN_SHIFT)              /* 0x00000080 */
#define CSI2RX_CTRL0_SW_IBUF_OP_MODE_SHIFT                 (8U)
#define CSI2RX_CTRL0_SW_IBUF_OP_MODE_MASK                  (0xFU << CSI2RX_CTRL0_SW_IBUF_OP_MODE_SHIFT)                 /* 0x00000F00 */
#define CSI2RX_CTRL0_SW_DMA_2FRM_MODE_SHIFT                (12U)
#define CSI2RX_CTRL0_SW_DMA_2FRM_MODE_MASK                 (0x3U << CSI2RX_CTRL0_SW_DMA_2FRM_MODE_SHIFT)                /* 0x00003000 */
#define CSI2RX_CTRL0_MIPI_WORKING_SHIFT                    (31U)
#define CSI2RX_CTRL0_MIPI_WORKING_MASK                     (0x1U << CSI2RX_CTRL0_MIPI_WORKING_SHIFT)                    /* 0x80000000 */
/* CTRL1 */
#define CSI2RX_CTRL1_OFFSET                                (0x4U)
#define CSI2RX_CTRL1_SW_CSI_LANE_SHIFT                     (0U)
#define CSI2RX_CTRL1_SW_CSI_LANE_MASK                      (0x3U << CSI2RX_CTRL1_SW_CSI_LANE_SHIFT)                     /* 0x00000003 */
#define CSI2RX_CTRL1_SW_CSI_CHAN0_SEL_SHIFT                (4U)
#define CSI2RX_CTRL1_SW_CSI_CHAN0_SEL_MASK                 (0x7U << CSI2RX_CTRL1_SW_CSI_CHAN0_SEL_SHIFT)                /* 0x00000070 */
#define CSI2RX_CTRL1_SW_CSI_CHAN1_SEL_SHIFT                (8U)
#define CSI2RX_CTRL1_SW_CSI_CHAN1_SEL_MASK                 (0x7U << CSI2RX_CTRL1_SW_CSI_CHAN1_SEL_SHIFT)                /* 0x00000700 */
#define CSI2RX_CTRL1_SW_CSI_CHAN2_SEL_SHIFT                (12U)
#define CSI2RX_CTRL1_SW_CSI_CHAN2_SEL_MASK                 (0x7U << CSI2RX_CTRL1_SW_CSI_CHAN2_SEL_SHIFT)                /* 0x00007000 */
#define CSI2RX_CTRL1_SW_CSI_CHAN3_SEL_SHIFT                (16U)
#define CSI2RX_CTRL1_SW_CSI_CHAN3_SEL_MASK                 (0x7U << CSI2RX_CTRL1_SW_CSI_CHAN3_SEL_SHIFT)                /* 0x00070000 */
#define CSI2RX_CTRL1_SW_IBUF_LVL0_SEL0_SHIFT               (20U)
#define CSI2RX_CTRL1_SW_IBUF_LVL0_SEL0_MASK                (0x1U << CSI2RX_CTRL1_SW_IBUF_LVL0_SEL0_SHIFT)               /* 0x00100000 */
#define CSI2RX_CTRL1_SW_IBUF_LVL0_SEL1_SHIFT               (21U)
#define CSI2RX_CTRL1_SW_IBUF_LVL0_SEL1_MASK                (0x1U << CSI2RX_CTRL1_SW_IBUF_LVL0_SEL1_SHIFT)               /* 0x00200000 */
#define CSI2RX_CTRL1_SW_IBUF_LVL0_SEL2_SHIFT               (22U)
#define CSI2RX_CTRL1_SW_IBUF_LVL0_SEL2_MASK                (0x1U << CSI2RX_CTRL1_SW_IBUF_LVL0_SEL2_SHIFT)               /* 0x00400000 */
#define CSI2RX_CTRL1_SW_IBUF_LVL0_SEL3_SHIFT               (23U)
#define CSI2RX_CTRL1_SW_IBUF_LVL0_SEL3_MASK                (0x1U << CSI2RX_CTRL1_SW_IBUF_LVL0_SEL3_SHIFT)               /* 0x00800000 */
#define CSI2RX_CTRL1_SW_IBUF_LVL1_SEL0_SHIFT               (24U)
#define CSI2RX_CTRL1_SW_IBUF_LVL1_SEL0_MASK                (0x3U << CSI2RX_CTRL1_SW_IBUF_LVL1_SEL0_SHIFT)               /* 0x03000000 */
#define CSI2RX_CTRL1_SW_IBUF_LVL1_SEL1_SHIFT               (26U)
#define CSI2RX_CTRL1_SW_IBUF_LVL1_SEL1_MASK                (0x3U << CSI2RX_CTRL1_SW_IBUF_LVL1_SEL1_SHIFT)               /* 0x0C000000 */
#define CSI2RX_CTRL1_SW_IBUF_LVL1_SEL2_SHIFT               (28U)
#define CSI2RX_CTRL1_SW_IBUF_LVL1_SEL2_MASK                (0x3U << CSI2RX_CTRL1_SW_IBUF_LVL1_SEL2_SHIFT)               /* 0x30000000 */
/* CTRL2 */
#define CSI2RX_CTRL2_OFFSET                                (0x8U)
#define CSI2RX_CTRL2_SW_CSI_ISP_LINECNT_SHIFT              (0U)
#define CSI2RX_CTRL2_SW_CSI_ISP_LINECNT_MASK               (0x3FFFU << CSI2RX_CTRL2_SW_CSI_ISP_LINECNT_SHIFT)           /* 0x00003FFF */
/* CSI2_RESETN */
#define CSI2RX_CSI2_RESETN_OFFSET                          (0x10U)
#define CSI2RX_CSI2_RESETN_SW_CSI_RXBYTE_RST_N_SHIFT       (0U)
#define CSI2RX_CSI2_RESETN_SW_CSI_RXBYTE_RST_N_MASK        (0x1U << CSI2RX_CSI2_RESETN_SW_CSI_RXBYTE_RST_N_SHIFT)       /* 0x00000001 */
#define CSI2RX_CSI2_RESETN_SW_CSI_FIFO_CLR_N_SHIFT         (1U)
#define CSI2RX_CSI2_RESETN_SW_CSI_FIFO_CLR_N_MASK          (0x1U << CSI2RX_CSI2_RESETN_SW_CSI_FIFO_CLR_N_SHIFT)         /* 0x00000002 */
/* PHY_STATE_RO */
#define CSI2RX_PHY_STATE_RO_OFFSET                         (0x14U)
#define CSI2RX_PHY_STATE_RO                                (0x0U)
#define CSI2RX_PHY_STATE_RO_RO_PHY_STATE_SHIFT             (0U)
#define CSI2RX_PHY_STATE_RO_RO_PHY_STATE_MASK              (0xFFFU << CSI2RX_PHY_STATE_RO_RO_PHY_STATE_SHIFT)           /* 0x00000FFF */
/* DATA_IDS_1 */
#define CSI2RX_DATA_IDS_1_OFFSET                           (0x18U)
#define CSI2RX_DATA_IDS_1_SW_CSI_ID0_SHIFT                 (0U)
#define CSI2RX_DATA_IDS_1_SW_CSI_ID0_MASK                  (0xFFU << CSI2RX_DATA_IDS_1_SW_CSI_ID0_SHIFT)                /* 0x000000FF */
#define CSI2RX_DATA_IDS_1_SW_CSI_ID1_SHIFT                 (8U)
#define CSI2RX_DATA_IDS_1_SW_CSI_ID1_MASK                  (0xFFU << CSI2RX_DATA_IDS_1_SW_CSI_ID1_SHIFT)                /* 0x0000FF00 */
#define CSI2RX_DATA_IDS_1_SW_CSI_ID2_SHIFT                 (16U)
#define CSI2RX_DATA_IDS_1_SW_CSI_ID2_MASK                  (0xFFU << CSI2RX_DATA_IDS_1_SW_CSI_ID2_SHIFT)                /* 0x00FF0000 */
#define CSI2RX_DATA_IDS_1_SW_CSI_ID3_SHIFT                 (24U)
#define CSI2RX_DATA_IDS_1_SW_CSI_ID3_MASK                  (0xFFU << CSI2RX_DATA_IDS_1_SW_CSI_ID3_SHIFT)                /* 0xFF000000 */
/* DATA_IDS_2 */
#define CSI2RX_DATA_IDS_2_OFFSET                           (0x1CU)
#define CSI2RX_DATA_IDS_2_SW_CSI_ID4_SHIFT                 (0U)
#define CSI2RX_DATA_IDS_2_SW_CSI_ID4_MASK                  (0xFFU << CSI2RX_DATA_IDS_2_SW_CSI_ID4_SHIFT)                /* 0x000000FF */
#define CSI2RX_DATA_IDS_2_SW_CSI_ID5_SHIFT                 (8U)
#define CSI2RX_DATA_IDS_2_SW_CSI_ID5_MASK                  (0xFFU << CSI2RX_DATA_IDS_2_SW_CSI_ID5_SHIFT)                /* 0x0000FF00 */
#define CSI2RX_DATA_IDS_2_SW_CSI_ID6_SHIFT                 (16U)
#define CSI2RX_DATA_IDS_2_SW_CSI_ID6_MASK                  (0xFFU << CSI2RX_DATA_IDS_2_SW_CSI_ID6_SHIFT)                /* 0x00FF0000 */
#define CSI2RX_DATA_IDS_2_SW_CSI_ID7_SHIFT                 (24U)
#define CSI2RX_DATA_IDS_2_SW_CSI_ID7_MASK                  (0xFFU << CSI2RX_DATA_IDS_2_SW_CSI_ID7_SHIFT)                /* 0xFF000000 */
/* ERR_PHY */
#define CSI2RX_ERR_PHY_OFFSET                              (0x20U)
#define CSI2RX_ERR_PHY                                     (0x0U)
#define CSI2RX_ERR_PHY_PHY_ERRSOTHS_SHIFT                  (0U)
#define CSI2RX_ERR_PHY_PHY_ERRSOTHS_MASK                   (0xFU << CSI2RX_ERR_PHY_PHY_ERRSOTHS_SHIFT)                  /* 0x0000000F */
#define CSI2RX_ERR_PHY_PHY_ERRSOTSYNCHS_SHIFT              (4U)
#define CSI2RX_ERR_PHY_PHY_ERRSOTSYNCHS_MASK               (0xFU << CSI2RX_ERR_PHY_PHY_ERRSOTSYNCHS_SHIFT)              /* 0x000000F0 */
#define CSI2RX_ERR_PHY_PHY_ERREOTSYNCHS_SHIFT              (8U)
#define CSI2RX_ERR_PHY_PHY_ERREOTSYNCHS_MASK               (0xFU << CSI2RX_ERR_PHY_PHY_ERREOTSYNCHS_SHIFT)              /* 0x00000F00 */
#define CSI2RX_ERR_PHY_PHY_ERRESC_SHIFT                    (12U)
#define CSI2RX_ERR_PHY_PHY_ERRESC_MASK                     (0xFU << CSI2RX_ERR_PHY_PHY_ERRESC_SHIFT)                    /* 0x0000F000 */
#define CSI2RX_ERR_PHY_PHY_ERRCONTROL_SHIFT                (20U)
#define CSI2RX_ERR_PHY_PHY_ERRCONTROL_MASK                 (0xFU << CSI2RX_ERR_PHY_PHY_ERRCONTROL_SHIFT)                /* 0x00F00000 */
/* ERR_PACKET */
#define CSI2RX_ERR_PACKET_OFFSET                           (0x24U)
#define CSI2RX_ERR_PACKET                                  (0x0U)
#define CSI2RX_ERR_PACKET_ERR_F_BNDRY_MATCH_SHIFT          (0U)
#define CSI2RX_ERR_PACKET_ERR_F_BNDRY_MATCH_MASK           (0xFU << CSI2RX_ERR_PACKET_ERR_F_BNDRY_MATCH_SHIFT)          /* 0x0000000F */
#define CSI2RX_ERR_PACKET_ERR_F_SEQ_SHIFT                  (4U)
#define CSI2RX_ERR_PACKET_ERR_F_SEQ_MASK                   (0xFU << CSI2RX_ERR_PACKET_ERR_F_SEQ_SHIFT)                  /* 0x000000F0 */
#define CSI2RX_ERR_PACKET_ERR_FRAME_DATA_SHIFT             (8U)
#define CSI2RX_ERR_PACKET_ERR_FRAME_DATA_MASK              (0xFU << CSI2RX_ERR_PACKET_ERR_FRAME_DATA_SHIFT)             /* 0x00000F00 */
#define CSI2RX_ERR_PACKET_ERR_ID_SHIFT                     (12U)
#define CSI2RX_ERR_PACKET_ERR_ID_MASK                      (0xFU << CSI2RX_ERR_PACKET_ERR_ID_SHIFT)                     /* 0x0000F000 */
#define CSI2RX_ERR_PACKET_ECC_1BIT_ERROR_SHIFT             (16U)
#define CSI2RX_ERR_PACKET_ECC_1BIT_ERROR_MASK              (0xFU << CSI2RX_ERR_PACKET_ECC_1BIT_ERROR_SHIFT)             /* 0x000F0000 */
#define CSI2RX_ERR_PACKET_ECC_2BIT_ERROR_SHIFT             (20U)
#define CSI2RX_ERR_PACKET_ECC_2BIT_ERROR_MASK              (0x1U << CSI2RX_ERR_PACKET_ECC_2BIT_ERROR_SHIFT)             /* 0x00100000 */
#define CSI2RX_ERR_PACKET_CHECKSUM_ERROR_SHIFT             (24U)
#define CSI2RX_ERR_PACKET_CHECKSUM_ERROR_MASK              (0xFU << CSI2RX_ERR_PACKET_CHECKSUM_ERROR_SHIFT)             /* 0x0F000000 */
/* ERR_OVERFLOW */
#define CSI2RX_ERR_OVERFLOW_OFFSET                         (0x28U)
#define CSI2RX_ERR_OVERFLOW_AFIFO0_OVERFLOW_SHIFT          (0U)
#define CSI2RX_ERR_OVERFLOW_AFIFO0_OVERFLOW_MASK           (0x1U << CSI2RX_ERR_OVERFLOW_AFIFO0_OVERFLOW_SHIFT)          /* 0x00000001 */
#define CSI2RX_ERR_OVERFLOW_AFIFO10_OVERFLOW_SHIFT         (4U)
#define CSI2RX_ERR_OVERFLOW_AFIFO10_OVERFLOW_MASK          (0x1U << CSI2RX_ERR_OVERFLOW_AFIFO10_OVERFLOW_SHIFT)         /* 0x00000010 */
#define CSI2RX_ERR_OVERFLOW_AFIFO11_OVERFLOW_SHIFT         (5U)
#define CSI2RX_ERR_OVERFLOW_AFIFO11_OVERFLOW_MASK          (0x1U << CSI2RX_ERR_OVERFLOW_AFIFO11_OVERFLOW_SHIFT)         /* 0x00000020 */
#define CSI2RX_ERR_OVERFLOW_AFIFO12_OVERFLOW_SHIFT         (6U)
#define CSI2RX_ERR_OVERFLOW_AFIFO12_OVERFLOW_MASK          (0x1U << CSI2RX_ERR_OVERFLOW_AFIFO12_OVERFLOW_SHIFT)         /* 0x00000040 */
#define CSI2RX_ERR_OVERFLOW_AFIFO13_OVERFLOW_SHIFT         (7U)
#define CSI2RX_ERR_OVERFLOW_AFIFO13_OVERFLOW_MASK          (0x1U << CSI2RX_ERR_OVERFLOW_AFIFO13_OVERFLOW_SHIFT)         /* 0x00000080 */
#define CSI2RX_ERR_OVERFLOW_LAFIFO10_OVERFLOW_SHIFT        (8U)
#define CSI2RX_ERR_OVERFLOW_LAFIFO10_OVERFLOW_MASK         (0x1U << CSI2RX_ERR_OVERFLOW_LAFIFO10_OVERFLOW_SHIFT)        /* 0x00000100 */
#define CSI2RX_ERR_OVERFLOW_LAFIFO11_OVERFLOW_SHIFT        (9U)
#define CSI2RX_ERR_OVERFLOW_LAFIFO11_OVERFLOW_MASK         (0x1U << CSI2RX_ERR_OVERFLOW_LAFIFO11_OVERFLOW_SHIFT)        /* 0x00000200 */
#define CSI2RX_ERR_OVERFLOW_LAFIFO12_OVERFLOW_SHIFT        (10U)
#define CSI2RX_ERR_OVERFLOW_LAFIFO12_OVERFLOW_MASK         (0x1U << CSI2RX_ERR_OVERFLOW_LAFIFO12_OVERFLOW_SHIFT)        /* 0x00000400 */
#define CSI2RX_ERR_OVERFLOW_LAFIFO13_OVERFLOW_SHIFT        (11U)
#define CSI2RX_ERR_OVERFLOW_LAFIFO13_OVERFLOW_MASK         (0x1U << CSI2RX_ERR_OVERFLOW_LAFIFO13_OVERFLOW_SHIFT)        /* 0x00000800 */
#define CSI2RX_ERR_OVERFLOW_AFIFO20_OVERFLOW_SHIFT         (12U)
#define CSI2RX_ERR_OVERFLOW_AFIFO20_OVERFLOW_MASK          (0x1U << CSI2RX_ERR_OVERFLOW_AFIFO20_OVERFLOW_SHIFT)         /* 0x00001000 */
#define CSI2RX_ERR_OVERFLOW_AFIFO21_OVERFLOW_SHIFT         (13U)
#define CSI2RX_ERR_OVERFLOW_AFIFO21_OVERFLOW_MASK          (0x1U << CSI2RX_ERR_OVERFLOW_AFIFO21_OVERFLOW_SHIFT)         /* 0x00002000 */
#define CSI2RX_ERR_OVERFLOW_AFIFO22_OVERFLOW_SHIFT         (14U)
#define CSI2RX_ERR_OVERFLOW_AFIFO22_OVERFLOW_MASK          (0x1U << CSI2RX_ERR_OVERFLOW_AFIFO22_OVERFLOW_SHIFT)         /* 0x00004000 */
#define CSI2RX_ERR_OVERFLOW_IBUFX3_OVERFLOW_SHIFT          (16U)
#define CSI2RX_ERR_OVERFLOW_IBUFX3_OVERFLOW_MASK           (0x7U << CSI2RX_ERR_OVERFLOW_IBUFX3_OVERFLOW_SHIFT)          /* 0x00070000 */
#define CSI2RX_ERR_OVERFLOW_IBUF3R_OVERFLOW_SHIFT          (19U)
#define CSI2RX_ERR_OVERFLOW_IBUF3R_OVERFLOW_MASK           (0x1U << CSI2RX_ERR_OVERFLOW_IBUF3R_OVERFLOW_SHIFT)          /* 0x00080000 */
#define CSI2RX_ERR_OVERFLOW_Y_STAT_AFIFOX3_OVERFLOW_SHIFT  (20U)
#define CSI2RX_ERR_OVERFLOW_Y_STAT_AFIFOX3_OVERFLOW_MASK   (0x7U << CSI2RX_ERR_OVERFLOW_Y_STAT_AFIFOX3_OVERFLOW_SHIFT)  /* 0x00700000 */
/* ERR_STAT */
#define CSI2RX_ERR_STAT_OFFSET                             (0x2CU)
#define CSI2RX_ERR_STAT                                    (0x0U)
#define CSI2RX_ERR_STAT_RAW0_WR_FRAME_END_SHIFT            (0U)
#define CSI2RX_ERR_STAT_RAW0_WR_FRAME_END_MASK             (0x1U << CSI2RX_ERR_STAT_RAW0_WR_FRAME_END_SHIFT)            /* 0x00000001 */
#define CSI2RX_ERR_STAT_RAW1_WR_FRAME_END_SHIFT            (1U)
#define CSI2RX_ERR_STAT_RAW1_WR_FRAME_END_MASK             (0x1U << CSI2RX_ERR_STAT_RAW1_WR_FRAME_END_SHIFT)            /* 0x00000002 */
#define CSI2RX_ERR_STAT_RAW2_WR_FRAME_END_SHIFT            (2U)
#define CSI2RX_ERR_STAT_RAW2_WR_FRAME_END_MASK             (0x1U << CSI2RX_ERR_STAT_RAW2_WR_FRAME_END_SHIFT)            /* 0x00000004 */
#define CSI2RX_ERR_STAT_RAW3_WR_FRAME_END_SHIFT            (3U)
#define CSI2RX_ERR_STAT_RAW3_WR_FRAME_END_MASK             (0x1U << CSI2RX_ERR_STAT_RAW3_WR_FRAME_END_SHIFT)            /* 0x00000008 */
#define CSI2RX_ERR_STAT_RAW0_RD_FRAME_END_SHIFT            (4U)
#define CSI2RX_ERR_STAT_RAW0_RD_FRAME_END_MASK             (0x1U << CSI2RX_ERR_STAT_RAW0_RD_FRAME_END_SHIFT)            /* 0x00000010 */
#define CSI2RX_ERR_STAT_RAW1_RD_FRAME_END_SHIFT            (5U)
#define CSI2RX_ERR_STAT_RAW1_RD_FRAME_END_MASK             (0x1U << CSI2RX_ERR_STAT_RAW1_RD_FRAME_END_SHIFT)            /* 0x00000020 */
#define CSI2RX_ERR_STAT_RAW2_RD_FRAME_END_SHIFT            (6U)
#define CSI2RX_ERR_STAT_RAW2_RD_FRAME_END_MASK             (0x1U << CSI2RX_ERR_STAT_RAW2_RD_FRAME_END_SHIFT)            /* 0x00000040 */
#define CSI2RX_ERR_STAT_RAW0_WR_H_SIZE_ERR_SHIFT           (8U)
#define CSI2RX_ERR_STAT_RAW0_WR_H_SIZE_ERR_MASK            (0x1U << CSI2RX_ERR_STAT_RAW0_WR_H_SIZE_ERR_SHIFT)           /* 0x00000100 */
#define CSI2RX_ERR_STAT_RAW1_WR_H_SIZE_ERR_SHIFT           (9U)
#define CSI2RX_ERR_STAT_RAW1_WR_H_SIZE_ERR_MASK            (0x1U << CSI2RX_ERR_STAT_RAW1_WR_H_SIZE_ERR_SHIFT)           /* 0x00000200 */
#define CSI2RX_ERR_STAT_RAW2_WR_H_SIZE_ERR_SHIFT           (10U)
#define CSI2RX_ERR_STAT_RAW2_WR_H_SIZE_ERR_MASK            (0x1U << CSI2RX_ERR_STAT_RAW2_WR_H_SIZE_ERR_SHIFT)           /* 0x00000400 */
#define CSI2RX_ERR_STAT_RAW3_WR_H_SIZE_ERR_SHIFT           (11U)
#define CSI2RX_ERR_STAT_RAW3_WR_H_SIZE_ERR_MASK            (0x1U << CSI2RX_ERR_STAT_RAW3_WR_H_SIZE_ERR_SHIFT)           /* 0x00000800 */
#define CSI2RX_ERR_STAT_RAW0_WR_V_SIZE_ERR_SHIFT           (12U)
#define CSI2RX_ERR_STAT_RAW0_WR_V_SIZE_ERR_MASK            (0x1U << CSI2RX_ERR_STAT_RAW0_WR_V_SIZE_ERR_SHIFT)           /* 0x00001000 */
#define CSI2RX_ERR_STAT_RAW1_WR_V_SIZE_ERR_SHIFT           (13U)
#define CSI2RX_ERR_STAT_RAW1_WR_V_SIZE_ERR_MASK            (0x1U << CSI2RX_ERR_STAT_RAW1_WR_V_SIZE_ERR_SHIFT)           /* 0x00002000 */
#define CSI2RX_ERR_STAT_RAW2_WR_V_SIZE_ERR_SHIFT           (14U)
#define CSI2RX_ERR_STAT_RAW2_WR_V_SIZE_ERR_MASK            (0x1U << CSI2RX_ERR_STAT_RAW2_WR_V_SIZE_ERR_SHIFT)           /* 0x00004000 */
#define CSI2RX_ERR_STAT_RAW3_WR_V_SIZE_ERR_SHIFT           (15U)
#define CSI2RX_ERR_STAT_RAW3_WR_V_SIZE_ERR_MASK            (0x1U << CSI2RX_ERR_STAT_RAW3_WR_V_SIZE_ERR_SHIFT)           /* 0x00008000 */
#define CSI2RX_ERR_STAT_MIPI_LINECNT_SHIFT                 (16U)
#define CSI2RX_ERR_STAT_MIPI_LINECNT_MASK                  (0x1U << CSI2RX_ERR_STAT_MIPI_LINECNT_SHIFT)                 /* 0x00010000 */
#define CSI2RX_ERR_STAT_MIPI_FRAME_ST_VC_SHIFT             (20U)
#define CSI2RX_ERR_STAT_MIPI_FRAME_ST_VC_MASK              (0xFU << CSI2RX_ERR_STAT_MIPI_FRAME_ST_VC_SHIFT)             /* 0x00F00000 */
#define CSI2RX_ERR_STAT_MIPI_FRAME_END_VC_SHIFT            (24U)
#define CSI2RX_ERR_STAT_MIPI_FRAME_END_VC_MASK             (0xFU << CSI2RX_ERR_STAT_MIPI_FRAME_END_VC_SHIFT)            /* 0x0F000000 */
#define CSI2RX_ERR_STAT_Y_STAT_END_SHIFT                   (28U)
#define CSI2RX_ERR_STAT_Y_STAT_END_MASK                    (0x7U << CSI2RX_ERR_STAT_Y_STAT_END_SHIFT)                   /* 0x70000000 */
/* MASK_PHY */
#define CSI2RX_MASK_PHY_OFFSET                             (0x30U)
#define CSI2RX_MASK_PHY_SW_IMSK_PHY_ERRSOTHS_SHIFT         (0U)
#define CSI2RX_MASK_PHY_SW_IMSK_PHY_ERRSOTHS_MASK          (0xFU << CSI2RX_MASK_PHY_SW_IMSK_PHY_ERRSOTHS_SHIFT)         /* 0x0000000F */
#define CSI2RX_MASK_PHY_SW_IMSK_PHY_ERRSOTSYNCHS_SHIFT     (4U)
#define CSI2RX_MASK_PHY_SW_IMSK_PHY_ERRSOTSYNCHS_MASK      (0xFU << CSI2RX_MASK_PHY_SW_IMSK_PHY_ERRSOTSYNCHS_SHIFT)     /* 0x000000F0 */
#define CSI2RX_MASK_PHY_SW_IMSK_PHY_ERREOTSYNCHS_SHIFT     (8U)
#define CSI2RX_MASK_PHY_SW_IMSK_PHY_ERREOTSYNCHS_MASK      (0xFU << CSI2RX_MASK_PHY_SW_IMSK_PHY_ERREOTSYNCHS_SHIFT)     /* 0x00000F00 */
#define CSI2RX_MASK_PHY_SW_IMSK_PHY_ERRESC_SHIFT           (12U)
#define CSI2RX_MASK_PHY_SW_IMSK_PHY_ERRESC_MASK            (0xFU << CSI2RX_MASK_PHY_SW_IMSK_PHY_ERRESC_SHIFT)           /* 0x0000F000 */
#define CSI2RX_MASK_PHY_SW_IMSK_PHY_ERRCONTROL_SHIFT       (20U)
#define CSI2RX_MASK_PHY_SW_IMSK_PHY_ERRCONTROL_MASK        (0xFU << CSI2RX_MASK_PHY_SW_IMSK_PHY_ERRCONTROL_SHIFT)       /* 0x00F00000 */
/* MASK_PACKET */
#define CSI2RX_MASK_PACKET_OFFSET                          (0x34U)
#define CSI2RX_MASK_PACKET_SW_IMSK_ERR_F_BNDRY_MATCH_SHIFT (0U)
#define CSI2RX_MASK_PACKET_SW_IMSK_ERR_F_BNDRY_MATCH_MASK  (0xFU << CSI2RX_MASK_PACKET_SW_IMSK_ERR_F_BNDRY_MATCH_SHIFT) /* 0x0000000F */
#define CSI2RX_MASK_PACKET_SW_IMSK_ERR_F_SEQ_SHIFT         (4U)
#define CSI2RX_MASK_PACKET_SW_IMSK_ERR_F_SEQ_MASK          (0xFU << CSI2RX_MASK_PACKET_SW_IMSK_ERR_F_SEQ_SHIFT)         /* 0x000000F0 */
#define CSI2RX_MASK_PACKET_SW_IMSK_ERR_FRAME_DATA_SHIFT    (8U)
#define CSI2RX_MASK_PACKET_SW_IMSK_ERR_FRAME_DATA_MASK     (0xFU << CSI2RX_MASK_PACKET_SW_IMSK_ERR_FRAME_DATA_SHIFT)    /* 0x00000F00 */
#define CSI2RX_MASK_PACKET_SW_IMSK_ERR_ID_SHIFT            (12U)
#define CSI2RX_MASK_PACKET_SW_IMSK_ERR_ID_MASK             (0xFU << CSI2RX_MASK_PACKET_SW_IMSK_ERR_ID_SHIFT)            /* 0x0000F000 */
#define CSI2RX_MASK_PACKET_SW_IMSK_ECC_1BIT_ERROR_SHIFT    (16U)
#define CSI2RX_MASK_PACKET_SW_IMSK_ECC_1BIT_ERROR_MASK     (0xFU << CSI2RX_MASK_PACKET_SW_IMSK_ECC_1BIT_ERROR_SHIFT)    /* 0x000F0000 */
#define CSI2RX_MASK_PACKET_SW_IMSK_ECC_2BIT_ERROR_SHIFT    (20U)
#define CSI2RX_MASK_PACKET_SW_IMSK_ECC_2BIT_ERROR_MASK     (0x1U << CSI2RX_MASK_PACKET_SW_IMSK_ECC_2BIT_ERROR_SHIFT)    /* 0x00100000 */
#define CSI2RX_MASK_PACKET_SW_IMSK_CHECKSUM_ERROR_SHIFT    (24U)
#define CSI2RX_MASK_PACKET_SW_IMSK_CHECKSUM_ERROR_MASK     (0xFU << CSI2RX_MASK_PACKET_SW_IMSK_CHECKSUM_ERROR_SHIFT)    /* 0x0F000000 */
/* MASK_OVERFLOW */
#define CSI2RX_MASK_OVERFLOW_OFFSET                        (0x38U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO0_OVERFLOW_SHIFT (0U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO0_OVERFLOW_MASK  (0x1U << CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO0_OVERFLOW_SHIFT) /* 0x00000001 */
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO10_OVERFLOW_SHIFT (4U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO10_OVERFLOW_MASK (0x1U << CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO10_OVERFLOW_SHIFT) /* 0x00000010 */
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO11_OVERFLOW_SHIFT (5U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO11_OVERFLOW_MASK (0x1U << CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO11_OVERFLOW_SHIFT) /* 0x00000020 */
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO12_OVERFLOW_SHIFT (6U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO12_OVERFLOW_MASK (0x1U << CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO12_OVERFLOW_SHIFT) /* 0x00000040 */
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO13_OVERFLOW_SHIFT (7U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO13_OVERFLOW_MASK (0x1U << CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO13_OVERFLOW_SHIFT) /* 0x00000080 */
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_LAFIFO10_OVERFLOW_SHIFT (8U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_LAFIFO10_OVERFLOW_MASK (0x1U << CSI2RX_MASK_OVERFLOW_SW_IMSK_LAFIFO10_OVERFLOW_SHIFT) /* 0x00000100 */
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_LAFIFO11_OVERFLOW_SHIFT (9U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_LAFIFO11_OVERFLOW_MASK (0x1U << CSI2RX_MASK_OVERFLOW_SW_IMSK_LAFIFO11_OVERFLOW_SHIFT) /* 0x00000200 */
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_LAFIFO12_OVERFLOW_SHIFT (10U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_LAFIFO12_OVERFLOW_MASK (0x1U << CSI2RX_MASK_OVERFLOW_SW_IMSK_LAFIFO12_OVERFLOW_SHIFT) /* 0x00000400 */
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_LAFIFO13_OVERFLOW_SHIFT (11U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_LAFIFO13_OVERFLOW_MASK (0x1U << CSI2RX_MASK_OVERFLOW_SW_IMSK_LAFIFO13_OVERFLOW_SHIFT) /* 0x00000800 */
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO20_OVERFLOW_SHIFT (12U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO20_OVERFLOW_MASK (0x1U << CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO20_OVERFLOW_SHIFT) /* 0x00001000 */
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO21_OVERFLOW_SHIFT (13U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO21_OVERFLOW_MASK (0x1U << CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO21_OVERFLOW_SHIFT) /* 0x00002000 */
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO22_OVERFLOW_SHIFT (14U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO22_OVERFLOW_MASK (0x1U << CSI2RX_MASK_OVERFLOW_SW_IMSK_AFIFO22_OVERFLOW_SHIFT) /* 0x00004000 */
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_IBUFX3_OVERFLOW_SHIFT (16U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_IBUFX3_OVERFLOW_MASK  (0x7U << CSI2RX_MASK_OVERFLOW_SW_IMSK_IBUFX3_OVERFLOW_SHIFT) /* 0x00070000 */
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_IBUF3R_OVERFLOW_SHIFT (19U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_IBUF3R_OVERFLOW_MASK  (0x1U << CSI2RX_MASK_OVERFLOW_SW_IMSK_IBUF3R_OVERFLOW_SHIFT) /* 0x00080000 */
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_Y_STAT_AFIFOX3_OVERFLOW_SHIFT (20U)
#define CSI2RX_MASK_OVERFLOW_SW_IMSK_Y_STAT_AFIFOX3_OVERFLOW_MASK (0x7U << CSI2RX_MASK_OVERFLOW_SW_IMSK_Y_STAT_AFIFOX3_OVERFLOW_SHIFT) /* 0x00700000 */
/* MASK_STAT */
#define CSI2RX_MASK_STAT_OFFSET                            (0x3CU)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW0_WR_FRAME_END_SHIFT   (0U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW0_WR_FRAME_END_MASK    (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW0_WR_FRAME_END_SHIFT)   /* 0x00000001 */
#define CSI2RX_MASK_STAT_SW_IMSK_RAW1_WR_FRAME_END_SHIFT   (1U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW1_WR_FRAME_END_MASK    (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW1_WR_FRAME_END_SHIFT)   /* 0x00000002 */
#define CSI2RX_MASK_STAT_SW_IMSK_RAW2_WR_FRAME_END_SHIFT   (2U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW2_WR_FRAME_END_MASK    (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW2_WR_FRAME_END_SHIFT)   /* 0x00000004 */
#define CSI2RX_MASK_STAT_SW_IMSK_RAW3_WR_FRAME_END_SHIFT   (3U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW3_WR_FRAME_END_MASK    (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW3_WR_FRAME_END_SHIFT)   /* 0x00000008 */
#define CSI2RX_MASK_STAT_SW_IMSK_RAW0_RD_FRAME_END_SHIFT   (4U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW0_RD_FRAME_END_MASK    (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW0_RD_FRAME_END_SHIFT)   /* 0x00000010 */
#define CSI2RX_MASK_STAT_SW_IMSK_RAW1_RD_FRAME_END_SHIFT   (5U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW1_RD_FRAME_END_MASK    (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW1_RD_FRAME_END_SHIFT)   /* 0x00000020 */
#define CSI2RX_MASK_STAT_SW_IMSK_RAW2_RD_FRAME_END_SHIFT   (6U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW2_RD_FRAME_END_MASK    (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW2_RD_FRAME_END_SHIFT)   /* 0x00000040 */
#define CSI2RX_MASK_STAT_SW_IMSK_RAW0_WR_H_SIZE_ERR_SHIFT  (8U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW0_WR_H_SIZE_ERR_MASK   (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW0_WR_H_SIZE_ERR_SHIFT)  /* 0x00000100 */
#define CSI2RX_MASK_STAT_SW_IMSK_RAW1_WR_H_SIZE_ERR_SHIFT  (9U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW1_WR_H_SIZE_ERR_MASK   (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW1_WR_H_SIZE_ERR_SHIFT)  /* 0x00000200 */
#define CSI2RX_MASK_STAT_SW_IMSK_RAW2_WR_H_SIZE_ERR_SHIFT  (10U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW2_WR_H_SIZE_ERR_MASK   (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW2_WR_H_SIZE_ERR_SHIFT)  /* 0x00000400 */
#define CSI2RX_MASK_STAT_SW_IMSK_RAW3_WR_H_SIZE_ERR_SHIFT  (11U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW3_WR_H_SIZE_ERR_MASK   (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW3_WR_H_SIZE_ERR_SHIFT)  /* 0x00000800 */
#define CSI2RX_MASK_STAT_SW_IMSK_RAW0_WR_V_SIZE_ERR_SHIFT  (12U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW0_WR_V_SIZE_ERR_MASK   (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW0_WR_V_SIZE_ERR_SHIFT)  /* 0x00001000 */
#define CSI2RX_MASK_STAT_SW_IMSK_RAW1_WR_V_SIZE_ERR_SHIFT  (13U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW1_WR_V_SIZE_ERR_MASK   (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW1_WR_V_SIZE_ERR_SHIFT)  /* 0x00002000 */
#define CSI2RX_MASK_STAT_SW_IMSK_RAW2_WR_V_SIZE_ERR_SHIFT  (14U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW2_WR_V_SIZE_ERR_MASK   (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW2_WR_V_SIZE_ERR_SHIFT)  /* 0x00004000 */
#define CSI2RX_MASK_STAT_SW_IMSK_RAW3_WR_V_SIZE_ERR_SHIFT  (15U)
#define CSI2RX_MASK_STAT_SW_IMSK_RAW3_WR_V_SIZE_ERR_MASK   (0x1U << CSI2RX_MASK_STAT_SW_IMSK_RAW3_WR_V_SIZE_ERR_SHIFT)  /* 0x00008000 */
#define CSI2RX_MASK_STAT_SW_IMSK_CSI_ISP_LINECNT_SHIFT     (16U)
#define CSI2RX_MASK_STAT_SW_IMSK_CSI_ISP_LINECNT_MASK      (0x1U << CSI2RX_MASK_STAT_SW_IMSK_CSI_ISP_LINECNT_SHIFT)     /* 0x00010000 */
#define CSI2RX_MASK_STAT_SW_IMSK_MIPI_FRAME_ST_VC_SHIFT    (20U)
#define CSI2RX_MASK_STAT_SW_IMSK_MIPI_FRAME_ST_VC_MASK     (0xFU << CSI2RX_MASK_STAT_SW_IMSK_MIPI_FRAME_ST_VC_SHIFT)    /* 0x00F00000 */
#define CSI2RX_MASK_STAT_SW_IMSK_MIPI_FRAME_END_VC_SHIFT   (24U)
#define CSI2RX_MASK_STAT_SW_IMSK_MIPI_FRAME_END_VC_MASK    (0xFU << CSI2RX_MASK_STAT_SW_IMSK_MIPI_FRAME_END_VC_SHIFT)   /* 0x0F000000 */
#define CSI2RX_MASK_STAT_SW_IMSK_Y_STAT_END_SHIFT          (28U)
#define CSI2RX_MASK_STAT_SW_IMSK_Y_STAT_END_MASK           (0x7U << CSI2RX_MASK_STAT_SW_IMSK_Y_STAT_END_SHIFT)          /* 0x70000000 */
/* RAW0_WR_CTRL */
#define CSI2RX_RAW0_WR_CTRL_OFFSET                         (0x40U)
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_EN_ORG_SHIFT    (0U)
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_EN_ORG_MASK     (0x1U << CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_EN_ORG_SHIFT)    /* 0x00000001 */
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_SIMG_MOD_SHIFT  (1U)
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_SIMG_MOD_MASK   (0x1U << CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_SIMG_MOD_SHIFT)  /* 0x00000002 */
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_SIMG_SWP_SHIFT  (2U)
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_SIMG_SWP_MASK   (0x1U << CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_SIMG_SWP_SHIFT)  /* 0x00000004 */
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_H_OUT_SHIFT     (3U)
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_H_OUT_MASK      (0x1U << CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_H_OUT_SHIFT)     /* 0x00000008 */
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_CRC_OUT_SHIFT   (4U)
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_CRC_OUT_MASK    (0x1U << CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_CRC_OUT_SHIFT)   /* 0x00000010 */
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_CHAN_SHIFT      (8U)
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_CHAN_MASK       (0xFFU << CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_CHAN_SHIFT)     /* 0x0000FF00 */
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW16_ID_SHIFT          (16U)
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW16_ID_MASK           (0x3FU << CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW16_ID_SHIFT)         /* 0x003F0000 */
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_EN_SHD_SHIFT    (31U)
#define CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_EN_SHD_MASK     (0x1U << CSI2RX_RAW0_WR_CTRL_SW_CSI_RAW0_WR_EN_SHD_SHIFT)    /* 0x80000000 */
/* RAW0_WR_LINECNT_RO */
#define CSI2RX_RAW0_WR_LINECNT_RO_OFFSET                   (0x44U)
#define CSI2RX_RAW0_WR_LINECNT_RO                          (0x0U)
#define CSI2RX_RAW0_WR_LINECNT_RO_RO_RAW0_WR_LINE_CNT_SHIFT (0U)
#define CSI2RX_RAW0_WR_LINECNT_RO_RO_RAW0_WR_LINE_CNT_MASK (0x3FFFU << CSI2RX_RAW0_WR_LINECNT_RO_RO_RAW0_WR_LINE_CNT_SHIFT) /* 0x00003FFF */
/* RAW0_WR_PIC_SIZE */
#define CSI2RX_RAW0_WR_PIC_SIZE_OFFSET                     (0x48U)
#define CSI2RX_RAW0_WR_PIC_SIZE_SW_CSI_RAW0_WR_H_SIZE_ORG_SHIFT (0U)
#define CSI2RX_RAW0_WR_PIC_SIZE_SW_CSI_RAW0_WR_H_SIZE_ORG_MASK (0x3FFFU << CSI2RX_RAW0_WR_PIC_SIZE_SW_CSI_RAW0_WR_H_SIZE_ORG_SHIFT) /* 0x00003FFF */
#define CSI2RX_RAW0_WR_PIC_SIZE_SW_CSI_RAW0_WR_V_SIZE_ORG_SHIFT (16U)
#define CSI2RX_RAW0_WR_PIC_SIZE_SW_CSI_RAW0_WR_V_SIZE_ORG_MASK (0x3FFFU << CSI2RX_RAW0_WR_PIC_SIZE_SW_CSI_RAW0_WR_V_SIZE_ORG_SHIFT) /* 0x3FFF0000 */
/* RAW0_WR_PIC_OFF */
#define CSI2RX_RAW0_WR_PIC_OFF_OFFSET                      (0x4CU)
#define CSI2RX_RAW0_WR_PIC_OFF_SW_CSI_RAW0_WR_H_OFF_SHIFT  (0U)
#define CSI2RX_RAW0_WR_PIC_OFF_SW_CSI_RAW0_WR_H_OFF_MASK   (0x3FFFU << CSI2RX_RAW0_WR_PIC_OFF_SW_CSI_RAW0_WR_H_OFF_SHIFT) /* 0x00003FFF */
#define CSI2RX_RAW0_WR_PIC_OFF_SW_CSI_RAW0_WR_V_OFF_SHIFT  (16U)
#define CSI2RX_RAW0_WR_PIC_OFF_SW_CSI_RAW0_WR_V_OFF_MASK   (0x3FFFU << CSI2RX_RAW0_WR_PIC_OFF_SW_CSI_RAW0_WR_V_OFF_SHIFT) /* 0x3FFF0000 */
/* RAW1_WR_CTRL */
#define CSI2RX_RAW1_WR_CTRL_OFFSET                         (0x50U)
#define CSI2RX_RAW1_WR_CTRL_SW_CSI_DAMTX1_EN_ORG_SHIFT     (0U)
#define CSI2RX_RAW1_WR_CTRL_SW_CSI_DAMTX1_EN_ORG_MASK      (0x1U << CSI2RX_RAW1_WR_CTRL_SW_CSI_DAMTX1_EN_ORG_SHIFT)     /* 0x00000001 */
#define CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_SIMG_MOD_SHIFT  (1U)
#define CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_SIMG_MOD_MASK   (0x1U << CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_SIMG_MOD_SHIFT)  /* 0x00000002 */
#define CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_SIMG_SWP_SHIFT  (2U)
#define CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_SIMG_SWP_MASK   (0x1U << CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_SIMG_SWP_SHIFT)  /* 0x00000004 */
#define CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_H_OUT_SHIFT     (3U)
#define CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_H_OUT_MASK      (0x1U << CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_H_OUT_SHIFT)     /* 0x00000008 */
#define CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_CRC_OUT_SHIFT   (4U)
#define CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_CRC_OUT_MASK    (0x1U << CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_CRC_OUT_SHIFT)   /* 0x00000010 */
#define CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_CHAN_SHIFT      (8U)
#define CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_CHAN_MASK       (0xFFU << CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_CHAN_SHIFT)     /* 0x0000FF00 */
#define CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_EN_SHD_SHIFT    (31U)
#define CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_EN_SHD_MASK     (0x1U << CSI2RX_RAW1_WR_CTRL_SW_CSI_RAW1_WR_EN_SHD_SHIFT)    /* 0x80000000 */
/* RAW1_WR_LINECNT_RO */
#define CSI2RX_RAW1_WR_LINECNT_RO_OFFSET                   (0x54U)
#define CSI2RX_RAW1_WR_LINECNT_RO                          (0x0U)
#define CSI2RX_RAW1_WR_LINECNT_RO_RO_RAW1_WR_LINE_CNT_SHIFT (0U)
#define CSI2RX_RAW1_WR_LINECNT_RO_RO_RAW1_WR_LINE_CNT_MASK (0x3FFFU << CSI2RX_RAW1_WR_LINECNT_RO_RO_RAW1_WR_LINE_CNT_SHIFT) /* 0x00003FFF */
/* RAW1_WR_PIC_SIZE */
#define CSI2RX_RAW1_WR_PIC_SIZE_OFFSET                     (0x58U)
#define CSI2RX_RAW1_WR_PIC_SIZE_SW_CSI_RAW1_WR_H_SIZE_ORG_SHIFT (0U)
#define CSI2RX_RAW1_WR_PIC_SIZE_SW_CSI_RAW1_WR_H_SIZE_ORG_MASK (0x3FFFU << CSI2RX_RAW1_WR_PIC_SIZE_SW_CSI_RAW1_WR_H_SIZE_ORG_SHIFT) /* 0x00003FFF */
#define CSI2RX_RAW1_WR_PIC_SIZE_SW_CSI_RAW1_WR_V_SIZE_ORG_SHIFT (16U)
#define CSI2RX_RAW1_WR_PIC_SIZE_SW_CSI_RAW1_WR_V_SIZE_ORG_MASK (0x3FFFU << CSI2RX_RAW1_WR_PIC_SIZE_SW_CSI_RAW1_WR_V_SIZE_ORG_SHIFT) /* 0x3FFF0000 */
/* RAW1_WR_PIC_OFF */
#define CSI2RX_RAW1_WR_PIC_OFF_OFFSET                      (0x5CU)
#define CSI2RX_RAW1_WR_PIC_OFF_SW_CSI_RAW1_WR_H_OFF_SHIFT  (0U)
#define CSI2RX_RAW1_WR_PIC_OFF_SW_CSI_RAW1_WR_H_OFF_MASK   (0x3FFFU << CSI2RX_RAW1_WR_PIC_OFF_SW_CSI_RAW1_WR_H_OFF_SHIFT) /* 0x00003FFF */
#define CSI2RX_RAW1_WR_PIC_OFF_SW_CSI_RAW1_WR_V_OFF_SHIFT  (16U)
#define CSI2RX_RAW1_WR_PIC_OFF_SW_CSI_RAW1_WR_V_OFF_MASK   (0x3FFFU << CSI2RX_RAW1_WR_PIC_OFF_SW_CSI_RAW1_WR_V_OFF_SHIFT) /* 0x3FFF0000 */
/* RAW2_WR_CTRL */
#define CSI2RX_RAW2_WR_CTRL_OFFSET                         (0x60U)
#define CSI2RX_RAW2_WR_CTRL_SW_CSI_DAMTX2_EN_ORG_SHIFT     (0U)
#define CSI2RX_RAW2_WR_CTRL_SW_CSI_DAMTX2_EN_ORG_MASK      (0x1U << CSI2RX_RAW2_WR_CTRL_SW_CSI_DAMTX2_EN_ORG_SHIFT)     /* 0x00000001 */
#define CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_SIMG_MOD_SHIFT  (1U)
#define CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_SIMG_MOD_MASK   (0x1U << CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_SIMG_MOD_SHIFT)  /* 0x00000002 */
#define CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_SIMG_SWP_SHIFT  (2U)
#define CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_SIMG_SWP_MASK   (0x1U << CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_SIMG_SWP_SHIFT)  /* 0x00000004 */
#define CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_H_OUT_SHIFT     (3U)
#define CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_H_OUT_MASK      (0x1U << CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_H_OUT_SHIFT)     /* 0x00000008 */
#define CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_CRC_OUT_SHIFT   (4U)
#define CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_CRC_OUT_MASK    (0x1U << CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_CRC_OUT_SHIFT)   /* 0x00000010 */
#define CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_CHAN_SHIFT      (8U)
#define CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_CHAN_MASK       (0xFFU << CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_CHAN_SHIFT)     /* 0x0000FF00 */
#define CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_EN_SHD_SHIFT    (31U)
#define CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_EN_SHD_MASK     (0x1U << CSI2RX_RAW2_WR_CTRL_SW_CSI_RAW2_WR_EN_SHD_SHIFT)    /* 0x80000000 */
/* RAW2_WR_LINECNT_RO */
#define CSI2RX_RAW2_WR_LINECNT_RO_OFFSET                   (0x64U)
#define CSI2RX_RAW2_WR_LINECNT_RO                          (0x0U)
#define CSI2RX_RAW2_WR_LINECNT_RO_RO_RAW2_WR_LINE_CNT_SHIFT (0U)
#define CSI2RX_RAW2_WR_LINECNT_RO_RO_RAW2_WR_LINE_CNT_MASK (0x3FFFU << CSI2RX_RAW2_WR_LINECNT_RO_RO_RAW2_WR_LINE_CNT_SHIFT) /* 0x00003FFF */
/* RAW2_WR_PIC_SIZE */
#define CSI2RX_RAW2_WR_PIC_SIZE_OFFSET                     (0x68U)
#define CSI2RX_RAW2_WR_PIC_SIZE_SW_CSI_RAW2_WR_H_SIZE_ORG_SHIFT (0U)
#define CSI2RX_RAW2_WR_PIC_SIZE_SW_CSI_RAW2_WR_H_SIZE_ORG_MASK (0x3FFFU << CSI2RX_RAW2_WR_PIC_SIZE_SW_CSI_RAW2_WR_H_SIZE_ORG_SHIFT) /* 0x00003FFF */
#define CSI2RX_RAW2_WR_PIC_SIZE_SW_CSI_RAW2_WR_V_SIZE_ORG_SHIFT (16U)
#define CSI2RX_RAW2_WR_PIC_SIZE_SW_CSI_RAW2_WR_V_SIZE_ORG_MASK (0x3FFFU << CSI2RX_RAW2_WR_PIC_SIZE_SW_CSI_RAW2_WR_V_SIZE_ORG_SHIFT) /* 0x3FFF0000 */
/* RAW2_WR_PIC_OFF */
#define CSI2RX_RAW2_WR_PIC_OFF_OFFSET                      (0x6CU)
#define CSI2RX_RAW2_WR_PIC_OFF_SW_CSI_RAW2_WR_H_OFF_SHIFT  (0U)
#define CSI2RX_RAW2_WR_PIC_OFF_SW_CSI_RAW2_WR_H_OFF_MASK   (0x3FFFU << CSI2RX_RAW2_WR_PIC_OFF_SW_CSI_RAW2_WR_H_OFF_SHIFT) /* 0x00003FFF */
#define CSI2RX_RAW2_WR_PIC_OFF_SW_CSI_RAW2_WR_V_OFF_SHIFT  (16U)
#define CSI2RX_RAW2_WR_PIC_OFF_SW_CSI_RAW2_WR_V_OFF_MASK   (0x3FFFU << CSI2RX_RAW2_WR_PIC_OFF_SW_CSI_RAW2_WR_V_OFF_SHIFT) /* 0x3FFF0000 */
/* RAW3_WR_CTRL */
#define CSI2RX_RAW3_WR_CTRL_OFFSET                         (0x70U)
#define CSI2RX_RAW3_WR_CTRL_SW_CSI_DAMTX3_EN_ORG_SHIFT     (0U)
#define CSI2RX_RAW3_WR_CTRL_SW_CSI_DAMTX3_EN_ORG_MASK      (0x1U << CSI2RX_RAW3_WR_CTRL_SW_CSI_DAMTX3_EN_ORG_SHIFT)     /* 0x00000001 */
#define CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_SIMG_MOD_SHIFT  (1U)
#define CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_SIMG_MOD_MASK   (0x1U << CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_SIMG_MOD_SHIFT)  /* 0x00000002 */
#define CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_SIMG_SWP_SHIFT  (2U)
#define CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_SIMG_SWP_MASK   (0x1U << CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_SIMG_SWP_SHIFT)  /* 0x00000004 */
#define CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_H_OUT_SHIFT     (3U)
#define CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_H_OUT_MASK      (0x1U << CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_H_OUT_SHIFT)     /* 0x00000008 */
#define CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_CRC_OUT_SHIFT   (4U)
#define CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_CRC_OUT_MASK    (0x1U << CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_CRC_OUT_SHIFT)   /* 0x00000010 */
#define CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_CHAN_SHIFT      (8U)
#define CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_CHAN_MASK       (0xFFU << CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_CHAN_SHIFT)     /* 0x0000FF00 */
#define CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_EN_SHD_SHIFT    (31U)
#define CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_EN_SHD_MASK     (0x1U << CSI2RX_RAW3_WR_CTRL_SW_CSI_RAW3_WR_EN_SHD_SHIFT)    /* 0x80000000 */
/* RAW3_WR_LINECNT_RO */
#define CSI2RX_RAW3_WR_LINECNT_RO_OFFSET                   (0x74U)
#define CSI2RX_RAW3_WR_LINECNT_RO                          (0x0U)
#define CSI2RX_RAW3_WR_LINECNT_RO_RO_RAW3_WR_LINE_CNT_SHIFT (0U)
#define CSI2RX_RAW3_WR_LINECNT_RO_RO_RAW3_WR_LINE_CNT_MASK (0x3FFFU << CSI2RX_RAW3_WR_LINECNT_RO_RO_RAW3_WR_LINE_CNT_SHIFT) /* 0x00003FFF */
/* RAW3_WR_PIC_SIZE */
#define CSI2RX_RAW3_WR_PIC_SIZE_OFFSET                     (0x78U)
#define CSI2RX_RAW3_WR_PIC_SIZE_SW_CSI_RAW3_WR_H_SIZE_ORG_SHIFT (0U)
#define CSI2RX_RAW3_WR_PIC_SIZE_SW_CSI_RAW3_WR_H_SIZE_ORG_MASK (0x3FFFU << CSI2RX_RAW3_WR_PIC_SIZE_SW_CSI_RAW3_WR_H_SIZE_ORG_SHIFT) /* 0x00003FFF */
#define CSI2RX_RAW3_WR_PIC_SIZE_SW_CSI_RAW3_WR_V_SIZE_ORG_SHIFT (16U)
#define CSI2RX_RAW3_WR_PIC_SIZE_SW_CSI_RAW3_WR_V_SIZE_ORG_MASK (0x3FFFU << CSI2RX_RAW3_WR_PIC_SIZE_SW_CSI_RAW3_WR_V_SIZE_ORG_SHIFT) /* 0x3FFF0000 */
/* RAW3_WR_PIC_OFF */
#define CSI2RX_RAW3_WR_PIC_OFF_OFFSET                      (0x7CU)
#define CSI2RX_RAW3_WR_PIC_OFF_SW_CSI_RAW3_WR_H_OFF_SHIFT  (0U)
#define CSI2RX_RAW3_WR_PIC_OFF_SW_CSI_RAW3_WR_H_OFF_MASK   (0x3FFFU << CSI2RX_RAW3_WR_PIC_OFF_SW_CSI_RAW3_WR_H_OFF_SHIFT) /* 0x00003FFF */
#define CSI2RX_RAW3_WR_PIC_OFF_SW_CSI_RAW3_WR_V_OFF_SHIFT  (16U)
#define CSI2RX_RAW3_WR_PIC_OFF_SW_CSI_RAW3_WR_V_OFF_MASK   (0x3FFFU << CSI2RX_RAW3_WR_PIC_OFF_SW_CSI_RAW3_WR_V_OFF_SHIFT) /* 0x3FFF0000 */
/* RAW_RD_CTRL */
#define CSI2RX_RAW_RD_CTRL_OFFSET                          (0x80U)
#define CSI2RX_RAW_RD_CTRL_SW_CSI_RAW0_RD_EN_ORG_SHIFT     (0U)
#define CSI2RX_RAW_RD_CTRL_SW_CSI_RAW0_RD_EN_ORG_MASK      (0x1U << CSI2RX_RAW_RD_CTRL_SW_CSI_RAW0_RD_EN_ORG_SHIFT)     /* 0x00000001 */
#define CSI2RX_RAW_RD_CTRL_SW_CSI_RAW1_RD_EN_ORG_SHIFT     (1U)
#define CSI2RX_RAW_RD_CTRL_SW_CSI_RAW1_RD_EN_ORG_MASK      (0x1U << CSI2RX_RAW_RD_CTRL_SW_CSI_RAW1_RD_EN_ORG_SHIFT)     /* 0x00000002 */
#define CSI2RX_RAW_RD_CTRL_SW_CSI_RAW2_RD_EN_ORG_SHIFT     (2U)
#define CSI2RX_RAW_RD_CTRL_SW_CSI_RAW2_RD_EN_ORG_MASK      (0x1U << CSI2RX_RAW_RD_CTRL_SW_CSI_RAW2_RD_EN_ORG_SHIFT)     /* 0x00000004 */
#define CSI2RX_RAW_RD_CTRL_SW_CSI_RAW_RD_SIMG_MOD_SHIFT    (3U)
#define CSI2RX_RAW_RD_CTRL_SW_CSI_RAW_RD_SIMG_MOD_MASK     (0x1U << CSI2RX_RAW_RD_CTRL_SW_CSI_RAW_RD_SIMG_MOD_SHIFT)    /* 0x00000008 */
#define CSI2RX_RAW_RD_CTRL_SW_CSI_RAW_RD_SIMG_SWP_SHIFT    (4U)
#define CSI2RX_RAW_RD_CTRL_SW_CSI_RAW_RD_SIMG_SWP_MASK     (0x1U << CSI2RX_RAW_RD_CTRL_SW_CSI_RAW_RD_SIMG_SWP_SHIFT)    /* 0x00000010 */
#define CSI2RX_RAW_RD_CTRL_SW_CSI_RAW_RD_CHAN_SEL_SHIFT    (5U)
#define CSI2RX_RAW_RD_CTRL_SW_CSI_RAW_RD_CHAN_SEL_MASK     (0x7U << CSI2RX_RAW_RD_CTRL_SW_CSI_RAW_RD_CHAN_SEL_SHIFT)    /* 0x000000E0 */
/* RAW_RD_LINECNT_RO */
#define CSI2RX_RAW_RD_LINECNT_RO_OFFSET                    (0x84U)
#define CSI2RX_RAW_RD_LINECNT_RO                           (0x0U)
#define CSI2RX_RAW_RD_LINECNT_RO_RO_RAW0_RD_ISP_LINE_CNT_SHIFT (0U)
#define CSI2RX_RAW_RD_LINECNT_RO_RO_RAW0_RD_ISP_LINE_CNT_MASK (0x3FFFU << CSI2RX_RAW_RD_LINECNT_RO_RO_RAW0_RD_ISP_LINE_CNT_SHIFT) /* 0x00003FFF */
#define CSI2RX_RAW_RD_LINECNT_RO_RO_RAW1_RD_ISP_LINE_CNT_SHIFT (16U)
#define CSI2RX_RAW_RD_LINECNT_RO_RO_RAW1_RD_ISP_LINE_CNT_MASK (0x3FFFU << CSI2RX_RAW_RD_LINECNT_RO_RO_RAW1_RD_ISP_LINE_CNT_SHIFT) /* 0x3FFF0000 */
/* RAW_RD_PIC_SIZE */
#define CSI2RX_RAW_RD_PIC_SIZE_OFFSET                      (0x88U)
#define CSI2RX_RAW_RD_PIC_SIZE_SW_CSI_RAW_RD_H_SIZE_ORG_SHIFT (0U)
#define CSI2RX_RAW_RD_PIC_SIZE_SW_CSI_RAW_RD_H_SIZE_ORG_MASK (0x3FFFU << CSI2RX_RAW_RD_PIC_SIZE_SW_CSI_RAW_RD_H_SIZE_ORG_SHIFT) /* 0x00003FFF */
#define CSI2RX_RAW_RD_PIC_SIZE_SW_CSI_RAW_RD_V_SIZE_ORG_SHIFT (16U)
#define CSI2RX_RAW_RD_PIC_SIZE_SW_CSI_RAW_RD_V_SIZE_ORG_MASK (0x3FFFU << CSI2RX_RAW_RD_PIC_SIZE_SW_CSI_RAW_RD_V_SIZE_ORG_SHIFT) /* 0x3FFF0000 */
/* RAW2_RD_LINECNT_RO */
#define CSI2RX_RAW2_RD_LINECNT_RO_OFFSET                   (0x8CU)
#define CSI2RX_RAW2_RD_LINECNT_RO                          (0x0U)
#define CSI2RX_RAW2_RD_LINECNT_RO_RO_RAW2_RD_ISP_LINE_CNT_SHIFT (0U)
#define CSI2RX_RAW2_RD_LINECNT_RO_RO_RAW2_RD_ISP_LINE_CNT_MASK (0x3FFFU << CSI2RX_RAW2_RD_LINECNT_RO_RO_RAW2_RD_ISP_LINE_CNT_SHIFT) /* 0x00003FFF */
/* RAWFBC_CTRL */
#define CSI2RX_RAWFBC_CTRL_OFFSET                          (0x90U)
#define CSI2RX_RAWFBC_CTRL_SW_RAW_OUT_EN_SHIFT             (0U)
#define CSI2RX_RAWFBC_CTRL_SW_RAW_OUT_EN_MASK              (0x1U << CSI2RX_RAWFBC_CTRL_SW_RAW_OUT_EN_SHIFT)             /* 0x00000001 */
#define CSI2RX_RAWFBC_CTRL_SW_RAWFBC_EN_SHIFT              (1U)
#define CSI2RX_RAWFBC_CTRL_SW_RAWFBC_EN_MASK               (0x1U << CSI2RX_RAWFBC_CTRL_SW_RAWFBC_EN_SHIFT)              /* 0x00000002 */
#define CSI2RX_RAWFBC_CTRL_SW_RAWFBC_HEAD_DIFF_EN_SHIFT    (4U)
#define CSI2RX_RAWFBC_CTRL_SW_RAWFBC_HEAD_DIFF_EN_MASK     (0x1U << CSI2RX_RAWFBC_CTRL_SW_RAWFBC_HEAD_DIFF_EN_SHIFT)    /* 0x00000010 */
#define CSI2RX_RAWFBC_CTRL_SW_RAWFBC_HEAD_DIFF_NUM_SHIFT   (8U)
#define CSI2RX_RAWFBC_CTRL_SW_RAWFBC_HEAD_DIFF_NUM_MASK    (0x3U << CSI2RX_RAWFBC_CTRL_SW_RAWFBC_HEAD_DIFF_NUM_SHIFT)   /* 0x00000300 */
/* ESPHDR_LCNT */
#define CSI2RX_ESPHDR_LCNT_OFFSET                          (0x94U)
#define CSI2RX_ESPHDR_LCNT_SW_CSI_ESP_LCNT_PADPIX_SHIFT    (0U)
#define CSI2RX_ESPHDR_LCNT_SW_CSI_ESP_LCNT_PADPIX_MASK     (0xFFFU << CSI2RX_ESPHDR_LCNT_SW_CSI_ESP_LCNT_PADPIX_SHIFT)  /* 0x00000FFF */
#define CSI2RX_ESPHDR_LCNT_SW_CSI_ESP_LCNT_PADNUM_SHIFT    (12U)
#define CSI2RX_ESPHDR_LCNT_SW_CSI_ESP_LCNT_PADNUM_MASK     (0x3FU << CSI2RX_ESPHDR_LCNT_SW_CSI_ESP_LCNT_PADNUM_SHIFT)   /* 0x0003F000 */
/* ESPHDR_IDCD */
#define CSI2RX_ESPHDR_IDCD_OFFSET                          (0x98U)
#define CSI2RX_ESPHDR_IDCD_SW_CSI_ESP_IDCD_OBPIX_SHIFT     (0U)
#define CSI2RX_ESPHDR_IDCD_SW_CSI_ESP_IDCD_OBPIX_MASK      (0x7FU << CSI2RX_ESPHDR_IDCD_SW_CSI_ESP_IDCD_OBPIX_SHIFT)    /* 0x0000007F */
#define CSI2RX_ESPHDR_IDCD_SW_CSI_ESP_IDCD_EFPIX_SHIFT     (16U)
#define CSI2RX_ESPHDR_IDCD_SW_CSI_ESP_IDCD_EFPIX_MASK      (0x7FU << CSI2RX_ESPHDR_IDCD_SW_CSI_ESP_IDCD_EFPIX_SHIFT)    /* 0x007F0000 */
/* VC0_FRAME_NUM_RO */
#define CSI2RX_VC0_FRAME_NUM_RO_OFFSET                     (0xA0U)
#define CSI2RX_VC0_FRAME_NUM_RO                            (0x0U)
#define CSI2RX_VC0_FRAME_NUM_RO_RO_CSI_VC0_FE_NUM_SHIFT    (0U)
#define CSI2RX_VC0_FRAME_NUM_RO_RO_CSI_VC0_FE_NUM_MASK     (0xFFFFU << CSI2RX_VC0_FRAME_NUM_RO_RO_CSI_VC0_FE_NUM_SHIFT) /* 0x0000FFFF */
#define CSI2RX_VC0_FRAME_NUM_RO_RO_CSI_VC0_FS_NUM_SHIFT    (16U)
#define CSI2RX_VC0_FRAME_NUM_RO_RO_CSI_VC0_FS_NUM_MASK     (0xFFFFU << CSI2RX_VC0_FRAME_NUM_RO_RO_CSI_VC0_FS_NUM_SHIFT) /* 0xFFFF0000 */
/* VC1_FRAME_NUM_RO */
#define CSI2RX_VC1_FRAME_NUM_RO_OFFSET                     (0xA4U)
#define CSI2RX_VC1_FRAME_NUM_RO                            (0x0U)
#define CSI2RX_VC1_FRAME_NUM_RO_RO_CSI_VC1_FE_NUM_SHIFT    (0U)
#define CSI2RX_VC1_FRAME_NUM_RO_RO_CSI_VC1_FE_NUM_MASK     (0xFFFFU << CSI2RX_VC1_FRAME_NUM_RO_RO_CSI_VC1_FE_NUM_SHIFT) /* 0x0000FFFF */
#define CSI2RX_VC1_FRAME_NUM_RO_RO_CSI_VC1_FS_NUM_SHIFT    (16U)
#define CSI2RX_VC1_FRAME_NUM_RO_RO_CSI_VC1_FS_NUM_MASK     (0xFFFFU << CSI2RX_VC1_FRAME_NUM_RO_RO_CSI_VC1_FS_NUM_SHIFT) /* 0xFFFF0000 */
/* VC2_FRAME_NUM_RO */
#define CSI2RX_VC2_FRAME_NUM_RO_OFFSET                     (0xA8U)
#define CSI2RX_VC2_FRAME_NUM_RO                            (0x0U)
#define CSI2RX_VC2_FRAME_NUM_RO_RO_CSI_VC2_FE_NUM_SHIFT    (0U)
#define CSI2RX_VC2_FRAME_NUM_RO_RO_CSI_VC2_FE_NUM_MASK     (0xFFFFU << CSI2RX_VC2_FRAME_NUM_RO_RO_CSI_VC2_FE_NUM_SHIFT) /* 0x0000FFFF */
#define CSI2RX_VC2_FRAME_NUM_RO_RO_CSI_VC2_FS_NUM_SHIFT    (16U)
#define CSI2RX_VC2_FRAME_NUM_RO_RO_CSI_VC2_FS_NUM_MASK     (0xFFFFU << CSI2RX_VC2_FRAME_NUM_RO_RO_CSI_VC2_FS_NUM_SHIFT) /* 0xFFFF0000 */
/* VC3_FRAME_NUM_RO */
#define CSI2RX_VC3_FRAME_NUM_RO_OFFSET                     (0xACU)
#define CSI2RX_VC3_FRAME_NUM_RO                            (0x0U)
#define CSI2RX_VC3_FRAME_NUM_RO_RO_CSI_VC3_FE_NUM_SHIFT    (0U)
#define CSI2RX_VC3_FRAME_NUM_RO_RO_CSI_VC3_FE_NUM_MASK     (0xFFFFU << CSI2RX_VC3_FRAME_NUM_RO_RO_CSI_VC3_FE_NUM_SHIFT) /* 0x0000FFFF */
#define CSI2RX_VC3_FRAME_NUM_RO_RO_CSI_VC3_FS_NUM_SHIFT    (16U)
#define CSI2RX_VC3_FRAME_NUM_RO_RO_CSI_VC3_FS_NUM_MASK     (0xFFFFU << CSI2RX_VC3_FRAME_NUM_RO_RO_CSI_VC3_FS_NUM_SHIFT) /* 0xFFFF0000 */
/* ISP_LINECNT_RO */
#define CSI2RX_ISP_LINECNT_RO_OFFSET                       (0xB0U)
#define CSI2RX_ISP_LINECNT_RO                              (0x0U)
#define CSI2RX_ISP_LINECNT_RO_RO_CSI_ISP_LINE_CNT_SHIFT    (0U)
#define CSI2RX_ISP_LINECNT_RO_RO_CSI_ISP_LINE_CNT_MASK     (0x3FFFU << CSI2RX_ISP_LINECNT_RO_RO_CSI_ISP_LINE_CNT_SHIFT) /* 0x00003FFF */
/* RAW_WR_IBUF_STATUS_RO */
#define CSI2RX_RAW_WR_IBUF_STATUS_RO_OFFSET                (0xB4U)
#define CSI2RX_RAW_WR_IBUF_STATUS_RO                       (0x0U)
#define CSI2RX_RAW_WR_IBUF_STATUS_RO_RO_IBUF_DEBUG_STATUS_SHIFT (0U)
#define CSI2RX_RAW_WR_IBUF_STATUS_RO_RO_IBUF_DEBUG_STATUS_MASK (0xFFFFFFU << CSI2RX_RAW_WR_IBUF_STATUS_RO_RO_IBUF_DEBUG_STATUS_SHIFT) /* 0x00FFFFFF */
#define CSI2RX_RAW_WR_IBUF_STATUS_RO_RO_R0FIFO_SPACE2FULL_SHIFT (24U)
#define CSI2RX_RAW_WR_IBUF_STATUS_RO_RO_R0FIFO_SPACE2FULL_MASK (0xFU << CSI2RX_RAW_WR_IBUF_STATUS_RO_RO_R0FIFO_SPACE2FULL_SHIFT) /* 0x0F000000 */
#define CSI2RX_RAW_WR_IBUF_STATUS_RO_RO_R1FIFO_SPACE2FULL_SHIFT (28U)
#define CSI2RX_RAW_WR_IBUF_STATUS_RO_RO_R1FIFO_SPACE2FULL_MASK (0xFU << CSI2RX_RAW_WR_IBUF_STATUS_RO_RO_R1FIFO_SPACE2FULL_SHIFT) /* 0xF0000000 */
/* RAW_WR_IBUF3_STATUS_RO */
#define CSI2RX_RAW_WR_IBUF3_STATUS_RO_OFFSET               (0xB8U)
#define CSI2RX_RAW_WR_IBUF3_STATUS_RO                      (0x0U)
#define CSI2RX_RAW_WR_IBUF3_STATUS_RO_RO_IBUF3_DEBUG_STATUS_SHIFT (0U)
#define CSI2RX_RAW_WR_IBUF3_STATUS_RO_RO_IBUF3_DEBUG_STATUS_MASK (0x7FU << CSI2RX_RAW_WR_IBUF3_STATUS_RO_RO_IBUF3_DEBUG_STATUS_SHIFT) /* 0x0000007F */
#define CSI2RX_RAW_WR_IBUF3_STATUS_RO_RO_R2FIFO_SPACE2FULL_SHIFT (7U)
#define CSI2RX_RAW_WR_IBUF3_STATUS_RO_RO_R2FIFO_SPACE2FULL_MASK (0xFU << CSI2RX_RAW_WR_IBUF3_STATUS_RO_RO_R2FIFO_SPACE2FULL_SHIFT) /* 0x00000780 */
#define CSI2RX_RAW_WR_IBUF3_STATUS_RO_RO_R3FIFO_SPACE2FULL_SHIFT (11U)
#define CSI2RX_RAW_WR_IBUF3_STATUS_RO_RO_R3FIFO_SPACE2FULL_MASK (0xFU << CSI2RX_RAW_WR_IBUF3_STATUS_RO_RO_R3FIFO_SPACE2FULL_SHIFT) /* 0x00007800 */
/* CUR_HEADER_RO */
#define CSI2RX_CUR_HEADER_RO_OFFSET                        (0xC4U)
#define CSI2RX_CUR_HEADER_RO                               (0x0U)
#define CSI2RX_CUR_HEADER_RO_RO_CSI_CUR_HEADER_SHIFT       (0U)
#define CSI2RX_CUR_HEADER_RO_RO_CSI_CUR_HEADER_MASK        (0xFFFFFFFFU << CSI2RX_CUR_HEADER_RO_RO_CSI_CUR_HEADER_SHIFT) /* 0xFFFFFFFF */
/* RAWFBC_EN_SHD */
#define CSI2RX_RAWFBC_EN_SHD_OFFSET                        (0xC8U)
#define CSI2RX_RAWFBC_EN_SHD_SW_RAW0FBCE_EN_SHD_SHIFT      (0U)
#define CSI2RX_RAWFBC_EN_SHD_SW_RAW0FBCE_EN_SHD_MASK       (0x1U << CSI2RX_RAWFBC_EN_SHD_SW_RAW0FBCE_EN_SHD_SHIFT)      /* 0x00000001 */
#define CSI2RX_RAWFBC_EN_SHD_SW_RAWFBCE1_EN_SHD_SHIFT      (1U)
#define CSI2RX_RAWFBC_EN_SHD_SW_RAWFBCE1_EN_SHD_MASK       (0x1U << CSI2RX_RAWFBC_EN_SHD_SW_RAWFBCE1_EN_SHD_SHIFT)      /* 0x00000002 */
#define CSI2RX_RAWFBC_EN_SHD_SW_RAW0FBCD_EN_SHD_SHIFT      (2U)
#define CSI2RX_RAWFBC_EN_SHD_SW_RAW0FBCD_EN_SHD_MASK       (0x1U << CSI2RX_RAWFBC_EN_SHD_SW_RAW0FBCD_EN_SHD_SHIFT)      /* 0x00000004 */
#define CSI2RX_RAWFBC_EN_SHD_SW_RAW1FBCD_EN_SHD_SHIFT      (3U)
#define CSI2RX_RAWFBC_EN_SHD_SW_RAW1FBCD_EN_SHD_MASK       (0x1U << CSI2RX_RAWFBC_EN_SHD_SW_RAW1FBCD_EN_SHD_SHIFT)      /* 0x00000008 */
#define CSI2RX_RAWFBC_EN_SHD_SW_RAW0_OUT_EN_SHD_SHIFT      (4U)
#define CSI2RX_RAWFBC_EN_SHD_SW_RAW0_OUT_EN_SHD_MASK       (0x1U << CSI2RX_RAWFBC_EN_SHD_SW_RAW0_OUT_EN_SHD_SHIFT)      /* 0x00000010 */
#define CSI2RX_RAWFBC_EN_SHD_SW_RAW1_OUT_EN_SHD_SHIFT      (5U)
#define CSI2RX_RAWFBC_EN_SHD_SW_RAW1_OUT_EN_SHD_MASK       (0x1U << CSI2RX_RAWFBC_EN_SHD_SW_RAW1_OUT_EN_SHD_SHIFT)      /* 0x00000020 */
/* FPN_CTRL */
#define CSI2RX_FPN_CTRL_OFFSET                             (0xD0U)
#define CSI2RX_FPN_CTRL_SW_FPN_EN_SHIFT                    (0U)
#define CSI2RX_FPN_CTRL_SW_FPN_EN_MASK                     (0x1U << CSI2RX_FPN_CTRL_SW_FPN_EN_SHIFT)                    /* 0x00000001 */
#define CSI2RX_FPN_CTRL_SW_CFPN_N_SHIFT                    (1U)
#define CSI2RX_FPN_CTRL_SW_CFPN_N_MASK                     (0x1U << CSI2RX_FPN_CTRL_SW_CFPN_N_SHIFT)                    /* 0x00000002 */
#define CSI2RX_FPN_CTRL_SW_FPN_BITS_SHIFT                  (2U)
#define CSI2RX_FPN_CTRL_SW_FPN_BITS_MASK                   (0x3U << CSI2RX_FPN_CTRL_SW_FPN_BITS_SHIFT)                  /* 0x0000000C */
/* FPN_TABLE_CTRL */
#define CSI2RX_FPN_TABLE_CTRL_OFFSET                       (0xD4U)
#define CSI2RX_FPN_TABLE_CTRL_SW_FPN_CFG_ING_SHIFT         (0U)
#define CSI2RX_FPN_TABLE_CTRL_SW_FPN_CFG_ING_MASK          (0x1U << CSI2RX_FPN_TABLE_CTRL_SW_FPN_CFG_ING_SHIFT)         /* 0x00000001 */
/* FPN_TABLE_DATA */
#define CSI2RX_FPN_TABLE_DATA_OFFSET                       (0xD8U)
#define CSI2RX_FPN_TABLE_DATA_SW_FPN_TABLE_DATA_SHIFT      (0U)
#define CSI2RX_FPN_TABLE_DATA_SW_FPN_TABLE_DATA_MASK       (0xFFFFFFFFU << CSI2RX_FPN_TABLE_DATA_SW_FPN_TABLE_DATA_SHIFT) /* 0xFFFFFFFF */
/* CSI_Y_STAT_CTRL */
#define CSI2RX_CSI_Y_STAT_CTRL_OFFSET                      (0xF0U)
#define CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_EN_SHIFT          (0U)
#define CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_EN_MASK           (0x1U << CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_EN_SHIFT)          /* 0x00000001 */
#define CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_RD_EN_SHIFT       (1U)
#define CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_RD_EN_MASK        (0x1U << CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_RD_EN_SHIFT)       /* 0x00000002 */
#define CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_INT_MODE_SHIFT    (2U)
#define CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_INT_MODE_MASK     (0x3U << CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_INT_MODE_SHIFT)    /* 0x0000000C */
#define CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_RD_FRM_ID_SHIFT   (4U)
#define CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_RD_FRM_ID_MASK    (0x3U << CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_RD_FRM_ID_SHIFT)   /* 0x00000030 */
#define CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_RD_TILE_ID_SHIFT  (6U)
#define CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_RD_TILE_ID_MASK   (0x3U << CSI2RX_CSI_Y_STAT_CTRL_SW_Y_STAT_RD_TILE_ID_SHIFT)  /* 0x000000C0 */
#define CSI2RX_CSI_Y_STAT_CTRL_SW_BLACK_LEVEL_R_SHIFT      (8U)
#define CSI2RX_CSI_Y_STAT_CTRL_SW_BLACK_LEVEL_R_MASK       (0x1FU << CSI2RX_CSI_Y_STAT_CTRL_SW_BLACK_LEVEL_R_SHIFT)     /* 0x00001F00 */
#define CSI2RX_CSI_Y_STAT_CTRL_SW_BLACK_LEVEL_G_SHIFT      (16U)
#define CSI2RX_CSI_Y_STAT_CTRL_SW_BLACK_LEVEL_G_MASK       (0x1FU << CSI2RX_CSI_Y_STAT_CTRL_SW_BLACK_LEVEL_G_SHIFT)     /* 0x001F0000 */
#define CSI2RX_CSI_Y_STAT_CTRL_SW_BLACK_LEVEL_B_SHIFT      (24U)
#define CSI2RX_CSI_Y_STAT_CTRL_SW_BLACK_LEVEL_B_MASK       (0x1FU << CSI2RX_CSI_Y_STAT_CTRL_SW_BLACK_LEVEL_B_SHIFT)     /* 0x1F000000 */
/* CSI_Y_STAT_RO */
#define CSI2RX_CSI_Y_STAT_RO_OFFSET                        (0xF4U)
#define CSI2RX_CSI_Y_STAT_RO                               (0x0U)
#define CSI2RX_CSI_Y_STAT_RO_RO_Y_STAT_BUF_RDATA_SHIFT     (0U)
#define CSI2RX_CSI_Y_STAT_RO_RO_Y_STAT_BUF_RDATA_MASK      (0xFFFFFFFFU << CSI2RX_CSI_Y_STAT_RO_RO_Y_STAT_BUF_RDATA_SHIFT) /* 0xFFFFFFFF */
/* VERSION */
#define CSI2RX_VERSION_OFFSET                              (0xFCU)
#define CSI2RX_VERSION                                     (0x2021812U)
#define CSI2RX_VERSION_VERSION_ID_SHIFT                    (0U)
#define CSI2RX_VERSION_VERSION_ID_MASK                     (0xFFFFFFFFU << CSI2RX_VERSION_VERSION_ID_SHIFT)             /* 0xFFFFFFFF */
/*****************************************DPHYRX*****************************************/
/* LANE_EN */
#define DPHYRX_LANE_EN_OFFSET                              (0x0U)
#define DPHYRX_LANE_EN_LANE_EN_0_SHIFT                     (2U)
#define DPHYRX_LANE_EN_LANE_EN_0_MASK                      (0x1U << DPHYRX_LANE_EN_LANE_EN_0_SHIFT)                     /* 0x00000004 */
#define DPHYRX_LANE_EN_LANE_EN_1_SHIFT                     (3U)
#define DPHYRX_LANE_EN_LANE_EN_1_MASK                      (0x1U << DPHYRX_LANE_EN_LANE_EN_1_SHIFT)                     /* 0x00000008 */
#define DPHYRX_LANE_EN_LANE_EN_2_SHIFT                     (4U)
#define DPHYRX_LANE_EN_LANE_EN_2_MASK                      (0x1U << DPHYRX_LANE_EN_LANE_EN_2_SHIFT)                     /* 0x00000010 */
#define DPHYRX_LANE_EN_LANE_EN_3_SHIFT                     (5U)
#define DPHYRX_LANE_EN_LANE_EN_3_MASK                      (0x1U << DPHYRX_LANE_EN_LANE_EN_3_SHIFT)                     /* 0x00000020 */
#define DPHYRX_LANE_EN_LANE_EN_CK_SHIFT                    (6U)
#define DPHYRX_LANE_EN_LANE_EN_CK_MASK                     (0x1U << DPHYRX_LANE_EN_LANE_EN_CK_SHIFT)                    /* 0x00000040 */
/* DIGITAL_CLK_PHASE */
#define DPHYRX_DIGITAL_CLK_PHASE_OFFSET                    (0x34U)
#define DPHYRX_DIGITAL_CLK_PHASE_DIGITAL_CLK_PHASE_SHIFT   (0U)
#define DPHYRX_DIGITAL_CLK_PHASE_DIGITAL_CLK_PHASE_MASK    (0x3U << DPHYRX_DIGITAL_CLK_PHASE_DIGITAL_CLK_PHASE_SHIFT)   /* 0x00000003 */
/* LANE_CLK_3_PHASE */
#define DPHYRX_LANE_CLK_3_PHASE_OFFSET                     (0x38U)
#define DPHYRX_LANE_CLK_3_PHASE_LANE_2_PHASE_MSB_SHIFT     (0U)
#define DPHYRX_LANE_CLK_3_PHASE_LANE_2_PHASE_MSB_MASK      (0x1U << DPHYRX_LANE_CLK_3_PHASE_LANE_2_PHASE_MSB_SHIFT)     /* 0x00000001 */
#define DPHYRX_LANE_CLK_3_PHASE_LANE_3_PHASE_SHIFT         (1U)
#define DPHYRX_LANE_CLK_3_PHASE_LANE_3_PHASE_MASK          (0x7U << DPHYRX_LANE_CLK_3_PHASE_LANE_3_PHASE_SHIFT)         /* 0x0000000E */
#define DPHYRX_LANE_CLK_3_PHASE_LANE_CLK_PHASE_SHIFT       (4U)
#define DPHYRX_LANE_CLK_3_PHASE_LANE_CLK_PHASE_MASK        (0x7U << DPHYRX_LANE_CLK_3_PHASE_LANE_CLK_PHASE_SHIFT)       /* 0x00000070 */
/* LANE_2_1_0_PHASE */
#define DPHYRX_LANE_2_1_0_PHASE_OFFSET                     (0x3CU)
#define DPHYRX_LANE_2_1_0_PHASE_LANE_0_PHASE_SHIFT         (0U)
#define DPHYRX_LANE_2_1_0_PHASE_LANE_0_PHASE_MASK          (0x7U << DPHYRX_LANE_2_1_0_PHASE_LANE_0_PHASE_SHIFT)         /* 0x00000007 */
#define DPHYRX_LANE_2_1_0_PHASE_LANE_1_PHASE_SHIFT         (3U)
#define DPHYRX_LANE_2_1_0_PHASE_LANE_1_PHASE_MASK          (0x7U << DPHYRX_LANE_2_1_0_PHASE_LANE_1_PHASE_SHIFT)         /* 0x00000038 */
#define DPHYRX_LANE_2_1_0_PHASE_LANE_2_PHASE_SHIFT         (6U)
#define DPHYRX_LANE_2_1_0_PHASE_LANE_2_PHASE_MASK          (0x3U << DPHYRX_LANE_2_1_0_PHASE_LANE_2_PHASE_SHIFT)         /* 0x000000C0 */
/* DIGITAL_CLK_REVERSE */
#define DPHYRX_DIGITAL_CLK_REVERSE_OFFSET                  (0x48U)
#define DPHYRX_DIGITAL_CLK_REVERSE_DIGITAL_CLK_REVERSE_SHIFT (7U)
#define DPHYRX_DIGITAL_CLK_REVERSE_DIGITAL_CLK_REVERSE_MASK (0x1U << DPHYRX_DIGITAL_CLK_REVERSE_DIGITAL_CLK_REVERSE_SHIFT) /* 0x00000080 */
/* MIPI_LVDS_ENABLE */
#define DPHYRX_MIPI_LVDS_ENABLE_OFFSET                     (0x80U)
#define DPHYRX_MIPI_LVDS_ENABLE_MIPI_EN_SHIFT              (0U)
#define DPHYRX_MIPI_LVDS_ENABLE_MIPI_EN_MASK               (0x1U << DPHYRX_MIPI_LVDS_ENABLE_MIPI_EN_SHIFT)              /* 0x00000001 */
#define DPHYRX_MIPI_LVDS_ENABLE_LVDS_REG_EN_SHIFT          (5U)
#define DPHYRX_MIPI_LVDS_ENABLE_LVDS_REG_EN_MASK           (0x1U << DPHYRX_MIPI_LVDS_ENABLE_LVDS_REG_EN_SHIFT)          /* 0x00000020 */
/* LANE_CK_MODE */
#define DPHYRX_LANE_CK_MODE_OFFSET                         (0x128U)
#define DPHYRX_LANE_CK_MODE_LANE_CK_MODE_SHIFT             (4U)
#define DPHYRX_LANE_CK_MODE_LANE_CK_MODE_MASK              (0x3U << DPHYRX_LANE_CK_MODE_LANE_CK_MODE_SHIFT)             /* 0x00000030 */
/* LANE_CK_MSB */
#define DPHYRX_LANE_CK_MSB_OFFSET                          (0x138U)
#define DPHYRX_LANE_CK_MSB_LANE_CK_MSB_SHIFT               (6U)
#define DPHYRX_LANE_CK_MSB_LANE_CK_MSB_MASK                (0x1U << DPHYRX_LANE_CK_MSB_LANE_CK_MSB_SHIFT)               /* 0x00000040 */
/* LANE_CK_TTAGO */
#define DPHYRX_LANE_CK_TTAGO_OFFSET                        (0x140U)
#define DPHYRX_LANE_CK_TTAGO_LANE_CK_TTAGO_SHIFT           (0U)
#define DPHYRX_LANE_CK_TTAGO_LANE_CK_TTAGO_MASK            (0x3FU << DPHYRX_LANE_CK_TTAGO_LANE_CK_TTAGO_SHIFT)          /* 0x0000003F */
/* LANE_CK_TTASURE */
#define DPHYRX_LANE_CK_TTASURE_OFFSET                      (0x144U)
#define DPHYRX_LANE_CK_TTASURE_LANE_CK_TTASURE_SHIFT       (0U)
#define DPHYRX_LANE_CK_TTASURE_LANE_CK_TTASURE_MASK        (0x3FU << DPHYRX_LANE_CK_TTASURE_LANE_CK_TTASURE_SHIFT)      /* 0x0000003F */
/* LANE_CK_TTAWAIT */
#define DPHYRX_LANE_CK_TTAWAIT_OFFSET                      (0x148U)
#define DPHYRX_LANE_CK_TTAWAIT_LANE_CK_TTAWAIT_SHIFT       (0U)
#define DPHYRX_LANE_CK_TTAWAIT_LANE_CK_TTAWAIT_MASK        (0x3FU << DPHYRX_LANE_CK_TTAWAIT_LANE_CK_TTAWAIT_SHIFT)      /* 0x0000003F */
/* LANE_CK_THSSETTLE */
#define DPHYRX_LANE_CK_THSSETTLE_OFFSET                    (0x160U)
#define DPHYRX_LANE_CK_THSSETTLE_LANE_CK_THSSETTLE_SHIFT   (0U)
#define DPHYRX_LANE_CK_THSSETTLE_LANE_CK_THSSETTLE_MASK    (0x3FU << DPHYRX_LANE_CK_THSSETTLE_LANE_CK_THSSETTLE_SHIFT)  /* 0x0000003F */
/* LANE_CK_CAL_EN */
#define DPHYRX_LANE_CK_CAL_EN_OFFSET                       (0x168U)
#define DPHYRX_LANE_CK_CAL_EN_LANE_CK_CAL_EN_SHIFT         (7U)
#define DPHYRX_LANE_CK_CAL_EN_LANE_CK_CAL_EN_MASK          (0x1U << DPHYRX_LANE_CK_CAL_EN_LANE_CK_CAL_EN_SHIFT)         /* 0x00000080 */
/* LANE_0_MSB */
#define DPHYRX_LANE_0_MSB_OFFSET                           (0x1B8U)
#define DPHYRX_LANE_0_MSB_LANE_0_MSB_SHIFT                 (6U)
#define DPHYRX_LANE_0_MSB_LANE_0_MSB_MASK                  (0x1U << DPHYRX_LANE_0_MSB_LANE_0_MSB_SHIFT)                 /* 0x00000040 */
/* LANE_0_TTAGO */
#define DPHYRX_LANE_0_TTAGO_OFFSET                         (0x1C0U)
#define DPHYRX_LANE_0_TTAGO_LANE_0_TTAGO_SHIFT             (0U)
#define DPHYRX_LANE_0_TTAGO_LANE_0_TTAGO_MASK              (0x3FU << DPHYRX_LANE_0_TTAGO_LANE_0_TTAGO_SHIFT)            /* 0x0000003F */
/* LANE_0_TTASURE */
#define DPHYRX_LANE_0_TTASURE_OFFSET                       (0x1C4U)
#define DPHYRX_LANE_0_TTASURE_LANE_0_TTASURE_SHIFT         (0U)
#define DPHYRX_LANE_0_TTASURE_LANE_0_TTASURE_MASK          (0x3FU << DPHYRX_LANE_0_TTASURE_LANE_0_TTASURE_SHIFT)        /* 0x0000003F */
/* LANE_0_TTAWAIT */
#define DPHYRX_LANE_0_TTAWAIT_OFFSET                       (0x1C8U)
#define DPHYRX_LANE_0_TTAWAIT_LANE_0_TTAWAIT_SHIFT         (0U)
#define DPHYRX_LANE_0_TTAWAIT_LANE_0_TTAWAIT_MASK          (0x3FU << DPHYRX_LANE_0_TTAWAIT_LANE_0_TTAWAIT_SHIFT)        /* 0x0000003F */
/* LANE_0_THSSETTLE */
#define DPHYRX_LANE_0_THSSETTLE_OFFSET                     (0x1E0U)
#define DPHYRX_LANE_0_THSSETTLE_LANE_0_THSSETTLE_SHIFT     (0U)
#define DPHYRX_LANE_0_THSSETTLE_LANE_0_THSSETTLE_MASK      (0x3FU << DPHYRX_LANE_0_THSSETTLE_LANE_0_THSSETTLE_SHIFT)    /* 0x0000003F */
/* LANE_0_CAL_EN */
#define DPHYRX_LANE_0_CAL_EN_OFFSET                        (0x1E8U)
#define DPHYRX_LANE_0_CAL_EN_LANE_0_CAL_EN_SHIFT           (7U)
#define DPHYRX_LANE_0_CAL_EN_LANE_0_CAL_EN_MASK            (0x1U << DPHYRX_LANE_0_CAL_EN_LANE_0_CAL_EN_SHIFT)           /* 0x00000080 */
/* LANE_1_MSB */
#define DPHYRX_LANE_1_MSB_OFFSET                           (0x238U)
#define DPHYRX_LANE_1_MSB_LANE_1_MSB_SHIFT                 (6U)
#define DPHYRX_LANE_1_MSB_LANE_1_MSB_MASK                  (0x1U << DPHYRX_LANE_1_MSB_LANE_1_MSB_SHIFT)                 /* 0x00000040 */
/* LANE_1_TTAGO */
#define DPHYRX_LANE_1_TTAGO_OFFSET                         (0x240U)
#define DPHYRX_LANE_1_TTAGO_LANE_1_TTAGO_SHIFT             (0U)
#define DPHYRX_LANE_1_TTAGO_LANE_1_TTAGO_MASK              (0x3FU << DPHYRX_LANE_1_TTAGO_LANE_1_TTAGO_SHIFT)            /* 0x0000003F */
/* LANE_1_TTASURE */
#define DPHYRX_LANE_1_TTASURE_OFFSET                       (0x244U)
#define DPHYRX_LANE_1_TTASURE_LANE_1_TTASURE_SHIFT         (0U)
#define DPHYRX_LANE_1_TTASURE_LANE_1_TTASURE_MASK          (0x3FU << DPHYRX_LANE_1_TTASURE_LANE_1_TTASURE_SHIFT)        /* 0x0000003F */
/* LANE_1_TTAWAIT */
#define DPHYRX_LANE_1_TTAWAIT_OFFSET                       (0x248U)
#define DPHYRX_LANE_1_TTAWAIT_LANE_1_TTAWAIT_SHIFT         (0U)
#define DPHYRX_LANE_1_TTAWAIT_LANE_1_TTAWAIT_MASK          (0x3FU << DPHYRX_LANE_1_TTAWAIT_LANE_1_TTAWAIT_SHIFT)        /* 0x0000003F */
/* LANE_1_THSSETTLE */
#define DPHYRX_LANE_1_THSSETTLE_OFFSET                     (0x260U)
#define DPHYRX_LANE_1_THSSETTLE_LANE_1_THSSETTLE_SHIFT     (0U)
#define DPHYRX_LANE_1_THSSETTLE_LANE_1_THSSETTLE_MASK      (0x3FU << DPHYRX_LANE_1_THSSETTLE_LANE_1_THSSETTLE_SHIFT)    /* 0x0000003F */
/* LANE_1_CAL_EN */
#define DPHYRX_LANE_1_CAL_EN_OFFSET                        (0x268U)
#define DPHYRX_LANE_1_CAL_EN_LANE_1_CAL_EN_SHIFT           (7U)
#define DPHYRX_LANE_1_CAL_EN_LANE_1_CAL_EN_MASK            (0x1U << DPHYRX_LANE_1_CAL_EN_LANE_1_CAL_EN_SHIFT)           /* 0x00000080 */
/* LANE_2_MSB */
#define DPHYRX_LANE_2_MSB_OFFSET                           (0x2B8U)
#define DPHYRX_LANE_2_MSB_LANE_2_MSB_SHIFT                 (6U)
#define DPHYRX_LANE_2_MSB_LANE_2_MSB_MASK                  (0x1U << DPHYRX_LANE_2_MSB_LANE_2_MSB_SHIFT)                 /* 0x00000040 */
/* LANE_2_TTAGO */
#define DPHYRX_LANE_2_TTAGO_OFFSET                         (0x2C0U)
#define DPHYRX_LANE_2_TTAGO_LANE_2_TTAGO_SHIFT             (0U)
#define DPHYRX_LANE_2_TTAGO_LANE_2_TTAGO_MASK              (0x3FU << DPHYRX_LANE_2_TTAGO_LANE_2_TTAGO_SHIFT)            /* 0x0000003F */
/* LANE_2_TTASURE */
#define DPHYRX_LANE_2_TTASURE_OFFSET                       (0x2C4U)
#define DPHYRX_LANE_2_TTASURE_LANE_2_TTASURE_SHIFT         (0U)
#define DPHYRX_LANE_2_TTASURE_LANE_2_TTASURE_MASK          (0x3FU << DPHYRX_LANE_2_TTASURE_LANE_2_TTASURE_SHIFT)        /* 0x0000003F */
/* LANE_2_TTAWAIT */
#define DPHYRX_LANE_2_TTAWAIT_OFFSET                       (0x2C8U)
#define DPHYRX_LANE_2_TTAWAIT_LANE_2_TTAWAIT_SHIFT         (0U)
#define DPHYRX_LANE_2_TTAWAIT_LANE_2_TTAWAIT_MASK          (0x3FU << DPHYRX_LANE_2_TTAWAIT_LANE_2_TTAWAIT_SHIFT)        /* 0x0000003F */
/* MIPI_LVDS_MODEL */
#define DPHYRX_MIPI_LVDS_MODEL_OFFSET                      (0x2CCU)
#define DPHYRX_MIPI_LVDS_MODEL_MIPI_MODEL_EN_SHIFT         (1U)
#define DPHYRX_MIPI_LVDS_MODEL_MIPI_MODEL_EN_MASK          (0x1U << DPHYRX_MIPI_LVDS_MODEL_MIPI_MODEL_EN_SHIFT)         /* 0x00000002 */
#define DPHYRX_MIPI_LVDS_MODEL_LVDS_MODEL_EN_SHIFT         (2U)
#define DPHYRX_MIPI_LVDS_MODEL_LVDS_MODEL_EN_MASK          (0x1U << DPHYRX_MIPI_LVDS_MODEL_LVDS_MODEL_EN_SHIFT)         /* 0x00000004 */
/* LANE_2_THSSETTLE */
#define DPHYRX_LANE_2_THSSETTLE_OFFSET                     (0x2E0U)
#define DPHYRX_LANE_2_THSSETTLE_LANE_2_THSSETTLE_SHIFT     (0U)
#define DPHYRX_LANE_2_THSSETTLE_LANE_2_THSSETTLE_MASK      (0x3FU << DPHYRX_LANE_2_THSSETTLE_LANE_2_THSSETTLE_SHIFT)    /* 0x0000003F */
/* LANE_2_CAL_EN */
#define DPHYRX_LANE_2_CAL_EN_OFFSET                        (0x2E8U)
#define DPHYRX_LANE_2_CAL_EN_LANE_2_CAL_EN_SHIFT           (7U)
#define DPHYRX_LANE_2_CAL_EN_LANE_2_CAL_EN_MASK            (0x1U << DPHYRX_LANE_2_CAL_EN_LANE_2_CAL_EN_SHIFT)           /* 0x00000080 */
/* LVDS_MODE */
#define DPHYRX_LVDS_MODE_OFFSET                            (0x300U)
#define DPHYRX_LVDS_MODE_LVDS_EN_SHIFT                     (0U)
#define DPHYRX_LVDS_MODE_LVDS_EN_MASK                      (0x1U << DPHYRX_LVDS_MODE_LVDS_EN_SHIFT)                     /* 0x00000001 */
#define DPHYRX_LVDS_MODE_LVDS_MODE_SHIFT                   (4U)
#define DPHYRX_LVDS_MODE_LVDS_MODE_MASK                    (0x3U << DPHYRX_LVDS_MODE_LVDS_MODE_SHIFT)                   /* 0x00000030 */
/* LANE_3_MSB */
#define DPHYRX_LANE_3_MSB_OFFSET                           (0x338U)
#define DPHYRX_LANE_3_MSB_LANE_3_MSB_SHIFT                 (6U)
#define DPHYRX_LANE_3_MSB_LANE_3_MSB_MASK                  (0x1U << DPHYRX_LANE_3_MSB_LANE_3_MSB_SHIFT)                 /* 0x00000040 */
/* LANE_3_TTAGO */
#define DPHYRX_LANE_3_TTAGO_OFFSET                         (0x340U)
#define DPHYRX_LANE_3_TTAGO_LANE_3_TTAGO_SHIFT             (0U)
#define DPHYRX_LANE_3_TTAGO_LANE_3_TTAGO_MASK              (0x3FU << DPHYRX_LANE_3_TTAGO_LANE_3_TTAGO_SHIFT)            /* 0x0000003F */
/* LANE_3_TTASURE */
#define DPHYRX_LANE_3_TTASURE_OFFSET                       (0x344U)
#define DPHYRX_LANE_3_TTASURE_LANE_3_TTASURE_SHIFT         (0U)
#define DPHYRX_LANE_3_TTASURE_LANE_3_TTASURE_MASK          (0x3FU << DPHYRX_LANE_3_TTASURE_LANE_3_TTASURE_SHIFT)        /* 0x0000003F */
/* LANE_3_TTAWAIT */
#define DPHYRX_LANE_3_TTAWAIT_OFFSET                       (0x348U)
#define DPHYRX_LANE_3_TTAWAIT_LANE_0_TTAWAIT_SHIFT         (0U)
#define DPHYRX_LANE_3_TTAWAIT_LANE_0_TTAWAIT_MASK          (0x3FU << DPHYRX_LANE_3_TTAWAIT_LANE_0_TTAWAIT_SHIFT)        /* 0x0000003F */
/* LANE_3_THSSETTLE */
#define DPHYRX_LANE_3_THSSETTLE_OFFSET                     (0x360U)
#define DPHYRX_LANE_3_THSSETTLE_LANE_3_THSSETTLE_SHIFT     (0U)
#define DPHYRX_LANE_3_THSSETTLE_LANE_3_THSSETTLE_MASK      (0x3FU << DPHYRX_LANE_3_THSSETTLE_LANE_3_THSSETTLE_SHIFT)    /* 0x0000003F */
/* LANE_3_CAL_EN */
#define DPHYRX_LANE_3_CAL_EN_OFFSET                        (0x368U)
#define DPHYRX_LANE_3_CAL_EN_LANE_3_CAL_EN_SHIFT           (7U)
#define DPHYRX_LANE_3_CAL_EN_LANE_3_CAL_EN_MASK            (0x1U << DPHYRX_LANE_3_CAL_EN_LANE_3_CAL_EN_SHIFT)
/**************************************ISP_DEBAYER***************************************/
/* CONTROL */
#define ISP_DEBAYER_CONTROL_OFFSET                         (0x0U)
#define ISP_DEBAYER_CONTROL_SW_DEBAYER_EN_SHIFT            (0U)
#define ISP_DEBAYER_CONTROL_SW_DEBAYER_EN_MASK             (0x1U << ISP_DEBAYER_CONTROL_SW_DEBAYER_EN_SHIFT)            /* 0x00000001 */
#define ISP_DEBAYER_CONTROL_SW_DEBAYER_FILTER_G_EN_SHIFT   (4U)
#define ISP_DEBAYER_CONTROL_SW_DEBAYER_FILTER_G_EN_MASK    (0x1U << ISP_DEBAYER_CONTROL_SW_DEBAYER_FILTER_G_EN_SHIFT)   /* 0x00000010 */
#define ISP_DEBAYER_CONTROL_SW_DEBAYER_FILTER_C_EN_SHIFT   (8U)
#define ISP_DEBAYER_CONTROL_SW_DEBAYER_FILTER_C_EN_MASK    (0x1U << ISP_DEBAYER_CONTROL_SW_DEBAYER_FILTER_C_EN_SHIFT)   /* 0x00000100 */
#define ISP_DEBAYER_CONTROL_SW_DEBAYER_EN_SHD_SHIFT        (24U)
#define ISP_DEBAYER_CONTROL_SW_DEBAYER_EN_SHD_MASK         (0x1U << ISP_DEBAYER_CONTROL_SW_DEBAYER_EN_SHD_SHIFT)        /* 0x01000000 */
#define ISP_DEBAYER_CONTROL_SW_DEBAYER_FILTER_G_EN_SHD_SHIFT (25U)
#define ISP_DEBAYER_CONTROL_SW_DEBAYER_FILTER_G_EN_SHD_MASK (0x1U << ISP_DEBAYER_CONTROL_SW_DEBAYER_FILTER_G_EN_SHD_SHIFT) /* 0x02000000 */
#define ISP_DEBAYER_CONTROL_SW_DEBAYER_FILTER_C_EN_SHD_SHIFT (26U)
#define ISP_DEBAYER_CONTROL_SW_DEBAYER_FILTER_C_EN_SHD_MASK (0x1U << ISP_DEBAYER_CONTROL_SW_DEBAYER_FILTER_C_EN_SHD_SHIFT) /* 0x04000000 */
#define ISP_DEBAYER_CONTROL_SW_DEBAYER_WORKING_SHIFT       (27U)
#define ISP_DEBAYER_CONTROL_SW_DEBAYER_WORKING_MASK        (0x1U << ISP_DEBAYER_CONTROL_SW_DEBAYER_WORKING_SHIFT)       /* 0x08000000 */
/* G_INTERP */
#define ISP_DEBAYER_G_INTERP_OFFSET                        (0x4U)
#define ISP_DEBAYER_G_INTERP_SW_DEBAYER_CLIP_EN_SHIFT      (0U)
#define ISP_DEBAYER_G_INTERP_SW_DEBAYER_CLIP_EN_MASK       (0x1U << ISP_DEBAYER_G_INTERP_SW_DEBAYER_CLIP_EN_SHIFT)      /* 0x00000001 */
#define ISP_DEBAYER_G_INTERP_SW_DEBAYER_MAX_RATIO_SHIFT    (1U)
#define ISP_DEBAYER_G_INTERP_SW_DEBAYER_MAX_RATIO_MASK     (0x7U << ISP_DEBAYER_G_INTERP_SW_DEBAYER_MAX_RATIO_SHIFT)    /* 0x0000000E */
#define ISP_DEBAYER_G_INTERP_SW_DEBAYER_DIST_SCALE_SHIFT   (4U)
#define ISP_DEBAYER_G_INTERP_SW_DEBAYER_DIST_SCALE_MASK    (0xFU << ISP_DEBAYER_G_INTERP_SW_DEBAYER_DIST_SCALE_SHIFT)   /* 0x000000F0 */
#define ISP_DEBAYER_G_INTERP_SW_DEBAYER_THED0_SHIFT        (8U)
#define ISP_DEBAYER_G_INTERP_SW_DEBAYER_THED0_MASK         (0xFU << ISP_DEBAYER_G_INTERP_SW_DEBAYER_THED0_SHIFT)        /* 0x00000F00 */
#define ISP_DEBAYER_G_INTERP_SW_DEBAYER_THED1_SHIFT        (12U)
#define ISP_DEBAYER_G_INTERP_SW_DEBAYER_THED1_MASK         (0xFU << ISP_DEBAYER_G_INTERP_SW_DEBAYER_THED1_SHIFT)        /* 0x0000F000 */
/* G_INTERP_FILTER1 */
#define ISP_DEBAYER_G_INTERP_FILTER1_OFFSET                (0x8U)
#define ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE1_SHIFT (0U)
#define ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE1_MASK (0xFU << ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE1_SHIFT) /* 0x0000000F */
#define ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE2_SHIFT (4U)
#define ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE2_MASK (0xFU << ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE2_SHIFT) /* 0x000000F0 */
#define ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE3_SHIFT (8U)
#define ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE3_MASK (0xFU << ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE3_SHIFT) /* 0x00000F00 */
#define ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE4_SHIFT (12U)
#define ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE4_MASK (0xFU << ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE4_SHIFT) /* 0x0000F000 */
#define ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE5_SHIFT (16U)
#define ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE5_MASK (0xFU << ISP_DEBAYER_G_INTERP_FILTER1_SW_DEBAYER_FILTER1_COE5_SHIFT) /* 0x000F0000 */
/* G_INTERP_FILTER2 */
#define ISP_DEBAYER_G_INTERP_FILTER2_OFFSET                (0xCU)
#define ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE1_SHIFT (0U)
#define ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE1_MASK (0xFU << ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE1_SHIFT) /* 0x0000000F */
#define ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE2_SHIFT (4U)
#define ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE2_MASK (0xFU << ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE2_SHIFT) /* 0x000000F0 */
#define ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE3_SHIFT (8U)
#define ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE3_MASK (0xFU << ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE3_SHIFT) /* 0x00000F00 */
#define ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE4_SHIFT (12U)
#define ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE4_MASK (0xFU << ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE4_SHIFT) /* 0x0000F000 */
#define ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE5_SHIFT (16U)
#define ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE5_MASK (0xFU << ISP_DEBAYER_G_INTERP_FILTER2_SW_DEBAYER_FILTER2_COE5_SHIFT) /* 0x000F0000 */
/* OFFSET */
#define ISP_DEBAYER_OFFSET_OFFSET                          (0x10U)
#define ISP_DEBAYER_OFFSET_SW_DEBAYER_OFFSET_SHIFT         (0U)
#define ISP_DEBAYER_OFFSET_SW_DEBAYER_OFFSET_MASK          (0x1FU << ISP_DEBAYER_OFFSET_SW_DEBAYER_OFFSET_SHIFT)        /* 0x0000001F */
#define ISP_DEBAYER_OFFSET_SW_DEBAYER_GAIN_OFFSET_SHIFT    (8U)
#define ISP_DEBAYER_OFFSET_SW_DEBAYER_GAIN_OFFSET_MASK     (0xFU << ISP_DEBAYER_OFFSET_SW_DEBAYER_GAIN_OFFSET_SHIFT)    /* 0x00000F00 */
#define ISP_DEBAYER_OFFSET_SW_DEBAYER_HF_OFFSET_SHIFT      (16U)
#define ISP_DEBAYER_OFFSET_SW_DEBAYER_HF_OFFSET_MASK       (0xFFFFU << ISP_DEBAYER_OFFSET_SW_DEBAYER_HF_OFFSET_SHIFT)   /* 0xFFFF0000 */
/* C_FILTER */
#define ISP_DEBAYER_C_FILTER_OFFSET                        (0x14U)
#define ISP_DEBAYER_C_FILTER_SW_DEBAYER_ORDER_MIN_SHIFT    (0U)
#define ISP_DEBAYER_C_FILTER_SW_DEBAYER_ORDER_MIN_MASK     (0x1FU << ISP_DEBAYER_C_FILTER_SW_DEBAYER_ORDER_MIN_SHIFT)   /* 0x0000001F */
#define ISP_DEBAYER_C_FILTER_SW_DEBAYER_ORDER_MAX_SHIFT    (8U)
#define ISP_DEBAYER_C_FILTER_SW_DEBAYER_ORDER_MAX_MASK     (0x1FU << ISP_DEBAYER_C_FILTER_SW_DEBAYER_ORDER_MAX_SHIFT)   /* 0x00001F00 */
#define ISP_DEBAYER_C_FILTER_SW_DEBAYER_SHIFT_NUM_SHIFT    (16U)
#define ISP_DEBAYER_C_FILTER_SW_DEBAYER_SHIFT_NUM_MASK     (0x3U << ISP_DEBAYER_C_FILTER_SW_DEBAYER_SHIFT_NUM_SHIFT)    /* 0x00030000 */

/********Name=SOFTRST_CON00,Offset=0x300********/
#define SRST_NCOREPORESET0 0
#define SRST_NCOREPORESET1 1
#define SRST_NCOREPORESET2 2
#define SRST_NCOREPORESET3 3
#define SRST_NCORESET0     4
#define SRST_NCORESET1     5
#define SRST_NCORESET2     6
#define SRST_NCORESET3     7
#define SRST_NDBGRESET0    8
#define SRST_NDBGRESET1    9
#define SRST_NDBGRESET2    10
#define SRST_NDBGRESET3    11
#define SRST_NL2RESET      12
#define SRST_A_CORE_NIU    13
#define SRST_P_DBG_DAPLITE 14
#define SRST_P_DAPLITE     15
/********Name=SOFTRST_CON01,Offset=0x304********/
#define SRST_A_PDBUS_NIU1      16
#define SRST_H_PDBUS_NIU1      17
#define SRST_P_PDBUS_NIU1      18
#define SRST_A_PDBUS_NIU2      19
#define SRST_H_PDBUS_NIU2      20
#define SRST_A_PDBUS_NIU3      21
#define SRST_H_PDBUS_NIU3      22
#define SRST_A_PDBUS_HOLD_NIU1 23
#define SRST_P_DBG_NIU         24
#define SRST_H_PDCORE_NIU      25
#define SRST_MCU_NIU           26
#define SRST_A_DCF             29
#define SRST_P_DCF             30
#define SRST_A_SYSTEM_SRAM     31
/********Name=SOFTRST_CON02,Offset=0x308********/
#define SRST_P_I2C1     32
#define SRST_I2C1       33
#define SRST_P_I2C3     34
#define SRST_I2C3       35
#define SRST_P_I2C4     36
#define SRST_I2C4       37
#define SRST_P_I2C5     38
#define SRST_I2C5       39
#define SRST_P_SPI1     40
#define SRST_SPI1       41
#define SRST_MCU_CORE   42
#define SRST_P_PWM2     44
#define SRST_PWM2       45
#define SRST_A_SPINLOCK 46
/********Name=SOFTRST_CON03,Offset=0x30C********/
#define SRST_P_UART0   48
#define SRST_S_UART0   49
#define SRST_P_UART2   50
#define SRST_S_UART2   51
#define SRST_P_UART3   52
#define SRST_S_UART3   53
#define SRST_P_UART4   54
#define SRST_S_UART4   55
#define SRST_P_UART5   56
#define SRST_S_UART5   57
#define SRST_P_WDT     58
#define SRST_P_SARADC  59
#define SRST_P_GRF     61
#define SRST_P_TIMER   62
#define SRST_P_MAILBOX 63
/********Name=SOFTRST_CON04,Offset=0x310********/
#define SRST_TIMER0   64
#define SRST_TIMER1   65
#define SRST_TIMER2   66
#define SRST_TIMER3   67
#define SRST_TIMER4   68
#define SRST_TIMER5   69
#define SRST_P_INTMUX 70
#define SRST_P_GPIO1  72
#define SRST_DB_GPIO1 73
#define SRST_P_GPIO2  74
#define SRST_DB_GPIO2 75
#define SRST_P_GPIO3  76
#define SRST_DB_GPIO3 77
#define SRST_P_GPIO4  78
#define SRST_DB_GPIO4 79
/********Name=SOFTRST_CON05,Offset=0x314********/
#define SRST_P_CAN         80
#define SRST_CAN           81
#define SRST_A_DECOM       85
#define SRST_P_DECOM       86
#define SRST_D_DECOM       87
#define SRST_A_PDCRYPT_NIU 88
#define SRST_H_PDCRYPT_NIU 89
#define SRST_A_CRYPTO      90
#define SRST_H_CRYPTO      91
#define SRST_CRYPTO_CORE   92
#define SRST_CRYPTO_PKA    93
#define SRST_P_SGRF        95
/********Name=SOFTRST_CON06,Offset=0x318********/
#define SRST_H_PDAUDIO_NIU 96
#define SRST_P_PDAUDIO_NIU 97
#define SRST_H_I2S0        98
#define SRST_M_I2S0_TX     99
#define SRST_M_I2S0_RX     100
#define SRST_H_I2S1        101
#define SRST_M_I2S1        102
#define SRST_H_I2S2        103
#define SRST_M_I2S2        104
#define SRST_H_PDM         105
#define SRST_M_PDM         106
#define SRST_H_AUDPWM      107
#define SRST_S_AUDPWM      108
#define SRST_P_ACDCDIG     109
#define SRST_ACDCDIG       110
/********Name=SOFTRST_CON07,Offset=0x31C********/
#define SRST_A_PDVEPU_NIU 112
#define SRST_H_PDVEPU_NIU 113
#define SRST_A_VENC       114
#define SRST_H_VENC       115
#define SRST_VENC_CORE    116
#define SRST_A_PDVDEC_NIU 117
#define SRST_H_PDVDEC_NIU 118
#define SRST_A_VDEC       119
#define SRST_H_VDEC       120
#define SRST_VDEC_CORE    121
#define SRST_VDEC_CA      122
#define SRST_VDEC_HEVC_CA 123
#define SRST_A_PDJPEG_NIU 124
#define SRST_H_PDJPEG_NIU 125
#define SRST_A_JPEG       126
#define SRST_H_JPEG       127
/********Name=SOFTRST_CON08,Offset=0x320********/
#define SRST_A_PDVO_NIU       128
#define SRST_H_PDVO_NIU       129
#define SRST_P_PDVO_NIU       130
#define SRST_A_RGA            131
#define SRST_H_RGA            132
#define SRST_RGA_CORE         133
#define SRST_A_VOP            134
#define SRST_H_VOP            135
#define SRST_D_VOP            136
#define SRST_TXBYTEHS_DSIHOST 137
#define SRST_P_DSIHOST        138
#define SRST_A_IEP            139
#define SRST_H_IEP            140
#define SRST_IEP_CORE         141
#define SRST_RXP_ISP          142
/********Name=SOFTRST_CON09,Offset=0x324********/
#define SRST_A_PDVI_NIU   144
#define SRST_H_PDVI_NIU   145
#define SRST_P_PDVI_NIU   146
#define SRST_ISP          147
#define SRST_A_CIF        148
#define SRST_H_CIF        149
#define SRST_D_CIF        150
#define SRST_P_CIF        151
#define SRST_I_CIF        152
#define SRST_RXP_CIF      153
#define SRST_A_PDISPP_NIU 154
#define SRST_H_PDISPP_NIU 155
#define SRST_A_ISPP       156
#define SRST_H_ISPP       157
#define SRST_ISPP         158
#define SRST_P_CSIHOST    159
/********Name=SOFTRST_CON10,Offset=0x328********/
#define SRST_A_PDPHPMID_NIU 160
#define SRST_H_PDPHPMID_NIU 161
#define SRST_H_PDNVM_NIU    163
#define SRST_H_SDMMC        164
#define SRST_H_SDIO         165
#define SRST_H_EMMC         166
#define SRST_H_SFC          167
#define SRST_H_SFCXIP       168
#define SRST_S_SFC          169
#define SRST_H_NANDC        170
#define SRST_N_NANDC        171
#define SRST_H_PDSDCARD_NIU 173
#define SRST_H_PDSDIO_NIU   174
/********Name=SOFTRST_CON11,Offset=0x32C********/
#define SRST_A_PDUSB_NIU    176
#define SRST_H_PDUSB_NIU    177
#define SRST_H_USBHOST      178
#define SRST_H_USBHOST_ARB  179
#define SRST_USBHOST_UTMI   180
#define SRST_A_USBOTG       181
#define SRST_P_USBPHY_OTG   182
#define SRST_P_USBPHY_HOST  183
#define SRST_USBPHYPOR_OTG  184
#define SRST_USBPHYPOR_HOST 185
#define SRST_A_PDGMAC_NIU   188
#define SRST_P_PDGMAC_NIU   189
#define SRST_A_GMAC         190
/********Name=SOFTRST_CON12,Offset=0x330********/
#define SRST_P_DDR_DFICTL  193
#define SRST_P_DDR_MON     194
#define SRST_P_DDR_STANDBY 195
#define SRST_P_DDR_GRF     196
#define SRST_P_DDR_MSCH    197
#define SRST_A_DDR_SPLIT   198
#define SRST_DDR_MSCH      199
#define SRST_DDR_DFICTL    202
#define SRST_DDR_STANDBY   203
#define SRST_NPUMCU_NIU    205
#define SRST_P_DDRPHY      206
#define SRST_DDRPHY        207
/********Name=SOFTRST_CON13,Offset=0x334********/
#define SRST_A_PDNPU_NIU  208
#define SRST_H_PDNPU_NIU  209
#define SRST_P_PDNPU_NIU  210
#define SRST_A_NPU        211
#define SRST_H_NPU        212
#define SRST_NPU          213
#define SRST_P_NPUPVTM    214
#define SRST_NPUPVTM      215
#define SRST_P_NPU_TSADC  216
#define SRST_NPU_TSADC    217
#define SRST_NPU_TSADCPHY 218
#define SRST_A_CIFLITE    220
#define SRST_H_CIFLITE    221
#define SRST_D_CIFLITE    222
#define SRST_RXP_CIFLITE  223
/********Name=SOFTRST_CON14,Offset=0x338********/
#define SRST_P_TOPNIU     224
#define SRST_P_TOPCRU     225
#define SRST_P_TOPGRF     226
#define SRST_P_CPUEMADET  227
#define SRST_P_CSIPHY0    228
#define SRST_P_CSIPHY1    229
#define SRST_P_DSIPHY     230
#define SRST_P_CPU_TSADC  232
#define SRST_CPU_TSADC    233
#define SRST_CPU_TSADCPHY 234
#define SRST_P_CPUPVTM    235
#define SRST_CPUPVTM      236

/********Name=SOFTRST_CON00,Offset=0x200********/
#define SRST_P_PDPMU_NIU     240
#define SRST_P_PMUSGRF       241
#define SRST_P_PMUSGRF_REMAP 242
#define SRST_P_I2C0          243
#define SRST_I2C0            244
#define SRST_P_I2C2          247
#define SRST_I2C2            248
#define SRST_P_UART1         249
#define SRST_S_UART1         250
#define SRST_P_PWM0          251
#define SRST_PWM0            252
#define SRST_P_PWM1          253
#define SRST_PWM1            254
#define SRST_DDR_FAIL_SAFE   255
/********Name=SOFTRST_CON01,Offset=0x204********/
#define SRST_P_GPIO0      257
#define SRST_DB_GPIO0     258
#define SRST_P_SPI0       259
#define SRST_SPI0         260
#define SRST_P_PMUGRF     261
#define SRST_P_CHIPVEROTP 262
#define SRST_PMUPVTM      264
#define SRST_P_PMUPVTM    265
#define SRST_P_PMUCRU     270

/********Name=GATE_CON00,Offset=0x280********/
#define ACLK_DBG_PRE_GATE       0
#define CLK_CORE_PRE_GATE       2
#define ACLK_CORE_NIU_GATE      3
#define PCLK_DBG_NIU_GATE       4
#define PCLK_DBG_DAPLITE_GATE   5
#define PCLK_CORE_PRE_GATE      6
#define CLK_CORE_PRE_G_GATE     7
#define HCLK_PDCORE_GATE        8
#define CLK_CPU_JTAG_GATE       9
#define PCLK_CPUPVTM_GATE       10
#define CLK_CPUPVTM_GATE        11
#define CLK_CORE_CPUPVTM_GATE   12
#define CLK_CORE_PRE_DIV2_GATE  13
#define ACLK_CORE_PRE_SCAN_GATE 14
#define PCLK_DBG_PRE_SCAN_GATE  15
/********Name=GATE_CON02,Offset=0x288********/
#define ACLK_PDBUS_PRE_GATE       32
#define HCLK_PDBUS_PRE_GATE       33
#define PCLK_PDBUS_PRE_GATE       34
#define ACLK_PDBUS_NIU1_GATE      35
#define HCLK_PDBUS_NIU1_GATE      36
#define PCLK_PDBUS_NIU1_GATE      37
#define ACLK_PDBUS_NIU2_GATE      38
#define HCLK_PDBUS_NIU2_GATE      39
#define ACLK_PDBUS_NIU3_GATE      40
#define HCLK_PDBUS_NIU3_GATE      41
#define ACLK_PDBUS_HOLD_NIU1_GATE 42
#define ACLK_PDBUS_GATE           43
#define HCLK_PDBUS_GATE           44
#define PCLK_PDBUS_GATE           45
#define CLK_MCU_NIU_GATE          46
/********Name=GATE_CON03,Offset=0x28C********/
#define ACLK_CRYPTO_GATE      50
#define HCLK_CRYPTO_GATE      51
#define CLK_CRYPTO_CORE_GATE  52
#define CLK_CRYPTO_PKA_GATE   53
#define ACLK_DCF_GATE         54
#define PCLK_DCF_GATE         55
#define ACLK_SYSTEM_SRAM_GATE 57
#define PCLK_I2C1_GATE        58
#define CLK_I2C1_GATE         59
#define PCLK_I2C3_GATE        60
#define CLK_I2C3_GATE         61
#define PCLK_I2C4_GATE        62
#define CLK_I2C4_GATE         63
/********Name=GATE_CON04,Offset=0x290********/
#define PCLK_I2C5_GATE        64
#define CLK_I2C5_GATE         65
#define PCLK_SPI1_GATE        66
#define CLK_SPI1_GATE         67
#define PCLK_PWM2_GATE        68
#define CLK_PWM2_GATE         69
#define CLK_CAPTURE_PWM2_GATE 70
#define CLK_MCU_GATE          71
#define CLK_MCU_CORE_GATE     72
#define CLK_MCU_RTC_GATE      73
#define CLK_MCU_JTAG_GATE     74
#define ACLK_PDCRYPT_GATE     75
#define HCLK_PDCRYPT_GATE     76
#define ACLK_PDCRYPT_NIU_GATE 77
#define HCLK_PDCRYPT_NIU_GATE 78
/********Name=GATE_CON05,Offset=0x294********/
#define PCLK_UART0_GATE      80
#define SCLK_UART0_DIV_GATE  81
#define SCLK_UART0_FRAC_GATE 82
#define SCLK_UART0_GATE      83
#define PCLK_UART2_GATE      84
#define SCLK_UART2_DIV_GATE  85
#define SCLK_UART2_FRAC_GATE 86
#define SCLK_UART2_GATE      87
#define PCLK_UART3_GATE      88
#define SCLK_UART3_DIV_GATE  89
#define SCLK_UART3_FRAC_GATE 90
#define SCLK_UART3_GATE      91
#define PCLK_UART4_GATE      92
#define SCLK_UART4_DIV_GATE  93
#define SCLK_UART4_FRAC_GATE 94
#define SCLK_UART4_GATE      95
/********Name=GATE_CON06,Offset=0x298********/
#define PCLK_UART5_GATE      96
#define SCLK_UART5_DIV_GATE  97
#define SCLK_UART5_FRAC_GATE 98
#define SCLK_UART5_GATE      99
#define PCLK_SARADC_GATE     100
#define CLK_SARADC_GATE      101
#define ACLK_SPINLOCK_GATE   102
#define PCLK_TIMER_GATE      103
#define CLK_TIMER0_GATE      104
#define CLK_TIMER1_GATE      105
#define CLK_TIMER2_GATE      106
#define CLK_TIMER3_GATE      107
#define CLK_TIMER4_GATE      108
#define CLK_TIMER5_GATE      109
#define PCLK_WDT_GATE        110
#define PCLK_GRF_GATE        111
/********Name=GATE_CON07,Offset=0x29C********/
#define PCLK_GPIO1_GATE   112
#define DBCLK_GPIO1_GATE  113
#define PCLK_GPIO2_GATE   114
#define DBCLK_GPIO2_GATE  115
#define PCLK_GPIO3_GATE   116
#define DBCLK_GPIO3_GATE  117
#define PCLK_GPIO4_GATE   118
#define DBCLK_GPIO4_GATE  119
#define PCLK_CAN_GATE     120
#define CLK_CAN_GATE      121
#define PCLK_MAILBOX_GATE 122
#define ACLK_DECOM_GATE   123
#define PCLK_DECOM_GATE   124
#define DCLK_DECOM_GATE   125
#define PCLK_INTMUX_GATE  126
/********Name=GATE_CON08,Offset=0x2A0********/
#define PCLK_SGRF_GATE 132
/********Name=GATE_CON09,Offset=0x2A4********/
#define HCLK_PDAUDIO_GATE         144
#define HCLK_PDAUDIO_NIU_GATE     146
#define PCLK_PDAUDIO_NIU_GATE     147
#define HCLK_I2S0_GATE            148
#define MCLK_I2S0_TX_DIV_GATE     149
#define MCLK_I2S0_TX_FRACDIV_GATE 150
#define MCLK_I2S0_RX_DIV_GATE     151
#define MCLK_I2S0_RX_FRACDIV_GATE 152
#define MCLK_I2S0_TX_SRC_GATE     153
#define MCLK_I2S0_RX_SRC_GATE     154
#define MCLK_I2S0_TX_OUT2IO_GATE  157
#define MCLK_I2S0_RX_OUT2IO_GATE  158
#define MCLK_I2S2_FRACDIV_V2_GATE 159
/********Name=GATE_CON10,Offset=0x2A8********/
#define HCLK_I2S1_GATE           160
#define MCLK_I2S1_DIV_GATE       161
#define MCLK_I2S1_FRACDIV_GATE   162
#define MCLK_I2S1_GATE           163
#define MCLK_I2S1_OUT2IO_GATE    164
#define HCLK_I2S2_GATE           165
#define MCLK_I2S2_DIV_GATE       166
#define MCLK_I2S2_FRACDIV_GATE   167
#define MCLK_I2S2_GATE           168
#define MCLK_I2S2_OUT2IO_GATE    169
#define HCLK_PDM_GATE            170
#define MCLK_PDM_GATE            171
#define HCLK_AUDPWM_GATE         172
#define SCLK_AUDPWM_DIV_GATE     173
#define SCLK_AUDPWM_FRACDIV_GATE 174
#define SCLK_AUDPWM_GATE         175
/********Name=GATE_CON11,Offset=0x2AC********/
#define PCLK_ACDCDIG_GATE    176
#define CLK_ACDCDIG_I2C_GATE 177
#define CLK_ACDCDIG_ADC_GATE 178
#define CLK_ACDCDIG_DAC_GATE 179
/********Name=GATE_CON12,Offset=0x2B0********/
#define ACLK_PDVEPU_GATE     192
#define CLK_VENC_CORE_GATE   193
#define HCLK_PDVEPU_GATE     194
#define ACLK_PDVEPU_NIU_GATE 195
#define HCLK_PDVEPU_NIU_GATE 196
#define ACLK_VENC_GATE       197
#define HCLK_VENC_GATE       198
#define ACLK_IEP_GATE        199
#define HCLK_IEP_GATE        200
#define CLK_IEP_CORE_GATE    201
/********Name=GATE_CON13,Offset=0x2B4********/
#define ACLK_PDVDEC_GATE      208
#define CLK_VDEC_CORE_GATE    209
#define CLK_VDEC_CA_GATE      210
#define CLK_VDEC_HEVC_CA_GATE 211
#define HCLK_PDVDEC_GATE      212
#define ACLK_PDVDEC_NIU_GATE  213
#define HCLK_PDVDEC_NIU_GATE  214
#define ACLK_VDEC_GATE        215
#define HCLK_VDEC_GATE        216
#define ACLK_PDJPEG_GATE      217
#define HCLK_PDJPEG_GATE      218
#define ACLK_PDJPEG_NIU_GATE  219
#define HCLK_PDJPEG_NIU_GATE  220
#define ACLK_JPEG_GATE        221
#define HCLK_JPEG_GATE        222
/********Name=GATE_CON14,Offset=0x2B8********/
#define ACLK_PDVO_GATE        224
#define HCLK_PDVO_GATE        225
#define PCLK_PDVO_GATE        226
#define ACLK_PDVO_NIU_GATE    227
#define HCLK_PDVO_NIU_GATE    228
#define PCLK_PDVO_NIU_GATE    229
#define ACLK_RGA_GATE         230
#define HCLK_RGA_GATE         231
#define CLK_RGA_CORE_GATE     232
#define ACLK_VOP_GATE         233
#define HCLK_VOP_GATE         234
#define DCLK_VOP_DIV_GATE     235
#define DCLK_VOP_FRACDIV_GATE 236
#define DCLK_VOP_GATE         237
#define PCLK_DSIHOST_GATE     238
/********Name=GATE_CON15,Offset=0x2BC********/
#define ACLK_PDVI_DIV_GATE          240
#define HCLK_PDVI_GATE              241
#define PCLK_PDVI_GATE              242
#define ACLK_PDVI_NIU_GATE          243
#define HCLK_PDVI_NIU_GATE          244
#define PCLK_PDVI_NIU_GATE          245
#define ACLK_ISP_GATE               246
#define HCLK_ISP_GATE               247
#define CLK_ISP_DIV_GATE            248
#define ACLK_CIF_GATE               249
#define HCLK_CIF_GATE               250
#define DCLK_CIF_GATE               251
#define CLK_CIF_OUT2IO_DIV_GATE     252
#define CLK_CIF_OUT2IO_FRACDIV_GATE 253
#define CLK_CIF_OUT2IO_GATE         254
#define PCLK_CSIHOST_GATE           255
/********Name=GATE_CON16,Offset=0x2C0********/
#define ACLK_PDISPP_DIV_GATE 256
#define HCLK_PDISPP_GATE     257
#define ACLK_PDISPP_NIU_GATE 258
#define HCLK_PDISPP_NIU_GATE 259
#define ACLK_ISPP_GATE       260
#define HCLK_ISPP_GATE       261
#define CLK_ISPP_DIV_GATE    262
#define CLK_ISPP_NP5_GATE    263
#define ACLK_PDISPP_NP5_GATE 264
#define ACLK_CIFLITE_GATE    266
#define HCLK_CIFLITE_GATE    267
#define DCLK_CIFLITE_GATE    268
#define ACLK_PDVI_NP5_GATE   269
#define CLK_ISP_NP5_GATE     270
/********Name=GATE_CON17,Offset=0x2C4********/
#define ACLK_PDPHP_GATE        272
#define HCLK_PDPHP_GATE        273
#define ACLK_PDPHPMID_GATE     274
#define HCLK_PDPHPMID_GATE     275
#define ACLK_PDPHPMID_NIU_GATE 276
#define HCLK_PDPHPMID_NIU_GATE 277
#define HCLK_PDSDCARD_GATE     278
#define HCLK_PDSDCARD_NIU_GATE 279
#define HCLK_PDSDIO_GATE       280
#define HCLK_PDSDIO_NIU_GATE   281
/********Name=GATE_CON18,Offset=0x2C8********/
#define HCLK_PDNVM_GATE     289
#define HCLK_PDNVM_NIU_GATE 291
#define HCLK_SDMMC_GATE     292
#define CCLKIN_SDMMC_GATE   293
#define HCLK_SDIO_GATE      294
#define CCLKIN_SDIO_GATE    295
#define HCLK_EMMC_GATE      296
#define CCLKIN_EMMC_GATE    297
#define HCLK_SFC_GATE       298
#define HCLK_SFCXIP_GATE    299
#define SCLK_SFC_GATE       300
#define HCLK_NANDC_GATE     301
#define NCLK_NANDC_GATE     302
/********Name=GATE_CON19,Offset=0x2CC********/
#define ACLK_PDUSB_GATE            304
#define HCLK_PDUSB_GATE            305
#define ACLK_PDUSB_NIU_GATE        306
#define HCLK_PDUSB_NIU_GATE        307
#define HCLK_USBHOST_GATE          308
#define HCLK_USBHOST_ARB_GATE      309
#define CLK_USBHOST_UTMI_OHCI_GATE 310
#define ACLK_USBOTG_GATE           311
#define CLK_USBOTG_REF_GATE        312
#define PCLK_USBPHY_OTG_GATE       316
#define PCLK_USBPHY_HOST_GATE      317
/********Name=GATE_CON20,Offset=0x2D0********/
#define ACLK_PDGMAC_GATE              320
#define PCLK_PDGMAC_GATE              321
#define ACLK_PDGMAC_NIU_GATE          322
#define PCLK_PDGMAC_NIU_GATE          323
#define ACLK_GMAC_GATE                324
#define PCLK_GMAC_GATE                325
#define CLK_GMAC_DIVOUT_GATE          326
#define CLK_MAC_REF_GATE              327
#define CLK_MAC_RX_GATE               328
#define CLK_MAC_TX_GATE               329
#define CLK_MAC_PTPREF_GATE           330
#define CLK_GMAC_ETHERNET_OUT2IO_GATE 331
#define CLK_GMAC_RGMII_M0_GATE        332
#define CLK_GMAC_RGMII_M1_GATE        333
#define CLK_DDR_MON_GATE              335
/********Name=GATE_CON21,Offset=0x2D4********/
#define PCLK_PDDDR_PRE_GATE   336
#define PCLK_DDR_DFICTL_GATE  338
#define PCLK_DDR_MON_GATE     339
#define PCLK_DDR_STANDBY_GATE 340
#define PCLK_DDR_GRF_GATE     341
#define PCLK_DDR_MSCH_GATE    342
#define TMCLK_DDR_MON_GATE    343
#define CLK_DDRPHY_GATE       344
#define ACLK_DDR_SPLIT_GATE   345
#define CLK_DDR_MSCH_GATE     346
#define CLK_DDR_DFICTL_GATE   349
#define CLK_DDR_STANDBY_GATE  350
#define PCLK_PDDDR_GATE       351
/********Name=GATE_CON22,Offset=0x2D8********/
#define ACLK_PDNPU_DIV_GATE   352
#define ACLK_PDNPU_NP5_GATE   353
#define HCLK_PDNPU_GATE       354
#define PCLK_PDNPU_GATE       355
#define ACLK_PDNPU_NIU_GATE   356
#define HCLK_PDNPU_NIU_GATE   357
#define PCLK_PDNPU_NIU_GATE   358
#define ACLK_NPU_GATE         359
#define HCLK_NPU_GATE         360
#define CLK_NPU_DIV_GATE      361
#define CLK_NPU_NP5_GATE      362
#define CLK_NPU_DIV2_GATE     363
#define PCLK_NPUPVTM_GATE     364
#define CLK_NPUPVTM_GATE      365
#define CLK_CORE_NPUPVTM_GATE 366
/********Name=GATE_CON23,Offset=0x2DC********/
#define PCLK_DDRPHY_GATE                368
#define CLK1X_DDRPHY_GATE               369
#define PCLK_CSIPHY0_GATE               370
#define PCLK_CSIPHY1_GATE               371
#define PCLK_DSIPHY_GATE                372
#define MIPICSI_CLK_OUT2IO_DIV_GATE     373
#define MIPICSI_CLK_OUT2IO_FRACDIV_GATE 374
#define MIPICSI_CLK_OUT2IO_GATE         375
#define PCLK_PDTOP_GATE                 376
#define PCLK_TOPNIU_GATE                377
#define PCLK_TOPCRU_GATE                378
#define PCLK_TOPGRF_GATE                379
#define PCLK_CPUEMADET_GATE             380
#define CLK_TESTOUT_GATE                381
/********Name=GATE_CON24,Offset=0x2E0********/
#define PCLK_CPU_TSADC_GATE   384
#define CLK_CPU_TSADC_GATE    385
#define CLK_CPU_TSADCPHY_GATE 386
#define PCLK_NPU_TSADC_GATE   387
#define CLK_NPU_TSADC_GATE    388
#define CLK_NPU_TSADCPHY_GATE 389
#define CLK_NPU_MCU_NIU_GATE  390

/********Name=GATE_CON00,Offset=0x180********/
#define PCLK_PDPMU_GATE         400
#define PCLK_PMU_GATE           401
#define PCLK_PDPMU_NIU_GATE     402
#define PCLK_PMUSGRF_GATE       404
#define PCLK_I2C0_GATE          405
#define CLK_I2C0_GATE           406
#define PCLK_SCRKEYGEN_GATE     407
#define PCLK_I2C2_GATE          409
#define CLK_I2C2_GATE           410
#define PCLK_UART1_GATE         411
#define SCLK_UART1_DIV_GATE     412
#define SCLK_UART1_FRACDIV_GATE 413
#define SCLK_UART1_GATE         414
#define CLK_PMU_GATE            415
/********Name=GATE_CON01,Offset=0x184********/
#define PCLK_PWM0_GATE            416
#define CLK_PWM0_GATE             417
#define CLK_CAPTURE_PWM0_GATE     418
#define PCLK_PWM1_GATE            419
#define CLK_PWM1_GATE             420
#define CLK_CAPTURE_PWM1_GATE     421
#define XIN_OSC0_OTGPHY_REF_GATE  422
#define XIN_OSC0_HOSTPHY_REF_GATE 423
#define XIN_OSC0_DSIPHY_REF_GATE  424
#define PCLK_GPIO0_GATE           425
#define DBCLK_GPIO0_GATE          426
#define PCLK_SPI0_GATE            427
#define CLK_SPI0_GATE             428
#define PCLK_PMUGRF_GATE          429
#define CLK_REF24M_GATE           430
#define CLK_REF12M_GATE           431
/********Name=GATE_CON02,Offset=0x188********/
#define PCLK_CHIPVEROTP_GATE  432
#define PCLK_PMUCRU_GATE      436
#define CLK_PMUPVTM_GATE      437
#define PCLK_PMUPVTM_GATE     438
#define CLK_CORE_PMUPVTM_GATE 439
#define XIN_OSC0_DIV_GATE     440
#define CLK_OSC0_DIV32K_GATE  441
#define CLK_WIFI_DIV_GATE     442
#define CLK_WIFI_OSC0_GATE    443

/********Name=CLKSEL_CON00,Offset=0x100********/
#define CLK_CORE_PRE_DIV    0x05000000
#define HCLK_PDCORE_NIU_DIV 0x05080000
/********Name=CLKSEL_CON01,Offset=0x104********/
#define PCLK_DBG_PRE_DIV  0x03000001
#define ACLK_CORE_PRE_DIV 0x04040001
/********Name=CLKSEL_CON02,Offset=0x108********/
#define ACLK_PDBUS_PRE_DIV 0x05000002
#define HCLK_PDBUS_PRE_DIV 0x05080002
/********Name=CLKSEL_CON03,Offset=0x10C********/
#define PCLK_PDBUS_PRE_DIV 0x05000003
#define CLK_SCR1_DIV       0x05080003
/********Name=CLKSEL_CON04,Offset=0x110********/
#define ACLK_PDCRYPT_DIV 0x05000004
#define HCLK_PDCRYPT_DIV 0x05080004
/********Name=CLKSEL_CON05,Offset=0x114********/
#define CLK_I2C1_DIV 0x07000005
#define CLK_I2C3_DIV 0x07080005
/********Name=CLKSEL_CON06,Offset=0x118********/
#define CLK_I2C4_DIV 0x07000006
#define CLK_I2C5_DIV 0x07080006
/********Name=CLKSEL_CON07,Offset=0x11C********/
#define CLK_CRYPTO_CORE_DIV 0x05000007
#define CLK_CRYPTO_PKA_DIV  0x05080007
/********Name=CLKSEL_CON08,Offset=0x120********/
#define CLK_SPI1_DIV 0x07000008
/********Name=CLKSEL_CON09,Offset=0x124********/
#define CLK_PWM2_DIV 0x07080009
/********Name=CLKSEL_CON10,Offset=0x128********/
#define SCLK_UART0_DIV_DIV 0x0700000A
/********Name=CLKSEL_CON11,Offset=0x12C********/
#define SCLK_UART0_FRAC_DIV 0x2000000B
/********Name=CLKSEL_CON12,Offset=0x130********/
#define SCLK_UART2_DIV_DIV 0x0700000C
/********Name=CLKSEL_CON13,Offset=0x134********/
#define SCLK_UART2_FRAC_DIV 0x2000000D
/********Name=CLKSEL_CON14,Offset=0x138********/
#define SCLK_UART3_DIV_DIV 0x0700000E
/********Name=CLKSEL_CON15,Offset=0x13C********/
#define SCLK_UART3_FRAC_DIV 0x2000000F
/********Name=CLKSEL_CON16,Offset=0x140********/
#define SCLK_UART4_DIV_DIV 0x07000010
/********Name=CLKSEL_CON17,Offset=0x144********/
#define SCLK_UART4_FRAC_DIV 0x20000011
/********Name=CLKSEL_CON18,Offset=0x148********/
#define SCLK_UART5_DIV_DIV 0x07000012
/********Name=CLKSEL_CON19,Offset=0x14C********/
#define SCLK_UART5_FRAC_DIV 0x20000013
/********Name=CLKSEL_CON20,Offset=0x150********/
#define CLK_SARADC_NDFT_DIV 0x0B000014
/********Name=CLKSEL_CON21,Offset=0x154********/
/********Name=CLKSEL_CON22,Offset=0x158********/
/********Name=CLKSEL_CON23,Offset=0x15C********/
/********Name=CLKSEL_CON24,Offset=0x160********/
/********Name=CLKSEL_CON25,Offset=0x164********/
#define CLK_CAN_DIV    0x07000019
#define DCLK_DECOM_DIV 0x07080019
/********Name=CLKSEL_CON26,Offset=0x168********/
#define HCLK_PDAUDIO_DIV 0x0500001A
/********Name=CLKSEL_CON27,Offset=0x16C********/
#define MCLK_I2S0_TX_DIV_DIV 0x0700001B
#define MCLK_I2S0_RX_DIV_DIV 0x0708001B
/********Name=CLKSEL_CON28,Offset=0x170********/
#define MCLK_I2S0_TX_FRACDIV_DIV 0x2000001C
/********Name=CLKSEL_CON29,Offset=0x174********/
#define MCLK_I2S0_RX_FRACDIV_DIV 0x2000001D
/********Name=CLKSEL_CON30,Offset=0x178********/
/********Name=CLKSEL_CON31,Offset=0x17C********/
#define MCLK_I2S1_DIV_DIV 0x0700001F
/********Name=CLKSEL_CON32,Offset=0x180********/
#define MCLK_I2S1_FRACDIV_DIV 0x20000020
/********Name=CLKSEL_CON33,Offset=0x184********/
#define MCLK_I2S2_DIV_DIV 0x07000021
/********Name=CLKSEL_CON34,Offset=0x188********/
#define MCLK_I2S2CH1_FRACDIV_DIV 0x20000022
/********Name=CLKSEL_CON35,Offset=0x18C********/
#define MCLK_PDM_DIV 0x07000023
/********Name=CLKSEL_CON36,Offset=0x190********/
#define SCLK_AUDPWM_DIV_DIV 0x07000024
/********Name=CLKSEL_CON37,Offset=0x194********/
#define SCLK_AUDPWM_FRACDIV_DIV 0x20000025
/********Name=CLKSEL_CON38,Offset=0x198********/
#define MCLK_I2S1_FRACDIV_V2_DIV 0x20000026
/********Name=CLKSEL_CON40,Offset=0x1A0********/
#define ACLK_PDVEPU_DIV   0x05000028
#define CLK_VENC_CORE_DIV 0x05080028
/********Name=CLKSEL_CON41,Offset=0x1A4********/
#define HCLK_PDVEPU_DIV 0x05000029
#define HCLK_PDVDEC_DIV 0x05080029
/********Name=CLKSEL_CON42,Offset=0x1A8********/
#define ACLK_PDVDEC_DIV   0x0500002A
#define CLK_VDEC_CORE_DIV 0x0508002A
/********Name=CLKSEL_CON43,Offset=0x1AC********/
#define CLK_VDEC_CA_DIV      0x0500002B
#define CLK_VDEC_HEVC_CA_DIV 0x0508002B
/********Name=CLKSEL_CON44,Offset=0x1B0********/
#define ACLK_PDJPEG_DIV 0x0500002C
#define HCLK_PDJPEG_DIV 0x0508002C
/********Name=CLKSEL_CON45,Offset=0x1B4********/
#define ACLK_PDVO_DIV 0x0500002D
#define HCLK_PDVO_DIV 0x0508002D
/********Name=CLKSEL_CON46,Offset=0x1B8********/
#define CLK_RGA_CORE_DIV 0x0500002E
#define PCLK_PDVO_DIV    0x0508002E
/********Name=CLKSEL_CON47,Offset=0x1BC********/
#define DCLK_VOP_DIV_DIV 0x0800002F
/********Name=CLKSEL_CON48,Offset=0x1C0********/
#define DCLK_VOP_FRACDIV_DIV 0x20000030
/********Name=CLKSEL_CON49,Offset=0x1C4********/
#define ACLK_PDVI_DIV_DIV 0x05000031
#define HCLK_PDVI_DIV     0x05080031
/********Name=CLKSEL_CON50,Offset=0x1C8********/
#define CLK_ISP_DIV_DIV 0x05000032
#define PCLK_PDVI_DIV   0x05080032
/********Name=CLKSEL_CON51,Offset=0x1CC********/
#define DCLK_CIF_DIV           0x05000033
#define CLK_CIF_OUT2IO_DIV_DIV 0x06080033
/********Name=CLKSEL_CON52,Offset=0x1D0********/
#define CLK_CIF_OUT2IO_FRACDIV_DIV 0x20000034
/********Name=CLKSEL_CON53,Offset=0x1D4********/
#define ACLK_PDPHP_DIV 0x05000035
#define HCLK_PDPHP_DIV 0x05080035
/********Name=CLKSEL_CON54,Offset=0x1D8********/
#define CLK_IEP_CORE_DIV 0x05000036
#define DCLK_CIFLITE_DIV 0x05080036
/********Name=CLKSEL_CON55,Offset=0x1DC********/
#define CCLKIN_SDMMC_DIV 0x08000037
/********Name=CLKSEL_CON56,Offset=0x1E0********/
#define CCLKIN_SDIO_DIV 0x08000038
/********Name=CLKSEL_CON57,Offset=0x1E4********/
#define CCLKIN_EMMC_DIV 0x08000039
/********Name=CLKSEL_CON58,Offset=0x1E8********/
#define SCLK_SFC_DIV 0x0800003A
/********Name=CLKSEL_CON59,Offset=0x1EC********/
#define NCLK_NANDC_DIV 0x0800003B
/********Name=CLKSEL_CON61,Offset=0x1F4********/
#define CLK_USBHOST_UTMI_OHCI_DIV    0x0500003D
#define CLK_GMAC_ETHERNET_OUT2IO_DIV 0x0508003D
/********Name=CLKSEL_CON63,Offset=0x1FC********/
#define CLK_GMAC_DIVOUT_DIV 0x0500003F
#define PCLK_PDGMAC_DIV     0x0508003F
/********Name=CLKSEL_CON64,Offset=0x200********/
#define PCLK_PDDDR_PRE_DIV 0x05000040
#define CLK_DDRPHY_COM_DIV 0x05080040
/********Name=CLKSEL_CON65,Offset=0x204********/
#define ACLK_PDNPU_DIV_DIV 0x04000041
#define ACLK_PDNPU_NP5_DIV 0x04040041
/********Name=CLKSEL_CON66,Offset=0x208********/
#define PCLK_PDNPU_DIV 0x05000042
#define HCLK_PDNPU_DIV 0x04080042
/********Name=CLKSEL_CON67,Offset=0x20C********/
#define CLK_NPU_DIV_DIV 0x04000043
#define CLK_NPU_NP5_DIV 0x04040043
/********Name=CLKSEL_CON68,Offset=0x210********/
#define ACLK_PDISPP_DIV_DIV 0x05000044
/********Name=CLKSEL_CON69,Offset=0x214********/
#define CLK_ISPP_DIV_DIV 0x05000045
#define HCLK_PDISPP_DIV  0x05080045
/********Name=CLKSEL_CON70,Offset=0x218********/
#define CLK_CPU_TSADC_DIV 0x0B000046
/********Name=CLKSEL_CON71,Offset=0x21C********/
#define CLK_NPU_TSADC_DIV 0x0B000047
/********Name=CLKSEL_CON72,Offset=0x220********/
#define CLK_ACDCDIG_I2C_DIV 0x07000048
/********Name=CLKSEL_CON73,Offset=0x224********/
#define MIPICSI_CLK_OUT2IO_DIV_DIV 0x05000049
/********Name=CLKSEL_CON74,Offset=0x228********/
#define MIPICSI_CLK_OUT2IO_FRACDIV_DIV 0x2000004A
/********Name=CLKSEL_CON75,Offset=0x22C********/
#define CLK_TESTOUT_DIV 0x0500004B
/********Name=CLKSEL_CON76,Offset=0x230********/
#define ACLK_PDVI_NP5_DIV 0x0500004C
#define CLK_ISP_NP5_DIV   0x0508004C
/********Name=CLKSEL_CON77,Offset=0x234********/
#define ACLK_PDISPP_NP5_DIV 0x0500004D
#define CLK_ISPP_NP5_DIV    0x0508004D

/********Name=CLKSEL_CON00,Offset=0x100********/
#define XIN_OSC0_DIV_DIV 0x0500004E
/********Name=CLKSEL_CON01,Offset=0x104********/
#define PCLK_PDPMU_PRE_DIV 0x0500004F
/********Name=CLKSEL_CON02,Offset=0x108********/
#define CLK_I2C0_DIV 0x07000050
/********Name=CLKSEL_CON03,Offset=0x10C********/
#define CLK_I2C2_DIV 0x07000051
/********Name=CLKSEL_CON04,Offset=0x110********/
#define SCLK_UART1_DIV_DIV 0x07000052
/********Name=CLKSEL_CON05,Offset=0x114********/
#define SCLK_UART1_FRACDIV_DIV 0x20000053
/********Name=CLKSEL_CON06,Offset=0x118********/
#define CLK_PWM0_DIV 0x07000054
#define CLK_PWM1_DIV 0x07080054
/********Name=CLKSEL_CON07,Offset=0x11C********/
#define CLK_REF24M_DIV 0x06000055
#define CLK_REF12M_DIV 0x07080055
/********Name=CLKSEL_CON08,Offset=0x120********/
/********Name=CLKSEL_CON09,Offset=0x124********/
#define CLK_SPI0_DIV 0x07000057
/********Name=CLKSEL_CON12,Offset=0x130********/
#define CLK_WIFI_DIV_DIV 0x0600005A
/********Name=CLKSEL_CON13,Offset=0x134********/
#define CLK_OSC0_DIV32K_DIV 0x2000005B

/********Name=CLKSEL_CON00,Offset=0x100********/
#define CLK_CORE_PRE_SEL              0x02060000
#define CLK_CORE_PRE_SEL_CLK_GPLL_MUX 0
#define CLK_CORE_PRE_SEL_CLK_CPLL_MUX 1
#define CLK_CORE_PRE_SEL_CLK_APLL_MUX 2
#define CLK_CORE_PRE_SEL_RESERVED     3
/********Name=CLKSEL_CON01,Offset=0x104********/
/********Name=CLKSEL_CON02,Offset=0x108********/
#define ACLK_PDBUS_PRE_SEL              0x02060002
#define ACLK_PDBUS_PRE_SEL_CLK_GPLL_MUX 0
#define ACLK_PDBUS_PRE_SEL_CLK_CPLL_MUX 1
#define ACLK_PDBUS_PRE_SEL_CLK_DPLL_MUX 2
#define ACLK_PDBUS_PRE_SEL_RESERVED     3
#define HCLK_PDBUS_PRE_SEL              0x010F0002
#define HCLK_PDBUS_PRE_SEL_CLK_GPLL_MUX 0
#define HCLK_PDBUS_PRE_SEL_CLK_CPLL_MUX 1
/********Name=CLKSEL_CON03,Offset=0x10C********/
#define PCLK_PDBUS_PRE_SEL              0x01070003
#define PCLK_PDBUS_PRE_SEL_CLK_GPLL_MUX 0
#define PCLK_PDBUS_PRE_SEL_CLK_CPLL_MUX 1
#define CLK_SCR1_SEL                    0x010F0003
#define CLK_SCR1_SEL_CLK_GPLL_MUX       0
#define CLK_SCR1_SEL_CLK_CPLL_MUX       1
/********Name=CLKSEL_CON04,Offset=0x110********/
#define ACLK_PDCRYPT_SEL              0x01070004
#define ACLK_PDCRYPT_SEL_CLK_GPLL_MUX 0
#define ACLK_PDCRYPT_SEL_CLK_CPLL_MUX 1
/********Name=CLKSEL_CON05,Offset=0x114********/
/********Name=CLKSEL_CON06,Offset=0x118********/
/********Name=CLKSEL_CON07,Offset=0x11C********/
#define CLK_CRYPTO_CORE_SEL              0x01070007
#define CLK_CRYPTO_CORE_SEL_CLK_GPLL_MUX 0
#define CLK_CRYPTO_CORE_SEL_CLK_CPLL_MUX 1
#define CLK_CRYPTO_PKA_SEL               0x010F0007
#define CLK_CRYPTO_PKA_SEL_CLK_GPLL_MUX  0
#define CLK_CRYPTO_PKA_SEL_CLK_CPLL_MUX  1
/********Name=CLKSEL_CON08,Offset=0x120********/
#define CLK_SPI1_SEL               0x01070008
#define CLK_SPI1_SEL_CLK_GPLL_MUX  0
#define CLK_SPI1_SEL_XIN_OSC0_FUNC 1
/********Name=CLKSEL_CON09,Offset=0x124********/
#define CLK_PWM2_SEL               0x010F0009
#define CLK_PWM2_SEL_XIN_OSC0_FUNC 0
#define CLK_PWM2_SEL_CLK_GPLL_MUX  1
/********Name=CLKSEL_CON10,Offset=0x128********/
#define SCLK_UART0_DIV_SEL                    0x0208000A
#define SCLK_UART0_DIV_SEL_CLK_GPLL_MUX       0
#define SCLK_UART0_DIV_SEL_CLK_CPLL_MUX       1
#define SCLK_UART0_DIV_SEL_USBPHY_CLK480M_MUX 2
#define SCLK_UART0_DIV_SEL_XIN_OSC0_FUNC      3
#define SCLK_UART0_SEL                        0x020A000A
#define SCLK_UART0_SEL_SCLK_UART0_DIV         0
#define SCLK_UART0_SEL_SCLK_UART0_FRAC        1
#define SCLK_UART0_SEL_XIN_OSC0_FUNC          2
#define SCLK_UART0_SEL_RESERVED               3
/********Name=CLKSEL_CON11,Offset=0x12C********/
/********Name=CLKSEL_CON12,Offset=0x130********/
#define SCLK_UART2_DIV_SEL                    0x0208000C
#define SCLK_UART2_DIV_SEL_CLK_GPLL_MUX       0
#define SCLK_UART2_DIV_SEL_CLK_CPLL_MUX       1
#define SCLK_UART2_DIV_SEL_USBPHY_CLK480M_MUX 2
#define SCLK_UART2_DIV_SEL_XIN_OSC0_FUNC      3
#define SCLK_UART2_SEL                        0x020A000C
#define SCLK_UART2_SEL_SCLK_UART2_DIV         0
#define SCLK_UART2_SEL_SCLK_UART2_FRAC        1
#define SCLK_UART2_SEL_XIN_OSC0_FUNC          2
#define SCLK_UART2_SEL_RESERVED               3
/********Name=CLKSEL_CON13,Offset=0x134********/
/********Name=CLKSEL_CON14,Offset=0x138********/
#define SCLK_UART3_DIV_SEL                    0x0208000E
#define SCLK_UART3_DIV_SEL_CLK_GPLL_MUX       0
#define SCLK_UART3_DIV_SEL_CLK_CPLL_MUX       1
#define SCLK_UART3_DIV_SEL_USBPHY_CLK480M_MUX 2
#define SCLK_UART3_DIV_SEL_XIN_OSC0_FUNC      3
#define SCLK_UART3_SEL                        0x020A000E
#define SCLK_UART3_SEL_SCLK_UART3_DIV         0
#define SCLK_UART3_SEL_SCLK_UART3_FRAC        1
#define SCLK_UART3_SEL_XIN_OSC0_FUNC          2
#define SCLK_UART3_SEL_RESERVED               3
/********Name=CLKSEL_CON15,Offset=0x13C********/
/********Name=CLKSEL_CON16,Offset=0x140********/
#define SCLK_UART4_DIV_SEL                    0x02080010
#define SCLK_UART4_DIV_SEL_CLK_GPLL_MUX       0
#define SCLK_UART4_DIV_SEL_CLK_CPLL_MUX       1
#define SCLK_UART4_DIV_SEL_USBPHY_CLK480M_MUX 2
#define SCLK_UART4_DIV_SEL_XIN_OSC0_FUNC      3
#define SCLK_UART4_SEL                        0x020A0010
#define SCLK_UART4_SEL_SCLK_UART4_DIV         0
#define SCLK_UART4_SEL_SCLK_UART4_FRAC        1
#define SCLK_UART4_SEL_XIN_OSC0_FUNC          2
#define SCLK_UART4_SEL_RESERVED               3
/********Name=CLKSEL_CON17,Offset=0x144********/
/********Name=CLKSEL_CON18,Offset=0x148********/
#define SCLK_UART5_DIV_SEL                    0x02080012
#define SCLK_UART5_DIV_SEL_CLK_GPLL_MUX       0
#define SCLK_UART5_DIV_SEL_CLK_CPLL_MUX       1
#define SCLK_UART5_DIV_SEL_USBPHY_CLK480M_MUX 2
#define SCLK_UART5_DIV_SEL_XIN_OSC0_FUNC      3
#define SCLK_UART5_SEL                        0x020A0012
#define SCLK_UART5_SEL_SCLK_UART5_DIV         0
#define SCLK_UART5_SEL_SCLK_UART5_FRAC        1
#define SCLK_UART5_SEL_XIN_OSC0_FUNC          2
#define SCLK_UART5_SEL_RESERVED               3
/********Name=CLKSEL_CON19,Offset=0x14C********/
/********Name=CLKSEL_CON20,Offset=0x150********/
/********Name=CLKSEL_CON21,Offset=0x154********/
#define DBCLK_GPIO1_SEL               0x010F0015
#define DBCLK_GPIO1_SEL_XIN_OSC0_FUNC 0
#define DBCLK_GPIO1_SEL_CLK_DEEPSLOW  1
/********Name=CLKSEL_CON22,Offset=0x158********/
#define DBCLK_GPIO2_SEL               0x010F0016
#define DBCLK_GPIO2_SEL_XIN_OSC0_FUNC 0
#define DBCLK_GPIO2_SEL_CLK_DEEPSLOW  1
/********Name=CLKSEL_CON23,Offset=0x15C********/
#define DBCLK_GPIO3_SEL               0x010F0017
#define DBCLK_GPIO3_SEL_XIN_OSC0_FUNC 0
#define DBCLK_GPIO3_SEL_CLK_DEEPSLOW  1
/********Name=CLKSEL_CON24,Offset=0x160********/
#define DBCLK_GPIO4_SEL               0x010F0018
#define DBCLK_GPIO4_SEL_XIN_OSC0_FUNC 0
#define DBCLK_GPIO4_SEL_CLK_DEEPSLOW  1
/********Name=CLKSEL_CON25,Offset=0x164********/
#define CLK_CAN_SEL                 0x01070019
#define CLK_CAN_SEL_CLK_GPLL_MUX    0
#define CLK_CAN_SEL_XIN_OSC0_FUNC   1
#define DCLK_DECOM_SEL              0x010F0019
#define DCLK_DECOM_SEL_CLK_GPLL_MUX 0
#define DCLK_DECOM_SEL_CLK_CPLL_MUX 1
/********Name=CLKSEL_CON26,Offset=0x168********/
/********Name=CLKSEL_CON27,Offset=0x16C********/
#define MCLK_I2S0_TX_DIV_SEL              0x0107001B
#define MCLK_I2S0_TX_DIV_SEL_CLK_CPLL_MUX 0
#define MCLK_I2S0_TX_DIV_SEL_CLK_GPLL_MUX 1
#define MCLK_I2S0_RX_DIV_SEL              0x010F001B
#define MCLK_I2S0_RX_DIV_SEL_CLK_CPLL_MUX 0
#define MCLK_I2S0_RX_DIV_SEL_CLK_GPLL_MUX 1
/********Name=CLKSEL_CON28,Offset=0x170********/
/********Name=CLKSEL_CON29,Offset=0x174********/
/********Name=CLKSEL_CON30,Offset=0x178********/
#define MCLK_I2S0_TX_SEL                      0x0200001E
#define MCLK_I2S0_TX_SEL_MCLK_I2S0_TX_DIV     0
#define MCLK_I2S0_TX_SEL_MCLK_I2S0_TX_FRACDIV 1
#define MCLK_I2S0_TX_SEL_I2S0_MCLKIN          2
#define MCLK_I2S0_TX_SEL_XIN_OSC0_HALF        3
#define MCLK_I2S0_RX_SEL                      0x0202001E
#define MCLK_I2S0_RX_SEL_MCLK_I2S0_RX_DIV     0
#define MCLK_I2S0_RX_SEL_MCLK_I2S0_RX_FRACDIV 1
#define MCLK_I2S0_RX_SEL_I2S0_MCLKIN          2
#define MCLK_I2S0_RX_SEL_XIN_OSC0_HALF        3
#define MCLK_I2S0_TX_OUT2IO_SEL               0x0106001E
#define MCLK_I2S0_TX_OUT2IO_SEL_MCLK_I2S0_TX  0
#define MCLK_I2S0_TX_OUT2IO_SEL_XIN_OSC0_HALF 1
#define MCLK_I2S0_RX_OUT2IO_SEL               0x0108001E
#define MCLK_I2S0_RX_OUT2IO_SEL_MCLK_I2S0_RX  0
#define MCLK_I2S0_RX_OUT2IO_SEL_XIN_OSC0_HALF 1
/********Name=CLKSEL_CON31,Offset=0x17C********/
#define MCLK_I2S1_DIV_SEL                  0x0107001F
#define MCLK_I2S1_DIV_SEL_CLK_CPLL_MUX     0
#define MCLK_I2S1_DIV_SEL_CLK_GPLL_MUX     1
#define MCLK_I2S1_SEL                      0x0308001F
#define MCLK_I2S1_SEL_MCLK_I2S1_DIV        0
#define MCLK_I2S1_SEL_MCLK_I2S1_FRACDIV    1
#define MCLK_I2S1_SEL_I2S1_MCLKIN          2
#define MCLK_I2S1_SEL_XIN_OSC0_HALF        3
#define MCLK_I2S1_SEL_MCLK_I2S1_FRACDIV_V2 4
#define MCLK_I2S1_SEL_RESERVED             5
#define MCLK_I2S1_OUT2IO_SEL               0x010C001F
#define MCLK_I2S1_OUT2IO_SEL_MCLK_I2S1     0
#define MCLK_I2S1_OUT2IO_SEL_XIN_OSC0_HALF 1
/********Name=CLKSEL_CON32,Offset=0x180********/
/********Name=CLKSEL_CON33,Offset=0x184********/
#define MCLK_I2S2_DIV_SEL                  0x01070021
#define MCLK_I2S2_DIV_SEL_CLK_CPLL_MUX     0
#define MCLK_I2S2_DIV_SEL_CLK_GPLL_MUX     1
#define MCLK_I2S2_SEL                      0x02080021
#define MCLK_I2S2_SEL_MCLK_I2S2_DIV        0
#define MCLK_I2S2_SEL_MCLK_I2S2_FRACDIV    1
#define MCLK_I2S2_SEL_I2S2_MCLKIN          2
#define MCLK_I2S2_SEL_XIN_OSC0_HALF        3
#define MCLK_I2S2_OUT2IO_SEL               0x010A0021
#define MCLK_I2S2_OUT2IO_SEL_MCLK_I2S2     0
#define MCLK_I2S2_OUT2IO_SEL_XIN_OSC0_HALF 1
/********Name=CLKSEL_CON34,Offset=0x188********/
/********Name=CLKSEL_CON35,Offset=0x18C********/
#define MCLK_PDM_SEL               0x02080023
#define MCLK_PDM_SEL_CLK_GPLL_MUX  0
#define MCLK_PDM_SEL_CLK_CPLL_MUX  1
#define MCLK_PDM_SEL_XIN_OSC0_FUNC 2
#define MCLK_PDM_SEL_RESERVED      3
/********Name=CLKSEL_CON36,Offset=0x190********/
#define SCLK_AUDPWM_DIV_SEL                 0x01070024
#define SCLK_AUDPWM_DIV_SEL_CLK_GPLL_MUX    0
#define SCLK_AUDPWM_DIV_SEL_CLK_CPLL_MUX    1
#define SCLK_AUDPWM_SEL                     0x02080024
#define SCLK_AUDPWM_SEL_SCLK_AUDPWM_DIV     0
#define SCLK_AUDPWM_SEL_SCLK_AUDPWM_FRACDIV 1
#define SCLK_AUDPWM_SEL_XIN_OSC0_FUNC       2
#define SCLK_AUDPWM_SEL_RESERVED            3
/********Name=CLKSEL_CON37,Offset=0x194********/
/********Name=CLKSEL_CON38,Offset=0x198********/
/********Name=CLKSEL_CON40,Offset=0x1A0********/
#define ACLK_PDVEPU_SEL                0x02060028
#define ACLK_PDVEPU_SEL_CLK_CPLL_MUX   0
#define ACLK_PDVEPU_SEL_CLK_HPLL_MUX   1
#define ACLK_PDVEPU_SEL_CLK_GPLL_MUX   2
#define ACLK_PDVEPU_SEL_RESERVED       3
#define CLK_VENC_CORE_SEL              0x020E0028
#define CLK_VENC_CORE_SEL_CLK_CPLL_MUX 0
#define CLK_VENC_CORE_SEL_CLK_GPLL_MUX 1
#define CLK_VENC_CORE_SEL_CLK_HPLL_MUX 2
#define CLK_VENC_CORE_SEL_RESERVED     3
/********Name=CLKSEL_CON41,Offset=0x1A4********/
/********Name=CLKSEL_CON42,Offset=0x1A8********/
#define ACLK_PDVDEC_SEL                0x0206002A
#define ACLK_PDVDEC_SEL_CLK_CPLL_MUX   0
#define ACLK_PDVDEC_SEL_CLK_HPLL_MUX   1
#define ACLK_PDVDEC_SEL_CLK_GPLL_MUX   2
#define ACLK_PDVDEC_SEL_RESERVED       3
#define CLK_VDEC_CORE_SEL              0x020E002A
#define CLK_VDEC_CORE_SEL_CLK_CPLL_MUX 0
#define CLK_VDEC_CORE_SEL_CLK_HPLL_MUX 1
#define CLK_VDEC_CORE_SEL_CLK_GPLL_MUX 2
#define CLK_VDEC_CORE_SEL_RESERVED     3
/********Name=CLKSEL_CON43,Offset=0x1AC********/
#define CLK_VDEC_CA_SEL                   0x0206002B
#define CLK_VDEC_CA_SEL_CLK_CPLL_MUX      0
#define CLK_VDEC_CA_SEL_CLK_HPLL_MUX      1
#define CLK_VDEC_CA_SEL_CLK_GPLL_MUX      2
#define CLK_VDEC_CA_SEL_RESERVED          3
#define CLK_VDEC_HEVC_CA_SEL              0x020E002B
#define CLK_VDEC_HEVC_CA_SEL_CLK_CPLL_MUX 0
#define CLK_VDEC_HEVC_CA_SEL_CLK_HPLL_MUX 1
#define CLK_VDEC_HEVC_CA_SEL_CLK_GPLL_MUX 2
#define CLK_VDEC_HEVC_CA_SEL_RESERVED     3
/********Name=CLKSEL_CON44,Offset=0x1B0********/
#define ACLK_PDJPEG_SEL              0x0206002C
#define ACLK_PDJPEG_SEL_CLK_CPLL_MUX 0
#define ACLK_PDJPEG_SEL_CLK_HPLL_MUX 1
#define ACLK_PDJPEG_SEL_CLK_GPLL_MUX 2
#define ACLK_PDJPEG_SEL_RESERVED     3
/********Name=CLKSEL_CON45,Offset=0x1B4********/
#define ACLK_PDVO_SEL              0x0107002D
#define ACLK_PDVO_SEL_CLK_GPLL_MUX 0
#define ACLK_PDVO_SEL_CLK_CPLL_MUX 1
/********Name=CLKSEL_CON46,Offset=0x1B8********/
#define CLK_RGA_CORE_SEL              0x0107002E
#define CLK_RGA_CORE_SEL_CLK_GPLL_MUX 0
#define CLK_RGA_CORE_SEL_CLK_CPLL_MUX 1
/********Name=CLKSEL_CON47,Offset=0x1BC********/
#define DCLK_VOP_DIV_SEL              0x0108002F
#define DCLK_VOP_DIV_SEL_CLK_GPLL_MUX 0
#define DCLK_VOP_DIV_SEL_CLK_CPLL_MUX 1
#define DCLK_VOP_SEL                  0x020A002F
#define DCLK_VOP_SEL_DCLK_VOP_DIV     0
#define DCLK_VOP_SEL_DCLK_VOP_FRACDIV 1
#define DCLK_VOP_SEL_XIN_OSC0_FUNC    2
#define DCLK_VOP_SEL_RESERVED         3
/********Name=CLKSEL_CON48,Offset=0x1C0********/
/********Name=CLKSEL_CON49,Offset=0x1C4********/
#define ACLK_PDVI_DIV_SEL              0x02060031
#define ACLK_PDVI_DIV_SEL_CLK_CPLL_MUX 0
#define ACLK_PDVI_DIV_SEL_CLK_GPLL_MUX 1
#define ACLK_PDVI_DIV_SEL_CLK_HPLL_MUX 2
#define ACLK_PDVI_DIV_SEL_RESERVED     3
/********Name=CLKSEL_CON50,Offset=0x1C8********/
#define CLK_ISP_DIV_SEL                           0x02060032
#define CLK_ISP_DIV_SEL_CLK_GPLL_MUX              0
#define CLK_ISP_DIV_SEL_CLK_CPLL_MUX              1
#define CLK_ISP_DIV_SEL_CLK_HPLL_MUX              2
#define CLK_ISP_DIV_SEL_RESERVED                  3
#define CLK_CIF_OUT2IO_SEL                        0x020E0032
#define CLK_CIF_OUT2IO_SEL_XIN_OSC0_FUNC          0
#define CLK_CIF_OUT2IO_SEL_CLK_CIF_OUT2IO_DIV     1
#define CLK_CIF_OUT2IO_SEL_CLK_CIF_OUT2IO_FRACDIV 2
#define CLK_CIF_OUT2IO_SEL_RESERVED               3
/********Name=CLKSEL_CON51,Offset=0x1CC********/
#define DCLK_CIF_SEL                              0x02060033
#define DCLK_CIF_SEL_CLK_GPLL_MUX                 0
#define DCLK_CIF_SEL_CLK_CPLL_MUX                 1
#define DCLK_CIF_SEL_CLK_HPLL_MUX                 2
#define DCLK_CIF_SEL_RESERVED                     3
#define CLK_CIF_OUT2IO_DIV_SEL                    0x010F0033
#define CLK_CIF_OUT2IO_DIV_SEL_CLK_GPLL_MUX       0
#define CLK_CIF_OUT2IO_DIV_SEL_USBPHY_CLK480M_MUX 1
/********Name=CLKSEL_CON52,Offset=0x1D0********/
/********Name=CLKSEL_CON53,Offset=0x1D4********/
#define ACLK_PDPHP_SEL              0x01070035
#define ACLK_PDPHP_SEL_CLK_GPLL_MUX 0
#define ACLK_PDPHP_SEL_CLK_CPLL_MUX 1
/********Name=CLKSEL_CON54,Offset=0x1D8********/
#define CLK_IEP_CORE_SEL              0x01070036
#define CLK_IEP_CORE_SEL_CLK_GPLL_MUX 0
#define CLK_IEP_CORE_SEL_CLK_CPLL_MUX 1
#define DCLK_CIFLITE_SEL              0x020E0036
#define DCLK_CIFLITE_SEL_CLK_GPLL_MUX 0
#define DCLK_CIFLITE_SEL_CLK_CPLL_MUX 1
#define DCLK_CIFLITE_SEL_CLK_HPLL_MUX 2
#define DCLK_CIFLITE_SEL_RESERVED     3
/********Name=CLKSEL_CON55,Offset=0x1DC********/
#define CCLKIN_SDMMC_SEL               0x020E0037
#define CCLKIN_SDMMC_SEL_CLK_GPLL_MUX  0
#define CCLKIN_SDMMC_SEL_CLK_CPLL_MUX  1
#define CCLKIN_SDMMC_SEL_XIN_OSC0_FUNC 2
#define CCLKIN_SDMMC_SEL_RESERVED      3
/********Name=CLKSEL_CON56,Offset=0x1E0********/
#define CCLKIN_SDIO_SEL               0x020E0038
#define CCLKIN_SDIO_SEL_CLK_GPLL_MUX  0
#define CCLKIN_SDIO_SEL_CLK_CPLL_MUX  1
#define CCLKIN_SDIO_SEL_XIN_OSC0_FUNC 2
#define CCLKIN_SDIO_SEL_RESERVED      3
/********Name=CLKSEL_CON57,Offset=0x1E4********/
#define CCLKIN_EMMC_SEL               0x020E0039
#define CCLKIN_EMMC_SEL_CLK_GPLL_MUX  0
#define CCLKIN_EMMC_SEL_CLK_CPLL_MUX  1
#define CCLKIN_EMMC_SEL_XIN_OSC0_FUNC 2
#define CCLKIN_EMMC_SEL_RESERVED      3
/********Name=CLKSEL_CON58,Offset=0x1E8********/
#define SCLK_SFC_SEL              0x010F003A
#define SCLK_SFC_SEL_CLK_CPLL_MUX 0
#define SCLK_SFC_SEL_CLK_GPLL_MUX 1
/********Name=CLKSEL_CON59,Offset=0x1EC********/
#define NCLK_NANDC_SEL              0x010F003B
#define NCLK_NANDC_SEL_CLK_GPLL_MUX 0
#define NCLK_NANDC_SEL_CLK_CPLL_MUX 1
/********Name=CLKSEL_CON61,Offset=0x1F4********/
#define CLK_USBHOST_UTMI_OHCI_SEL                    0x0107003D
#define CLK_USBHOST_UTMI_OHCI_SEL_USBPHY_CLK480M_MUX 0
#define CLK_USBHOST_UTMI_OHCI_SEL_CLK_GPLL_MUX       1
#define CLK_GMAC_ETHERNET_OUT2IO_SEL                 0x010F003D
#define CLK_GMAC_ETHERNET_OUT2IO_SEL_CLK_CPLL_MUX    0
#define CLK_GMAC_ETHERNET_OUT2IO_SEL_CLK_GPLL_MUX    1
/********Name=CLKSEL_CON63,Offset=0x1FC********/
#define CLK_GMAC_DIVOUT_SEL              0x0107003F
#define CLK_GMAC_DIVOUT_SEL_CLK_CPLL_MUX 0
#define CLK_GMAC_DIVOUT_SEL_CLK_GPLL_MUX 1
/********Name=CLKSEL_CON64,Offset=0x200********/
#define CLK_DDRPHY_COM_SEL              0x010F0040
#define CLK_DDRPHY_COM_SEL_CLK_DPLL_MUX 0
#define CLK_DDRPHY_COM_SEL_CLK_GPLL_MUX 1
/********Name=CLKSEL_CON65,Offset=0x204********/
#define ACLK_PDNPU_DIV_SEL              0x02080041
#define ACLK_PDNPU_DIV_SEL_CLK_GPLL_MUX 0
#define ACLK_PDNPU_DIV_SEL_CLK_CPLL_MUX 1
#define ACLK_PDNPU_DIV_SEL_CLK_APLL_MUX 2
#define ACLK_PDNPU_DIV_SEL_CLK_HPLL_MUX 3
#define ACLK_PDNPU_SEL                  0x010C0041
#define ACLK_PDNPU_SEL_ACLK_PDNPU_DIV   0
#define ACLK_PDNPU_SEL_ACLK_PDNPU_NP5   1
/********Name=CLKSEL_CON66,Offset=0x208********/
/********Name=CLKSEL_CON67,Offset=0x20C********/
#define CLK_NPU_DIV_SEL              0x02080043
#define CLK_NPU_DIV_SEL_CLK_GPLL_MUX 0
#define CLK_NPU_DIV_SEL_CLK_CPLL_MUX 1
#define CLK_NPU_DIV_SEL_CLK_APLL_MUX 2
#define CLK_NPU_DIV_SEL_CLK_HPLL_MUX 3
#define CLK_NPU_SEL                  0x010C0043
#define CLK_NPU_SEL_CLK_NPU_DIV      0
#define CLK_NPU_SEL_CLK_NPU_NP5      1
/********Name=CLKSEL_CON68,Offset=0x210********/
#define ACLK_PDISPP_DIV_SEL              0x02060044
#define ACLK_PDISPP_DIV_SEL_CLK_CPLL_MUX 0
#define ACLK_PDISPP_DIV_SEL_CLK_GPLL_MUX 1
#define ACLK_PDISPP_DIV_SEL_CLK_HPLL_MUX 2
#define ACLK_PDISPP_DIV_SEL_RESERVED     3
/********Name=CLKSEL_CON69,Offset=0x214********/
#define CLK_ISPP_DIV_SEL              0x02060045
#define CLK_ISPP_DIV_SEL_CLK_CPLL_MUX 0
#define CLK_ISPP_DIV_SEL_CLK_GPLL_MUX 1
#define CLK_ISPP_DIV_SEL_CLK_HPLL_MUX 2
#define CLK_ISPP_DIV_SEL_RESERVED     3
/********Name=CLKSEL_CON70,Offset=0x218********/
/********Name=CLKSEL_CON71,Offset=0x21C********/
/********Name=CLKSEL_CON72,Offset=0x220********/
#define CLK_ACDCDIG_I2C_SEL               0x01080048
#define CLK_ACDCDIG_I2C_SEL_CLK_GPLL_MUX  0
#define CLK_ACDCDIG_I2C_SEL_XIN_OSC0_FUNC 1
/********Name=CLKSEL_CON73,Offset=0x224********/
#define MIPICSI_CLK_OUT2IO_DIV_SEL                        0x01080049
#define MIPICSI_CLK_OUT2IO_DIV_SEL_CLK_GPLL_MUX           0
#define MIPICSI_CLK_OUT2IO_DIV_SEL_USBPHY_CLK480M_MUX     1
#define MIPICSI_CLK_OUT2IO_SEL                            0x020A0049
#define MIPICSI_CLK_OUT2IO_SEL_XIN_OSC0_FUNC              0
#define MIPICSI_CLK_OUT2IO_SEL_MIPICSI_CLK_OUT2IO_DIV     1
#define MIPICSI_CLK_OUT2IO_SEL_MIPICSI_CLK_OUT2IO_FRACDIV 2
#define MIPICSI_CLK_OUT2IO_SEL_RESERVED                   3
/********Name=CLKSEL_CON74,Offset=0x228********/
/********Name=CLKSEL_CON75,Offset=0x22C********/
#define CLK_TESTOUT_SEL                  0x0508004B
#define CLK_TESTOUT_SEL_XIN_OSC0_FUNC    0
#define CLK_TESTOUT_SEL_CLK_32K          1
#define CLK_TESTOUT_SEL_CLK_CORE_PRE     2
#define CLK_TESTOUT_SEL_CLK_DDRPHY       3
#define CLK_TESTOUT_SEL_ACLK_PDBUS       4
#define CLK_TESTOUT_SEL_HCLK_PDBUS       5
#define CLK_TESTOUT_SEL_CLK_NPU          6
#define CLK_TESTOUT_SEL_ACLK_PDNPU       7
#define CLK_TESTOUT_SEL_ACLK_PDVDEC      8
#define CLK_TESTOUT_SEL_CLK_VDEC_HEVC_CA 9
#define CLK_TESTOUT_SEL_ACLK_PDVEPU      10
#define CLK_TESTOUT_SEL_CLK_VENC_CORE    11
#define CLK_TESTOUT_SEL_ACLK_PDISPP      12
#define CLK_TESTOUT_SEL_ACLK_PDJPEG      13
#define CLK_TESTOUT_SEL_ACLK_PDVI        14
#define CLK_TESTOUT_SEL_ACLK_PDVO        15
#define CLK_TESTOUT_SEL_DCLK_VOP         16
#define CLK_TESTOUT_SEL_CLK_SPI1         17
#define CLK_TESTOUT_SEL_CLK_SCR1         18
#define CLK_TESTOUT_SEL_SCLK_UART3       19
#define CLK_TESTOUT_SEL_ACLK_PDPHP       20
#define CLK_TESTOUT_SEL_SCLK_SFC         21
#define CLK_TESTOUT_SEL_MCLK_I2S2CH0     22
#define CLK_TESTOUT_SEL_MCLK_I2S2CH1     23
#define CLK_TESTOUT_SEL_MCLK_I2S8CH_RX   24
#define CLK_TESTOUT_SEL_MCLK_I2S8CH_TX   25
#define CLK_TESTOUT_SEL_CLK_GMAC_SRC     26
#define CLK_TESTOUT_SEL_SCLK_AUDPWM      27
#define CLK_TESTOUT_SEL_NCLK_NANDC       28
#define CLK_TESTOUT_SEL_CCLKIN_SDMMC     29
#define CLK_TESTOUT_SEL_CCLKIN_SDIO      30
#define CLK_TESTOUT_SEL_CCLKIN_EMMC      31
/********Name=CLKSEL_CON76,Offset=0x230********/
#define ACLK_PDVI_SEL               0x0105004C
#define ACLK_PDVI_SEL_ACLK_PDVI_DIV 0
#define ACLK_PDVI_SEL_ACLK_PDVI_NP5 1
#define CLK_ISP_SEL                 0x010D004C
#define CLK_ISP_SEL_CLK_ISP_DIV     0
#define CLK_ISP_SEL_CLK_ISP_NP5     1
/********Name=CLKSEL_CON77,Offset=0x234********/
#define ACLK_PDISPP_SEL                 0x0105004D
#define ACLK_PDISPP_SEL_ACLK_PDISPP_DIV 0
#define ACLK_PDISPP_SEL_ACLK_PDISPP_NP5 1
#define CLK_ISPP_SEL                    0x010D004D
#define CLK_ISPP_SEL_CLK_ISPP_DIV       0
#define CLK_ISPP_SEL_CLK_ISPP_NP5       1

/********Name=CLKSEL_CON00,Offset=0x100********/
#define CLK_DEEPSLOW_SEL                    0x0207004E
#define CLK_DEEPSLOW_SEL_CLK_PMUPVTM_DIVOUT 0
#define CLK_DEEPSLOW_SEL_XIN_OSC1_32K       1
#define CLK_DEEPSLOW_SEL_CLK_OSC0_DIV32K    2
#define CLK_DEEPSLOW_SEL_RESERVED           3
/********Name=CLKSEL_CON01,Offset=0x104********/
/********Name=CLKSEL_CON02,Offset=0x108********/
/********Name=CLKSEL_CON03,Offset=0x10C********/
/********Name=CLKSEL_CON04,Offset=0x110********/
#define SCLK_UART1_DIV_SEL                    0x02080052
#define SCLK_UART1_DIV_SEL_CLK_GPLL_MUX       0
#define SCLK_UART1_DIV_SEL_USBPHY_CLK480M_MUX 1
#define SCLK_UART1_DIV_SEL_CLK_CPLL_MUX       2
#define SCLK_UART1_DIV_SEL_XIN_OSC0_FUNC      3
#define SCLK_UART1_SEL                        0x020A0052
#define SCLK_UART1_SEL_SCLK_UART1_DIV         0
#define SCLK_UART1_SEL_SCLK_UART1_FRACDIV     1
#define SCLK_UART1_SEL_XIN_OSC0_FUNC          2
#define SCLK_UART1_SEL_RESERVED               3
/********Name=CLKSEL_CON05,Offset=0x114********/
/********Name=CLKSEL_CON06,Offset=0x118********/
#define CLK_PWM0_SEL               0x01070054
#define CLK_PWM0_SEL_XIN_OSC0_FUNC 0
#define CLK_PWM0_SEL_CLK_GPLL_MUX  1
#define CLK_PWM1_SEL               0x010F0054
#define CLK_PWM1_SEL_XIN_OSC0_FUNC 0
#define CLK_PWM1_SEL_CLK_GPLL_MUX  1
/********Name=CLKSEL_CON07,Offset=0x11C********/
#define CLK_USBPHY_OTG_REF_SEL                               0x01060055
#define CLK_USBPHY_OTG_REF_SEL_CLK_REF12M                    0
#define CLK_USBPHY_OTG_REF_SEL_XIN_OSC0_DIV2_USBPHYREF_OTG   1
#define CLK_USBPHY_HOST_REF_SEL                              0x01070055
#define CLK_USBPHY_HOST_REF_SEL_CLK_REF12M                   0
#define CLK_USBPHY_HOST_REF_SEL_XIN_OSC0_DIV2_USBPHYREF_HOST 1
#define CLK_MIPIDSIPHY_REF_SEL                               0x010F0055
#define CLK_MIPIDSIPHY_REF_SEL_CLK_REF24M                    0
#define CLK_MIPIDSIPHY_REF_SEL_XIN_OSC0_MIPIDSIPHYREF_G      1
/********Name=CLKSEL_CON08,Offset=0x120********/
#define DBCLK_GPIO0_SEL               0x010F0056
#define DBCLK_GPIO0_SEL_XIN_OSC0_FUNC 0
#define DBCLK_GPIO0_SEL_CLK_DEEPSLOW  1
/********Name=CLKSEL_CON09,Offset=0x124********/
#define CLK_SPI0_SEL               0x01070057
#define CLK_SPI0_SEL_CLK_GPLL_MUX  0
#define CLK_SPI0_SEL_XIN_OSC0_FUNC 1
/********Name=CLKSEL_CON12,Offset=0x130********/
#define CLK_WIFI_SEL               0x0108005A
#define CLK_WIFI_SEL_CLK_WIFI_OSC0 0
#define CLK_WIFI_SEL_CLK_WIFI_DIV  1
/********Name=CLKSEL_CON13,Offset=0x134********/

#ifdef __cplusplus
}
#endif /* __cplusplus */
#endif /* __RV1126_H */
