
ECSE444_Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005980  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08005b40  08005b40  00015b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c18  08005c18  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08005c18  08005c18  00015c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c20  08005c20  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c20  08005c20  00015c20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005c24  08005c24  00015c24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08005c28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000304  2000008c  08005cb4  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000390  08005cb4  00020390  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017148  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002985  00000000  00000000  00037204  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013f8  00000000  00000000  00039b90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001290  00000000  00000000  0003af88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002b66e  00000000  00000000  0003c218  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010c56  00000000  00000000  00067886  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010d985  00000000  00000000  000784dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00185e61  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056a4  00000000  00000000  00185edc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000008c 	.word	0x2000008c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08005b28 	.word	0x08005b28

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000090 	.word	0x20000090
 80001fc:	08005b28 	.word	0x08005b28

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002b4:	f000 b972 	b.w	800059c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	4688      	mov	r8, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14b      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4615      	mov	r5, r2
 80002e2:	d967      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0720 	rsb	r7, r2, #32
 80002ee:	fa01 f302 	lsl.w	r3, r1, r2
 80002f2:	fa20 f707 	lsr.w	r7, r0, r7
 80002f6:	4095      	lsls	r5, r2
 80002f8:	ea47 0803 	orr.w	r8, r7, r3
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbb8 f7fe 	udiv	r7, r8, lr
 8000308:	fa1f fc85 	uxth.w	ip, r5
 800030c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000310:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000314:	fb07 f10c 	mul.w	r1, r7, ip
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18eb      	adds	r3, r5, r3
 800031e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000322:	f080 811b 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8118 	bls.w	800055c <__udivmoddi4+0x28c>
 800032c:	3f02      	subs	r7, #2
 800032e:	442b      	add	r3, r5
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0fe 	udiv	r0, r3, lr
 8000338:	fb0e 3310 	mls	r3, lr, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fc0c 	mul.w	ip, r0, ip
 8000344:	45a4      	cmp	ip, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	192c      	adds	r4, r5, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800034e:	f080 8107 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000352:	45a4      	cmp	ip, r4
 8000354:	f240 8104 	bls.w	8000560 <__udivmoddi4+0x290>
 8000358:	3802      	subs	r0, #2
 800035a:	442c      	add	r4, r5
 800035c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000360:	eba4 040c 	sub.w	r4, r4, ip
 8000364:	2700      	movs	r7, #0
 8000366:	b11e      	cbz	r6, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c6 4300 	strd	r4, r3, [r6]
 8000370:	4639      	mov	r1, r7
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0xbe>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80eb 	beq.w	8000556 <__udivmoddi4+0x286>
 8000380:	2700      	movs	r7, #0
 8000382:	e9c6 0100 	strd	r0, r1, [r6]
 8000386:	4638      	mov	r0, r7
 8000388:	4639      	mov	r1, r7
 800038a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038e:	fab3 f783 	clz	r7, r3
 8000392:	2f00      	cmp	r7, #0
 8000394:	d147      	bne.n	8000426 <__udivmoddi4+0x156>
 8000396:	428b      	cmp	r3, r1
 8000398:	d302      	bcc.n	80003a0 <__udivmoddi4+0xd0>
 800039a:	4282      	cmp	r2, r0
 800039c:	f200 80fa 	bhi.w	8000594 <__udivmoddi4+0x2c4>
 80003a0:	1a84      	subs	r4, r0, r2
 80003a2:	eb61 0303 	sbc.w	r3, r1, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	4698      	mov	r8, r3
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d0e0      	beq.n	8000370 <__udivmoddi4+0xa0>
 80003ae:	e9c6 4800 	strd	r4, r8, [r6]
 80003b2:	e7dd      	b.n	8000370 <__udivmoddi4+0xa0>
 80003b4:	b902      	cbnz	r2, 80003b8 <__udivmoddi4+0xe8>
 80003b6:	deff      	udf	#255	; 0xff
 80003b8:	fab2 f282 	clz	r2, r2
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f040 808f 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c2:	1b49      	subs	r1, r1, r5
 80003c4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003c8:	fa1f f885 	uxth.w	r8, r5
 80003cc:	2701      	movs	r7, #1
 80003ce:	fbb1 fcfe 	udiv	ip, r1, lr
 80003d2:	0c23      	lsrs	r3, r4, #16
 80003d4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003d8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003dc:	fb08 f10c 	mul.w	r1, r8, ip
 80003e0:	4299      	cmp	r1, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e4:	18eb      	adds	r3, r5, r3
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4299      	cmp	r1, r3
 80003ee:	f200 80cd 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1a59      	subs	r1, r3, r1
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1410 	mls	r4, lr, r0, r1
 8000400:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x14c>
 800040c:	192c      	adds	r4, r5, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x14a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80b6 	bhi.w	8000586 <__udivmoddi4+0x2b6>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e79f      	b.n	8000366 <__udivmoddi4+0x96>
 8000426:	f1c7 0c20 	rsb	ip, r7, #32
 800042a:	40bb      	lsls	r3, r7
 800042c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000430:	ea4e 0e03 	orr.w	lr, lr, r3
 8000434:	fa01 f407 	lsl.w	r4, r1, r7
 8000438:	fa20 f50c 	lsr.w	r5, r0, ip
 800043c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000440:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000444:	4325      	orrs	r5, r4
 8000446:	fbb3 f9f8 	udiv	r9, r3, r8
 800044a:	0c2c      	lsrs	r4, r5, #16
 800044c:	fb08 3319 	mls	r3, r8, r9, r3
 8000450:	fa1f fa8e 	uxth.w	sl, lr
 8000454:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000458:	fb09 f40a 	mul.w	r4, r9, sl
 800045c:	429c      	cmp	r4, r3
 800045e:	fa02 f207 	lsl.w	r2, r2, r7
 8000462:	fa00 f107 	lsl.w	r1, r0, r7
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1e 0303 	adds.w	r3, lr, r3
 800046c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000470:	f080 8087 	bcs.w	8000582 <__udivmoddi4+0x2b2>
 8000474:	429c      	cmp	r4, r3
 8000476:	f240 8084 	bls.w	8000582 <__udivmoddi4+0x2b2>
 800047a:	f1a9 0902 	sub.w	r9, r9, #2
 800047e:	4473      	add	r3, lr
 8000480:	1b1b      	subs	r3, r3, r4
 8000482:	b2ad      	uxth	r5, r5
 8000484:	fbb3 f0f8 	udiv	r0, r3, r8
 8000488:	fb08 3310 	mls	r3, r8, r0, r3
 800048c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000490:	fb00 fa0a 	mul.w	sl, r0, sl
 8000494:	45a2      	cmp	sl, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1e 0404 	adds.w	r4, lr, r4
 800049c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004a0:	d26b      	bcs.n	800057a <__udivmoddi4+0x2aa>
 80004a2:	45a2      	cmp	sl, r4
 80004a4:	d969      	bls.n	800057a <__udivmoddi4+0x2aa>
 80004a6:	3802      	subs	r0, #2
 80004a8:	4474      	add	r4, lr
 80004aa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ae:	fba0 8902 	umull	r8, r9, r0, r2
 80004b2:	eba4 040a 	sub.w	r4, r4, sl
 80004b6:	454c      	cmp	r4, r9
 80004b8:	46c2      	mov	sl, r8
 80004ba:	464b      	mov	r3, r9
 80004bc:	d354      	bcc.n	8000568 <__udivmoddi4+0x298>
 80004be:	d051      	beq.n	8000564 <__udivmoddi4+0x294>
 80004c0:	2e00      	cmp	r6, #0
 80004c2:	d069      	beq.n	8000598 <__udivmoddi4+0x2c8>
 80004c4:	ebb1 050a 	subs.w	r5, r1, sl
 80004c8:	eb64 0403 	sbc.w	r4, r4, r3
 80004cc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004d0:	40fd      	lsrs	r5, r7
 80004d2:	40fc      	lsrs	r4, r7
 80004d4:	ea4c 0505 	orr.w	r5, ip, r5
 80004d8:	e9c6 5400 	strd	r5, r4, [r6]
 80004dc:	2700      	movs	r7, #0
 80004de:	e747      	b.n	8000370 <__udivmoddi4+0xa0>
 80004e0:	f1c2 0320 	rsb	r3, r2, #32
 80004e4:	fa20 f703 	lsr.w	r7, r0, r3
 80004e8:	4095      	lsls	r5, r2
 80004ea:	fa01 f002 	lsl.w	r0, r1, r2
 80004ee:	fa21 f303 	lsr.w	r3, r1, r3
 80004f2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004f6:	4338      	orrs	r0, r7
 80004f8:	0c01      	lsrs	r1, r0, #16
 80004fa:	fbb3 f7fe 	udiv	r7, r3, lr
 80004fe:	fa1f f885 	uxth.w	r8, r5
 8000502:	fb0e 3317 	mls	r3, lr, r7, r3
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb07 f308 	mul.w	r3, r7, r8
 800050e:	428b      	cmp	r3, r1
 8000510:	fa04 f402 	lsl.w	r4, r4, r2
 8000514:	d907      	bls.n	8000526 <__udivmoddi4+0x256>
 8000516:	1869      	adds	r1, r5, r1
 8000518:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800051c:	d22f      	bcs.n	800057e <__udivmoddi4+0x2ae>
 800051e:	428b      	cmp	r3, r1
 8000520:	d92d      	bls.n	800057e <__udivmoddi4+0x2ae>
 8000522:	3f02      	subs	r7, #2
 8000524:	4429      	add	r1, r5
 8000526:	1acb      	subs	r3, r1, r3
 8000528:	b281      	uxth	r1, r0
 800052a:	fbb3 f0fe 	udiv	r0, r3, lr
 800052e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000532:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000536:	fb00 f308 	mul.w	r3, r0, r8
 800053a:	428b      	cmp	r3, r1
 800053c:	d907      	bls.n	800054e <__udivmoddi4+0x27e>
 800053e:	1869      	adds	r1, r5, r1
 8000540:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000544:	d217      	bcs.n	8000576 <__udivmoddi4+0x2a6>
 8000546:	428b      	cmp	r3, r1
 8000548:	d915      	bls.n	8000576 <__udivmoddi4+0x2a6>
 800054a:	3802      	subs	r0, #2
 800054c:	4429      	add	r1, r5
 800054e:	1ac9      	subs	r1, r1, r3
 8000550:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000554:	e73b      	b.n	80003ce <__udivmoddi4+0xfe>
 8000556:	4637      	mov	r7, r6
 8000558:	4630      	mov	r0, r6
 800055a:	e709      	b.n	8000370 <__udivmoddi4+0xa0>
 800055c:	4607      	mov	r7, r0
 800055e:	e6e7      	b.n	8000330 <__udivmoddi4+0x60>
 8000560:	4618      	mov	r0, r3
 8000562:	e6fb      	b.n	800035c <__udivmoddi4+0x8c>
 8000564:	4541      	cmp	r1, r8
 8000566:	d2ab      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 8000568:	ebb8 0a02 	subs.w	sl, r8, r2
 800056c:	eb69 020e 	sbc.w	r2, r9, lr
 8000570:	3801      	subs	r0, #1
 8000572:	4613      	mov	r3, r2
 8000574:	e7a4      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000576:	4660      	mov	r0, ip
 8000578:	e7e9      	b.n	800054e <__udivmoddi4+0x27e>
 800057a:	4618      	mov	r0, r3
 800057c:	e795      	b.n	80004aa <__udivmoddi4+0x1da>
 800057e:	4667      	mov	r7, ip
 8000580:	e7d1      	b.n	8000526 <__udivmoddi4+0x256>
 8000582:	4681      	mov	r9, r0
 8000584:	e77c      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000586:	3802      	subs	r0, #2
 8000588:	442c      	add	r4, r5
 800058a:	e747      	b.n	800041c <__udivmoddi4+0x14c>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	442b      	add	r3, r5
 8000592:	e72f      	b.n	80003f4 <__udivmoddi4+0x124>
 8000594:	4638      	mov	r0, r7
 8000596:	e708      	b.n	80003aa <__udivmoddi4+0xda>
 8000598:	4637      	mov	r7, r6
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0xa0>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	4603      	mov	r3, r0
 80005a8:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80005aa:	88fb      	ldrh	r3, [r7, #6]
 80005ac:	b2db      	uxtb	r3, r3
 80005ae:	2120      	movs	r1, #32
 80005b0:	4618      	mov	r0, r3
 80005b2:	f000 fc6f 	bl	8000e94 <SENSOR_IO_Read>
 80005b6:	4603      	mov	r3, r0
 80005b8:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80005ba:	7bfb      	ldrb	r3, [r7, #15]
 80005bc:	f023 0304 	bic.w	r3, r3, #4
 80005c0:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80005c2:	7bfb      	ldrb	r3, [r7, #15]
 80005c4:	f043 0304 	orr.w	r3, r3, #4
 80005c8:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80005ca:	7bfb      	ldrb	r3, [r7, #15]
 80005cc:	f023 0303 	bic.w	r3, r3, #3
 80005d0:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80005d2:	7bfb      	ldrb	r3, [r7, #15]
 80005d4:	f043 0301 	orr.w	r3, r3, #1
 80005d8:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80005da:	7bfb      	ldrb	r3, [r7, #15]
 80005dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80005e0:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80005e2:	88fb      	ldrh	r3, [r7, #6]
 80005e4:	b2db      	uxtb	r3, r3
 80005e6:	7bfa      	ldrb	r2, [r7, #15]
 80005e8:	2120      	movs	r1, #32
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 fc38 	bl	8000e60 <SENSOR_IO_Write>
}
 80005f0:	bf00      	nop
 80005f2:	3710      	adds	r7, #16
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	4603      	mov	r3, r0
 8000600:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8000602:	2300      	movs	r3, #0
 8000604:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8000606:	f000 fc21 	bl	8000e4c <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 800060a:	88fb      	ldrh	r3, [r7, #6]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	210f      	movs	r1, #15
 8000610:	4618      	mov	r0, r3
 8000612:	f000 fc3f 	bl	8000e94 <SENSOR_IO_Read>
 8000616:	4603      	mov	r3, r0
 8000618:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 800061a:	7bfb      	ldrb	r3, [r7, #15]
}
 800061c:	4618      	mov	r0, r3
 800061e:	3710      	adds	r7, #16
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}

08000624 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b088      	sub	sp, #32
 8000628:	af00      	add	r7, sp, #0
 800062a:	4603      	mov	r3, r0
 800062c:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 800062e:	88fb      	ldrh	r3, [r7, #6]
 8000630:	b2d8      	uxtb	r0, r3
 8000632:	f107 020c 	add.w	r2, r7, #12
 8000636:	2302      	movs	r3, #2
 8000638:	21b0      	movs	r1, #176	; 0xb0
 800063a:	f000 fc49 	bl	8000ed0 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 800063e:	7b3b      	ldrb	r3, [r7, #12]
 8000640:	085b      	lsrs	r3, r3, #1
 8000642:	b2db      	uxtb	r3, r3
 8000644:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8000646:	7b7b      	ldrb	r3, [r7, #13]
 8000648:	085b      	lsrs	r3, r3, #1
 800064a:	b2db      	uxtb	r3, r3
 800064c:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 800064e:	88fb      	ldrh	r3, [r7, #6]
 8000650:	b2d8      	uxtb	r0, r3
 8000652:	f107 020c 	add.w	r2, r7, #12
 8000656:	2302      	movs	r3, #2
 8000658:	21b6      	movs	r1, #182	; 0xb6
 800065a:	f000 fc39 	bl	8000ed0 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800065e:	7b7b      	ldrb	r3, [r7, #13]
 8000660:	021b      	lsls	r3, r3, #8
 8000662:	b21a      	sxth	r2, r3
 8000664:	7b3b      	ldrb	r3, [r7, #12]
 8000666:	b21b      	sxth	r3, r3
 8000668:	4313      	orrs	r3, r2
 800066a:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 800066c:	88fb      	ldrh	r3, [r7, #6]
 800066e:	b2d8      	uxtb	r0, r3
 8000670:	f107 020c 	add.w	r2, r7, #12
 8000674:	2302      	movs	r3, #2
 8000676:	21ba      	movs	r1, #186	; 0xba
 8000678:	f000 fc2a 	bl	8000ed0 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800067c:	7b7b      	ldrb	r3, [r7, #13]
 800067e:	021b      	lsls	r3, r3, #8
 8000680:	b21a      	sxth	r2, r3
 8000682:	7b3b      	ldrb	r3, [r7, #12]
 8000684:	b21b      	sxth	r3, r3
 8000686:	4313      	orrs	r3, r2
 8000688:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 800068a:	88fb      	ldrh	r3, [r7, #6]
 800068c:	b2d8      	uxtb	r0, r3
 800068e:	f107 020c 	add.w	r2, r7, #12
 8000692:	2302      	movs	r3, #2
 8000694:	21a8      	movs	r1, #168	; 0xa8
 8000696:	f000 fc1b 	bl	8000ed0 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800069a:	7b7b      	ldrb	r3, [r7, #13]
 800069c:	021b      	lsls	r3, r3, #8
 800069e:	b21a      	sxth	r2, r3
 80006a0:	7b3b      	ldrb	r3, [r7, #12]
 80006a2:	b21b      	sxth	r3, r3
 80006a4:	4313      	orrs	r3, r2
 80006a6:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 80006a8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80006ac:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80006b0:	1ad3      	subs	r3, r2, r3
 80006b2:	ee07 3a90 	vmov	s15, r3
 80006b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006ba:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80006be:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80006c2:	1ad3      	subs	r3, r2, r3
 80006c4:	ee07 3a90 	vmov	s15, r3
 80006c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006cc:	ee67 6a27 	vmul.f32	s13, s14, s15
 80006d0:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80006d4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80006d8:	1ad3      	subs	r3, r2, r3
 80006da:	ee07 3a90 	vmov	s15, r3
 80006de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80006e6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80006ea:	ee07 3a90 	vmov	s15, r3
 80006ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006f6:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 80006fa:	edd7 7a04 	vldr	s15, [r7, #16]
 80006fe:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000702:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000706:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 800070a:	edd7 7a04 	vldr	s15, [r7, #16]
 800070e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000754 <HTS221_H_ReadHumidity+0x130>
 8000712:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800071a:	dd01      	ble.n	8000720 <HTS221_H_ReadHumidity+0xfc>
 800071c:	4b0e      	ldr	r3, [pc, #56]	; (8000758 <HTS221_H_ReadHumidity+0x134>)
 800071e:	e00a      	b.n	8000736 <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8000720:	edd7 7a04 	vldr	s15, [r7, #16]
 8000724:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800072c:	d502      	bpl.n	8000734 <HTS221_H_ReadHumidity+0x110>
 800072e:	f04f 0300 	mov.w	r3, #0
 8000732:	e000      	b.n	8000736 <HTS221_H_ReadHumidity+0x112>
 8000734:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8000736:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8000738:	edd7 7a04 	vldr	s15, [r7, #16]
 800073c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000740:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000744:	eef0 7a66 	vmov.f32	s15, s13
}
 8000748:	eeb0 0a67 	vmov.f32	s0, s15
 800074c:	3720      	adds	r7, #32
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	447a0000 	.word	0x447a0000
 8000758:	447a0000 	.word	0x447a0000

0800075c <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	6039      	str	r1, [r7, #0]
 8000766:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8000768:	88fb      	ldrh	r3, [r7, #6]
 800076a:	b2db      	uxtb	r3, r3
 800076c:	2120      	movs	r1, #32
 800076e:	4618      	mov	r0, r3
 8000770:	f000 fb90 	bl	8000e94 <SENSOR_IO_Read>
 8000774:	4603      	mov	r3, r0
 8000776:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8000778:	7bfb      	ldrb	r3, [r7, #15]
 800077a:	f023 0304 	bic.w	r3, r3, #4
 800077e:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8000780:	7bfb      	ldrb	r3, [r7, #15]
 8000782:	f043 0304 	orr.w	r3, r3, #4
 8000786:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8000788:	7bfb      	ldrb	r3, [r7, #15]
 800078a:	f023 0303 	bic.w	r3, r3, #3
 800078e:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8000790:	7bfb      	ldrb	r3, [r7, #15]
 8000792:	f043 0301 	orr.w	r3, r3, #1
 8000796:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8000798:	7bfb      	ldrb	r3, [r7, #15]
 800079a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800079e:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80007a0:	88fb      	ldrh	r3, [r7, #6]
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	7bfa      	ldrb	r2, [r7, #15]
 80007a6:	2120      	movs	r1, #32
 80007a8:	4618      	mov	r0, r3
 80007aa:	f000 fb59 	bl	8000e60 <SENSOR_IO_Write>
}
 80007ae:	bf00      	nop
 80007b0:	3710      	adds	r7, #16
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	b088      	sub	sp, #32
 80007ba:	af00      	add	r7, sp, #0
 80007bc:	4603      	mov	r3, r0
 80007be:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 80007c0:	88fb      	ldrh	r3, [r7, #6]
 80007c2:	b2d8      	uxtb	r0, r3
 80007c4:	f107 0208 	add.w	r2, r7, #8
 80007c8:	2302      	movs	r3, #2
 80007ca:	21b2      	movs	r1, #178	; 0xb2
 80007cc:	f000 fb80 	bl	8000ed0 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 80007d0:	88fb      	ldrh	r3, [r7, #6]
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	2135      	movs	r1, #53	; 0x35
 80007d6:	4618      	mov	r0, r3
 80007d8:	f000 fb5c 	bl	8000e94 <SENSOR_IO_Read>
 80007dc:	4603      	mov	r3, r0
 80007de:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 80007e0:	7ffb      	ldrb	r3, [r7, #31]
 80007e2:	021b      	lsls	r3, r3, #8
 80007e4:	b21b      	sxth	r3, r3
 80007e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80007ea:	b21a      	sxth	r2, r3
 80007ec:	7a3b      	ldrb	r3, [r7, #8]
 80007ee:	b21b      	sxth	r3, r3
 80007f0:	4313      	orrs	r3, r2
 80007f2:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 80007f4:	7ffb      	ldrb	r3, [r7, #31]
 80007f6:	019b      	lsls	r3, r3, #6
 80007f8:	b21b      	sxth	r3, r3
 80007fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80007fe:	b21a      	sxth	r2, r3
 8000800:	7a7b      	ldrb	r3, [r7, #9]
 8000802:	b21b      	sxth	r3, r3
 8000804:	4313      	orrs	r3, r2
 8000806:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8000808:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800080c:	10db      	asrs	r3, r3, #3
 800080e:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8000810:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000814:	10db      	asrs	r3, r3, #3
 8000816:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8000818:	88fb      	ldrh	r3, [r7, #6]
 800081a:	b2d8      	uxtb	r0, r3
 800081c:	f107 0208 	add.w	r2, r7, #8
 8000820:	2304      	movs	r3, #4
 8000822:	21bc      	movs	r1, #188	; 0xbc
 8000824:	f000 fb54 	bl	8000ed0 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000828:	7a7b      	ldrb	r3, [r7, #9]
 800082a:	021b      	lsls	r3, r3, #8
 800082c:	b21a      	sxth	r2, r3
 800082e:	7a3b      	ldrb	r3, [r7, #8]
 8000830:	b21b      	sxth	r3, r3
 8000832:	4313      	orrs	r3, r2
 8000834:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8000836:	7afb      	ldrb	r3, [r7, #11]
 8000838:	021b      	lsls	r3, r3, #8
 800083a:	b21a      	sxth	r2, r3
 800083c:	7abb      	ldrb	r3, [r7, #10]
 800083e:	b21b      	sxth	r3, r3
 8000840:	4313      	orrs	r3, r2
 8000842:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8000844:	88fb      	ldrh	r3, [r7, #6]
 8000846:	b2d8      	uxtb	r0, r3
 8000848:	f107 0208 	add.w	r2, r7, #8
 800084c:	2302      	movs	r3, #2
 800084e:	21aa      	movs	r1, #170	; 0xaa
 8000850:	f000 fb3e 	bl	8000ed0 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000854:	7a7b      	ldrb	r3, [r7, #9]
 8000856:	021b      	lsls	r3, r3, #8
 8000858:	b21a      	sxth	r2, r3
 800085a:	7a3b      	ldrb	r3, [r7, #8]
 800085c:	b21b      	sxth	r3, r3
 800085e:	4313      	orrs	r3, r2
 8000860:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8000862:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8000866:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800086a:	1ad3      	subs	r3, r2, r3
 800086c:	ee07 3a90 	vmov	s15, r3
 8000870:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000874:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000878:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800087c:	1ad3      	subs	r3, r2, r3
 800087e:	ee07 3a90 	vmov	s15, r3
 8000882:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000886:	ee67 6a27 	vmul.f32	s13, s14, s15
 800088a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800088e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000892:	1ad3      	subs	r3, r2, r3
 8000894:	ee07 3a90 	vmov	s15, r3
 8000898:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800089c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80008a0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80008a4:	ee07 3a90 	vmov	s15, r3
 80008a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008b0:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	ee07 3a90 	vmov	s15, r3
}
 80008ba:	eeb0 0a67 	vmov.f32	s0, s15
 80008be:	3720      	adds	r7, #32
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}

080008c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008c8:	f000 fd71 	bl	80013ae <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_HSENSOR_Init();
 80008cc:	f000 fb1e 	bl	8000f0c <BSP_HSENSOR_Init>
  BSP_TSENSOR_Init();
 80008d0:	f000 fb4a 	bl	8000f68 <BSP_TSENSOR_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008d4:	f000 f84a 	bl	800096c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008d8:	f000 f94c 	bl	8000b74 <MX_GPIO_Init>
  MX_I2C2_Init();
 80008dc:	f000 f8be 	bl	8000a5c <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80008e0:	f000 f8fc 	bl	8000adc <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  hValue = BSP_HSENSOR_ReadHumidity();
 80008e4:	f000 fb32 	bl	8000f4c <BSP_HSENSOR_ReadHumidity>
 80008e8:	eef0 7a40 	vmov.f32	s15, s0
 80008ec:	4b18      	ldr	r3, [pc, #96]	; (8000950 <main+0x8c>)
 80008ee:	edc3 7a00 	vstr	s15, [r3]
	  tValue = BSP_TSENSOR_ReadTemp();
 80008f2:	f000 fb55 	bl	8000fa0 <BSP_TSENSOR_ReadTemp>
 80008f6:	eef0 7a40 	vmov.f32	s15, s0
 80008fa:	4b16      	ldr	r3, [pc, #88]	; (8000954 <main+0x90>)
 80008fc:	edc3 7a00 	vstr	s15, [r3]
	  sprintf(hSensor_buffer, "\n Humidity Value: %d\n", (int)hValue);
 8000900:	4b13      	ldr	r3, [pc, #76]	; (8000950 <main+0x8c>)
 8000902:	edd3 7a00 	vldr	s15, [r3]
 8000906:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800090a:	ee17 2a90 	vmov	r2, s15
 800090e:	4912      	ldr	r1, [pc, #72]	; (8000958 <main+0x94>)
 8000910:	4812      	ldr	r0, [pc, #72]	; (800095c <main+0x98>)
 8000912:	f004 fd03 	bl	800531c <siprintf>
	  sprintf(tSensor_buffer, "\n Temperature Value: %d\n", (int)tValue);
 8000916:	4b0f      	ldr	r3, [pc, #60]	; (8000954 <main+0x90>)
 8000918:	edd3 7a00 	vldr	s15, [r3]
 800091c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000920:	ee17 2a90 	vmov	r2, s15
 8000924:	490e      	ldr	r1, [pc, #56]	; (8000960 <main+0x9c>)
 8000926:	480f      	ldr	r0, [pc, #60]	; (8000964 <main+0xa0>)
 8000928:	f004 fcf8 	bl	800531c <siprintf>
	  HAL_UART_Transmit(&huart1, hSensor_buffer, 100, 30000);
 800092c:	f247 5330 	movw	r3, #30000	; 0x7530
 8000930:	2264      	movs	r2, #100	; 0x64
 8000932:	490a      	ldr	r1, [pc, #40]	; (800095c <main+0x98>)
 8000934:	480c      	ldr	r0, [pc, #48]	; (8000968 <main+0xa4>)
 8000936:	f003 fecd 	bl	80046d4 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart1, tSensor_buffer, 100, 30000);
 800093a:	f247 5330 	movw	r3, #30000	; 0x7530
 800093e:	2264      	movs	r2, #100	; 0x64
 8000940:	4908      	ldr	r1, [pc, #32]	; (8000964 <main+0xa0>)
 8000942:	4809      	ldr	r0, [pc, #36]	; (8000968 <main+0xa4>)
 8000944:	f003 fec6 	bl	80046d4 <HAL_UART_Transmit>
	  HAL_Delay(100);
 8000948:	2064      	movs	r0, #100	; 0x64
 800094a:	f000 fd69 	bl	8001420 <HAL_Delay>
  {
 800094e:	e7c9      	b.n	80008e4 <main+0x20>
 8000950:	20000260 	.word	0x20000260
 8000954:	200001d0 	.word	0x200001d0
 8000958:	08005b40 	.word	0x08005b40
 800095c:	20000108 	.word	0x20000108
 8000960:	08005b58 	.word	0x08005b58
 8000964:	2000016c 	.word	0x2000016c
 8000968:	200001d4 	.word	0x200001d4

0800096c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b0bc      	sub	sp, #240	; 0xf0
 8000970:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000972:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000976:	2244      	movs	r2, #68	; 0x44
 8000978:	2100      	movs	r1, #0
 800097a:	4618      	mov	r0, r3
 800097c:	f004 fcc6 	bl	800530c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000980:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000984:	2200      	movs	r2, #0
 8000986:	601a      	str	r2, [r3, #0]
 8000988:	605a      	str	r2, [r3, #4]
 800098a:	609a      	str	r2, [r3, #8]
 800098c:	60da      	str	r2, [r3, #12]
 800098e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000990:	1d3b      	adds	r3, r7, #4
 8000992:	2294      	movs	r2, #148	; 0x94
 8000994:	2100      	movs	r1, #0
 8000996:	4618      	mov	r0, r3
 8000998:	f004 fcb8 	bl	800530c <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800099c:	2000      	movs	r0, #0
 800099e:	f001 fec3 	bl	8002728 <HAL_PWREx_ControlVoltageScaling>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <SystemClock_Config+0x40>
  {
    Error_Handler();
 80009a8:	f000 f95c 	bl	8000c64 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80009ac:	2310      	movs	r3, #16
 80009ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009b2:	2301      	movs	r3, #1
 80009b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80009b8:	2300      	movs	r3, #0
 80009ba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80009be:	2360      	movs	r3, #96	; 0x60
 80009c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009c4:	2302      	movs	r3, #2
 80009c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80009ca:	2301      	movs	r3, #1
 80009cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80009d0:	2301      	movs	r3, #1
 80009d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLN = 60;
 80009d6:	233c      	movs	r3, #60	; 0x3c
 80009d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009dc:	2302      	movs	r3, #2
 80009de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009e2:	2302      	movs	r3, #2
 80009e4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009e8:	2302      	movs	r3, #2
 80009ea:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ee:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80009f2:	4618      	mov	r0, r3
 80009f4:	f001 ff3c 	bl	8002870 <HAL_RCC_OscConfig>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80009fe:	f000 f931 	bl	8000c64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a02:	230f      	movs	r3, #15
 8000a04:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a08:	2303      	movs	r3, #3
 8000a0a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a14:	2300      	movs	r3, #0
 8000a16:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a20:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000a24:	2105      	movs	r1, #5
 8000a26:	4618      	mov	r0, r3
 8000a28:	f002 fb48 	bl	80030bc <HAL_RCC_ClockConfig>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000a32:	f000 f917 	bl	8000c64 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C2;
 8000a36:	2381      	movs	r3, #129	; 0x81
 8000a38:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a42:	1d3b      	adds	r3, r7, #4
 8000a44:	4618      	mov	r0, r3
 8000a46:	f002 fe1b 	bl	8003680 <HAL_RCCEx_PeriphCLKConfig>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000a50:	f000 f908 	bl	8000c64 <Error_Handler>
  }
}
 8000a54:	bf00      	nop
 8000a56:	37f0      	adds	r7, #240	; 0xf0
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a60:	4b1b      	ldr	r3, [pc, #108]	; (8000ad0 <MX_I2C2_Init+0x74>)
 8000a62:	4a1c      	ldr	r2, [pc, #112]	; (8000ad4 <MX_I2C2_Init+0x78>)
 8000a64:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8000a66:	4b1a      	ldr	r3, [pc, #104]	; (8000ad0 <MX_I2C2_Init+0x74>)
 8000a68:	4a1b      	ldr	r2, [pc, #108]	; (8000ad8 <MX_I2C2_Init+0x7c>)
 8000a6a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000a6c:	4b18      	ldr	r3, [pc, #96]	; (8000ad0 <MX_I2C2_Init+0x74>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a72:	4b17      	ldr	r3, [pc, #92]	; (8000ad0 <MX_I2C2_Init+0x74>)
 8000a74:	2201      	movs	r2, #1
 8000a76:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a78:	4b15      	ldr	r3, [pc, #84]	; (8000ad0 <MX_I2C2_Init+0x74>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000a7e:	4b14      	ldr	r3, [pc, #80]	; (8000ad0 <MX_I2C2_Init+0x74>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a84:	4b12      	ldr	r3, [pc, #72]	; (8000ad0 <MX_I2C2_Init+0x74>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a8a:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <MX_I2C2_Init+0x74>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a90:	4b0f      	ldr	r3, [pc, #60]	; (8000ad0 <MX_I2C2_Init+0x74>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a96:	480e      	ldr	r0, [pc, #56]	; (8000ad0 <MX_I2C2_Init+0x74>)
 8000a98:	f001 f885 	bl	8001ba6 <HAL_I2C_Init>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000aa2:	f000 f8df 	bl	8000c64 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4809      	ldr	r0, [pc, #36]	; (8000ad0 <MX_I2C2_Init+0x74>)
 8000aaa:	f001 fd85 	bl	80025b8 <HAL_I2CEx_ConfigAnalogFilter>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000ab4:	f000 f8d6 	bl	8000c64 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4805      	ldr	r0, [pc, #20]	; (8000ad0 <MX_I2C2_Init+0x74>)
 8000abc:	f001 fdc7 	bl	800264e <HAL_I2CEx_ConfigDigitalFilter>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000ac6:	f000 f8cd 	bl	8000c64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	200000bc 	.word	0x200000bc
 8000ad4:	40005800 	.word	0x40005800
 8000ad8:	307075b1 	.word	0x307075b1

08000adc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ae0:	4b22      	ldr	r3, [pc, #136]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000ae2:	4a23      	ldr	r2, [pc, #140]	; (8000b70 <MX_USART1_UART_Init+0x94>)
 8000ae4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ae6:	4b21      	ldr	r3, [pc, #132]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000ae8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000aec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000aee:	4b1f      	ldr	r3, [pc, #124]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000af4:	4b1d      	ldr	r3, [pc, #116]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000afa:	4b1c      	ldr	r3, [pc, #112]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b00:	4b1a      	ldr	r3, [pc, #104]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000b02:	220c      	movs	r2, #12
 8000b04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b06:	4b19      	ldr	r3, [pc, #100]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b0c:	4b17      	ldr	r3, [pc, #92]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b12:	4b16      	ldr	r3, [pc, #88]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b18:	4b14      	ldr	r3, [pc, #80]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b1e:	4b13      	ldr	r3, [pc, #76]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b24:	4811      	ldr	r0, [pc, #68]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000b26:	f003 fd85 	bl	8004634 <HAL_UART_Init>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b30:	f000 f898 	bl	8000c64 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b34:	2100      	movs	r1, #0
 8000b36:	480d      	ldr	r0, [pc, #52]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000b38:	f004 fad9 	bl	80050ee <HAL_UARTEx_SetTxFifoThreshold>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b42:	f000 f88f 	bl	8000c64 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b46:	2100      	movs	r1, #0
 8000b48:	4808      	ldr	r0, [pc, #32]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000b4a:	f004 fb0e 	bl	800516a <HAL_UARTEx_SetRxFifoThreshold>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000b54:	f000 f886 	bl	8000c64 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000b58:	4804      	ldr	r0, [pc, #16]	; (8000b6c <MX_USART1_UART_Init+0x90>)
 8000b5a:	f004 fa8f 	bl	800507c <HAL_UARTEx_DisableFifoMode>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b64:	f000 f87e 	bl	8000c64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b68:	bf00      	nop
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	200001d4 	.word	0x200001d4
 8000b70:	40013800 	.word	0x40013800

08000b74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b088      	sub	sp, #32
 8000b78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7a:	f107 030c 	add.w	r3, r7, #12
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]
 8000b84:	609a      	str	r2, [r3, #8]
 8000b86:	60da      	str	r2, [r3, #12]
 8000b88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b8a:	4b29      	ldr	r3, [pc, #164]	; (8000c30 <MX_GPIO_Init+0xbc>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b8e:	4a28      	ldr	r2, [pc, #160]	; (8000c30 <MX_GPIO_Init+0xbc>)
 8000b90:	f043 0304 	orr.w	r3, r3, #4
 8000b94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b96:	4b26      	ldr	r3, [pc, #152]	; (8000c30 <MX_GPIO_Init+0xbc>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b9a:	f003 0304 	and.w	r3, r3, #4
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba2:	4b23      	ldr	r3, [pc, #140]	; (8000c30 <MX_GPIO_Init+0xbc>)
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ba6:	4a22      	ldr	r2, [pc, #136]	; (8000c30 <MX_GPIO_Init+0xbc>)
 8000ba8:	f043 0302 	orr.w	r3, r3, #2
 8000bac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bae:	4b20      	ldr	r3, [pc, #128]	; (8000c30 <MX_GPIO_Init+0xbc>)
 8000bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bb2:	f003 0302 	and.w	r3, r3, #2
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bba:	4b1d      	ldr	r3, [pc, #116]	; (8000c30 <MX_GPIO_Init+0xbc>)
 8000bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bbe:	4a1c      	ldr	r2, [pc, #112]	; (8000c30 <MX_GPIO_Init+0xbc>)
 8000bc0:	f043 0301 	orr.w	r3, r3, #1
 8000bc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bc6:	4b1a      	ldr	r3, [pc, #104]	; (8000c30 <MX_GPIO_Init+0xbc>)
 8000bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bca:	f003 0301 	and.w	r3, r3, #1
 8000bce:	603b      	str	r3, [r7, #0]
 8000bd0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bd8:	4816      	ldr	r0, [pc, #88]	; (8000c34 <MX_GPIO_Init+0xc0>)
 8000bda:	f000 ffa9 	bl	8001b30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000bde:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000be2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000be4:	4b14      	ldr	r3, [pc, #80]	; (8000c38 <MX_GPIO_Init+0xc4>)
 8000be6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bec:	f107 030c 	add.w	r3, r7, #12
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4812      	ldr	r0, [pc, #72]	; (8000c3c <MX_GPIO_Init+0xc8>)
 8000bf4:	f000 fd18 	bl	8001628 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000bf8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000bfc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c06:	2300      	movs	r3, #0
 8000c08:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000c0a:	f107 030c 	add.w	r3, r7, #12
 8000c0e:	4619      	mov	r1, r3
 8000c10:	4808      	ldr	r0, [pc, #32]	; (8000c34 <MX_GPIO_Init+0xc0>)
 8000c12:	f000 fd09 	bl	8001628 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c16:	2200      	movs	r2, #0
 8000c18:	2100      	movs	r1, #0
 8000c1a:	2028      	movs	r0, #40	; 0x28
 8000c1c:	f000 fcda 	bl	80015d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c20:	2028      	movs	r0, #40	; 0x28
 8000c22:	f000 fcf3 	bl	800160c <HAL_NVIC_EnableIRQ>

}
 8000c26:	bf00      	nop
 8000c28:	3720      	adds	r7, #32
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	40021000 	.word	0x40021000
 8000c34:	48000400 	.word	0x48000400
 8000c38:	10110000 	.word	0x10110000
 8000c3c:	48000800 	.word	0x48000800

08000c40 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a04      	ldr	r2, [pc, #16]	; (8000c60 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d101      	bne.n	8000c56 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c52:	f000 fbc5 	bl	80013e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40001000 	.word	0x40001000

08000c64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c68:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c6a:	e7fe      	b.n	8000c6a <Error_Handler+0x6>

08000c6c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b08a      	sub	sp, #40	; 0x28
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000c74:	4b27      	ldr	r3, [pc, #156]	; (8000d14 <I2Cx_MspInit+0xa8>)
 8000c76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c78:	4a26      	ldr	r2, [pc, #152]	; (8000d14 <I2Cx_MspInit+0xa8>)
 8000c7a:	f043 0302 	orr.w	r3, r3, #2
 8000c7e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c80:	4b24      	ldr	r3, [pc, #144]	; (8000d14 <I2Cx_MspInit+0xa8>)
 8000c82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c84:	f003 0302 	and.w	r3, r3, #2
 8000c88:	613b      	str	r3, [r7, #16]
 8000c8a:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8000c8c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000c90:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8000c92:	2312      	movs	r3, #18
 8000c94:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000c96:	2301      	movs	r3, #1
 8000c98:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c9a:	2303      	movs	r3, #3
 8000c9c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8000c9e:	2304      	movs	r3, #4
 8000ca0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000ca2:	f107 0314 	add.w	r3, r7, #20
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	481b      	ldr	r0, [pc, #108]	; (8000d18 <I2Cx_MspInit+0xac>)
 8000caa:	f000 fcbd 	bl	8001628 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000cae:	f107 0314 	add.w	r3, r7, #20
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4818      	ldr	r0, [pc, #96]	; (8000d18 <I2Cx_MspInit+0xac>)
 8000cb6:	f000 fcb7 	bl	8001628 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8000cba:	4b16      	ldr	r3, [pc, #88]	; (8000d14 <I2Cx_MspInit+0xa8>)
 8000cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cbe:	4a15      	ldr	r2, [pc, #84]	; (8000d14 <I2Cx_MspInit+0xa8>)
 8000cc0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000cc4:	6593      	str	r3, [r2, #88]	; 0x58
 8000cc6:	4b13      	ldr	r3, [pc, #76]	; (8000d14 <I2Cx_MspInit+0xa8>)
 8000cc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8000cd2:	4b10      	ldr	r3, [pc, #64]	; (8000d14 <I2Cx_MspInit+0xa8>)
 8000cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cd6:	4a0f      	ldr	r2, [pc, #60]	; (8000d14 <I2Cx_MspInit+0xa8>)
 8000cd8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000cdc:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8000cde:	4b0d      	ldr	r3, [pc, #52]	; (8000d14 <I2Cx_MspInit+0xa8>)
 8000ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ce2:	4a0c      	ldr	r2, [pc, #48]	; (8000d14 <I2Cx_MspInit+0xa8>)
 8000ce4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000ce8:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8000cea:	2200      	movs	r2, #0
 8000cec:	210f      	movs	r1, #15
 8000cee:	2021      	movs	r0, #33	; 0x21
 8000cf0:	f000 fc70 	bl	80015d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8000cf4:	2021      	movs	r0, #33	; 0x21
 8000cf6:	f000 fc89 	bl	800160c <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	210f      	movs	r1, #15
 8000cfe:	2022      	movs	r0, #34	; 0x22
 8000d00:	f000 fc68 	bl	80015d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8000d04:	2022      	movs	r0, #34	; 0x22
 8000d06:	f000 fc81 	bl	800160c <HAL_NVIC_EnableIRQ>
}
 8000d0a:	bf00      	nop
 8000d0c:	3728      	adds	r7, #40	; 0x28
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	40021000 	.word	0x40021000
 8000d18:	48000400 	.word	0x48000400

08000d1c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	4a12      	ldr	r2, [pc, #72]	; (8000d70 <I2Cx_Init+0x54>)
 8000d28:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	4a11      	ldr	r2, [pc, #68]	; (8000d74 <I2Cx_Init+0x58>)
 8000d2e:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2201      	movs	r2, #1
 8000d3a:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	2200      	movs	r2, #0
 8000d40:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2200      	movs	r2, #0
 8000d46:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2200      	movs	r2, #0
 8000d52:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff ff89 	bl	8000c6c <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f000 ff23 	bl	8001ba6 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8000d60:	2100      	movs	r1, #0
 8000d62:	6878      	ldr	r0, [r7, #4]
 8000d64:	f001 fc28 	bl	80025b8 <HAL_I2CEx_ConfigAnalogFilter>
}
 8000d68:	bf00      	nop
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40005800 	.word	0x40005800
 8000d74:	00702681 	.word	0x00702681

08000d78 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b08a      	sub	sp, #40	; 0x28
 8000d7c:	af04      	add	r7, sp, #16
 8000d7e:	60f8      	str	r0, [r7, #12]
 8000d80:	4608      	mov	r0, r1
 8000d82:	4611      	mov	r1, r2
 8000d84:	461a      	mov	r2, r3
 8000d86:	4603      	mov	r3, r0
 8000d88:	72fb      	strb	r3, [r7, #11]
 8000d8a:	460b      	mov	r3, r1
 8000d8c:	813b      	strh	r3, [r7, #8]
 8000d8e:	4613      	mov	r3, r2
 8000d90:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000d92:	2300      	movs	r3, #0
 8000d94:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000d96:	7afb      	ldrb	r3, [r7, #11]
 8000d98:	b299      	uxth	r1, r3
 8000d9a:	88f8      	ldrh	r0, [r7, #6]
 8000d9c:	893a      	ldrh	r2, [r7, #8]
 8000d9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000da2:	9302      	str	r3, [sp, #8]
 8000da4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000da6:	9301      	str	r3, [sp, #4]
 8000da8:	6a3b      	ldr	r3, [r7, #32]
 8000daa:	9300      	str	r3, [sp, #0]
 8000dac:	4603      	mov	r3, r0
 8000dae:	68f8      	ldr	r0, [r7, #12]
 8000db0:	f001 f8cc 	bl	8001f4c <HAL_I2C_Mem_Read>
 8000db4:	4603      	mov	r3, r0
 8000db6:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8000db8:	7dfb      	ldrb	r3, [r7, #23]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d004      	beq.n	8000dc8 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 8000dbe:	7afb      	ldrb	r3, [r7, #11]
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	68f8      	ldr	r0, [r7, #12]
 8000dc4:	f000 f832 	bl	8000e2c <I2Cx_Error>
  }
  return status;
 8000dc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3718      	adds	r7, #24
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b08a      	sub	sp, #40	; 0x28
 8000dd6:	af04      	add	r7, sp, #16
 8000dd8:	60f8      	str	r0, [r7, #12]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	4611      	mov	r1, r2
 8000dde:	461a      	mov	r2, r3
 8000de0:	4603      	mov	r3, r0
 8000de2:	72fb      	strb	r3, [r7, #11]
 8000de4:	460b      	mov	r3, r1
 8000de6:	813b      	strh	r3, [r7, #8]
 8000de8:	4613      	mov	r3, r2
 8000dea:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000dec:	2300      	movs	r3, #0
 8000dee:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000df0:	7afb      	ldrb	r3, [r7, #11]
 8000df2:	b299      	uxth	r1, r3
 8000df4:	88f8      	ldrh	r0, [r7, #6]
 8000df6:	893a      	ldrh	r2, [r7, #8]
 8000df8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dfc:	9302      	str	r3, [sp, #8]
 8000dfe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000e00:	9301      	str	r3, [sp, #4]
 8000e02:	6a3b      	ldr	r3, [r7, #32]
 8000e04:	9300      	str	r3, [sp, #0]
 8000e06:	4603      	mov	r3, r0
 8000e08:	68f8      	ldr	r0, [r7, #12]
 8000e0a:	f000 ff8b 	bl	8001d24 <HAL_I2C_Mem_Write>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8000e12:	7dfb      	ldrb	r3, [r7, #23]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d004      	beq.n	8000e22 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8000e18:	7afb      	ldrb	r3, [r7, #11]
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	68f8      	ldr	r0, [r7, #12]
 8000e1e:	f000 f805 	bl	8000e2c <I2Cx_Error>
  }
  return status;
 8000e22:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3718      	adds	r7, #24
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	460b      	mov	r3, r1
 8000e36:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f000 ff43 	bl	8001cc4 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff ff6c 	bl	8000d1c <I2Cx_Init>
}
 8000e44:	bf00      	nop
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8000e50:	4802      	ldr	r0, [pc, #8]	; (8000e5c <SENSOR_IO_Init+0x10>)
 8000e52:	f7ff ff63 	bl	8000d1c <I2Cx_Init>
}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	200002f0 	.word	0x200002f0

08000e60 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af02      	add	r7, sp, #8
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
 8000e6a:	460b      	mov	r3, r1
 8000e6c:	71bb      	strb	r3, [r7, #6]
 8000e6e:	4613      	mov	r3, r2
 8000e70:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8000e72:	79bb      	ldrb	r3, [r7, #6]
 8000e74:	b29a      	uxth	r2, r3
 8000e76:	79f9      	ldrb	r1, [r7, #7]
 8000e78:	2301      	movs	r3, #1
 8000e7a:	9301      	str	r3, [sp, #4]
 8000e7c:	1d7b      	adds	r3, r7, #5
 8000e7e:	9300      	str	r3, [sp, #0]
 8000e80:	2301      	movs	r3, #1
 8000e82:	4803      	ldr	r0, [pc, #12]	; (8000e90 <SENSOR_IO_Write+0x30>)
 8000e84:	f7ff ffa5 	bl	8000dd2 <I2Cx_WriteMultiple>
}
 8000e88:	bf00      	nop
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	200002f0 	.word	0x200002f0

08000e94 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af02      	add	r7, sp, #8
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	460a      	mov	r2, r1
 8000e9e:	71fb      	strb	r3, [r7, #7]
 8000ea0:	4613      	mov	r3, r2
 8000ea2:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8000ea8:	79bb      	ldrb	r3, [r7, #6]
 8000eaa:	b29a      	uxth	r2, r3
 8000eac:	79f9      	ldrb	r1, [r7, #7]
 8000eae:	2301      	movs	r3, #1
 8000eb0:	9301      	str	r3, [sp, #4]
 8000eb2:	f107 030f 	add.w	r3, r7, #15
 8000eb6:	9300      	str	r3, [sp, #0]
 8000eb8:	2301      	movs	r3, #1
 8000eba:	4804      	ldr	r0, [pc, #16]	; (8000ecc <SENSOR_IO_Read+0x38>)
 8000ebc:	f7ff ff5c 	bl	8000d78 <I2Cx_ReadMultiple>

  return read_value;
 8000ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3710      	adds	r7, #16
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	200002f0 	.word	0x200002f0

08000ed0 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af02      	add	r7, sp, #8
 8000ed6:	603a      	str	r2, [r7, #0]
 8000ed8:	461a      	mov	r2, r3
 8000eda:	4603      	mov	r3, r0
 8000edc:	71fb      	strb	r3, [r7, #7]
 8000ede:	460b      	mov	r3, r1
 8000ee0:	71bb      	strb	r3, [r7, #6]
 8000ee2:	4613      	mov	r3, r2
 8000ee4:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8000ee6:	79bb      	ldrb	r3, [r7, #6]
 8000ee8:	b29a      	uxth	r2, r3
 8000eea:	79f9      	ldrb	r1, [r7, #7]
 8000eec:	88bb      	ldrh	r3, [r7, #4]
 8000eee:	9301      	str	r3, [sp, #4]
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	9300      	str	r3, [sp, #0]
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	4804      	ldr	r0, [pc, #16]	; (8000f08 <SENSOR_IO_ReadMultiple+0x38>)
 8000ef8:	f7ff ff3e 	bl	8000d78 <I2Cx_ReadMultiple>
 8000efc:	4603      	mov	r3, r0
 8000efe:	b29b      	uxth	r3, r3
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	200002f0 	.word	0x200002f0

08000f0c <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8000f12:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <BSP_HSENSOR_Init+0x38>)
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	20be      	movs	r0, #190	; 0xbe
 8000f18:	4798      	blx	r3
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2bbc      	cmp	r3, #188	; 0xbc
 8000f1e:	d002      	beq.n	8000f26 <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8000f20:	2301      	movs	r3, #1
 8000f22:	607b      	str	r3, [r7, #4]
 8000f24:	e009      	b.n	8000f3a <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8000f26:	4b08      	ldr	r3, [pc, #32]	; (8000f48 <BSP_HSENSOR_Init+0x3c>)
 8000f28:	4a06      	ldr	r2, [pc, #24]	; (8000f44 <BSP_HSENSOR_Init+0x38>)
 8000f2a:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8000f2c:	4b06      	ldr	r3, [pc, #24]	; (8000f48 <BSP_HSENSOR_Init+0x3c>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	20be      	movs	r0, #190	; 0xbe
 8000f34:	4798      	blx	r3
    ret = HSENSOR_OK;
 8000f36:	2300      	movs	r3, #0
 8000f38:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8000f3a:	687b      	ldr	r3, [r7, #4]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20000000 	.word	0x20000000
 8000f48:	200000a8 	.word	0x200000a8

08000f4c <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8000f50:	4b04      	ldr	r3, [pc, #16]	; (8000f64 <BSP_HSENSOR_ReadHumidity+0x18>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	20be      	movs	r0, #190	; 0xbe
 8000f58:	4798      	blx	r3
 8000f5a:	eef0 7a40 	vmov.f32	s15, s0
}
 8000f5e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	200000a8 	.word	0x200000a8

08000f68 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8000f72:	4b09      	ldr	r3, [pc, #36]	; (8000f98 <BSP_TSENSOR_Init+0x30>)
 8000f74:	4a09      	ldr	r2, [pc, #36]	; (8000f9c <BSP_TSENSOR_Init+0x34>)
 8000f76:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8000f78:	f7ff ff68 	bl	8000e4c <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8000f7c:	4b06      	ldr	r3, [pc, #24]	; (8000f98 <BSP_TSENSOR_Init+0x30>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2100      	movs	r1, #0
 8000f84:	20be      	movs	r0, #190	; 0xbe
 8000f86:	4798      	blx	r3

  ret = TSENSOR_OK;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	200000ac 	.word	0x200000ac
 8000f9c:	2000000c 	.word	0x2000000c

08000fa0 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8000fa4:	4b04      	ldr	r3, [pc, #16]	; (8000fb8 <BSP_TSENSOR_ReadTemp+0x18>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	68db      	ldr	r3, [r3, #12]
 8000faa:	20be      	movs	r0, #190	; 0xbe
 8000fac:	4798      	blx	r3
 8000fae:	eef0 7a40 	vmov.f32	s15, s0
}
 8000fb2:	eeb0 0a67 	vmov.f32	s0, s15
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	200000ac 	.word	0x200000ac

08000fbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc2:	4b0f      	ldr	r3, [pc, #60]	; (8001000 <HAL_MspInit+0x44>)
 8000fc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fc6:	4a0e      	ldr	r2, [pc, #56]	; (8001000 <HAL_MspInit+0x44>)
 8000fc8:	f043 0301 	orr.w	r3, r3, #1
 8000fcc:	6613      	str	r3, [r2, #96]	; 0x60
 8000fce:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <HAL_MspInit+0x44>)
 8000fd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fda:	4b09      	ldr	r3, [pc, #36]	; (8001000 <HAL_MspInit+0x44>)
 8000fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fde:	4a08      	ldr	r2, [pc, #32]	; (8001000 <HAL_MspInit+0x44>)
 8000fe0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fe4:	6593      	str	r3, [r2, #88]	; 0x58
 8000fe6:	4b06      	ldr	r3, [pc, #24]	; (8001000 <HAL_MspInit+0x44>)
 8000fe8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fee:	603b      	str	r3, [r7, #0]
 8000ff0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	370c      	adds	r7, #12
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	40021000 	.word	0x40021000

08001004 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08a      	sub	sp, #40	; 0x28
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	f107 0314 	add.w	r3, r7, #20
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
 800101a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a17      	ldr	r2, [pc, #92]	; (8001080 <HAL_I2C_MspInit+0x7c>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d128      	bne.n	8001078 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001026:	4b17      	ldr	r3, [pc, #92]	; (8001084 <HAL_I2C_MspInit+0x80>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800102a:	4a16      	ldr	r2, [pc, #88]	; (8001084 <HAL_I2C_MspInit+0x80>)
 800102c:	f043 0302 	orr.w	r3, r3, #2
 8001030:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001032:	4b14      	ldr	r3, [pc, #80]	; (8001084 <HAL_I2C_MspInit+0x80>)
 8001034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	613b      	str	r3, [r7, #16]
 800103c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800103e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001042:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001044:	2312      	movs	r3, #18
 8001046:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001048:	2301      	movs	r3, #1
 800104a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104c:	2303      	movs	r3, #3
 800104e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001050:	2304      	movs	r3, #4
 8001052:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	4619      	mov	r1, r3
 800105a:	480b      	ldr	r0, [pc, #44]	; (8001088 <HAL_I2C_MspInit+0x84>)
 800105c:	f000 fae4 	bl	8001628 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001060:	4b08      	ldr	r3, [pc, #32]	; (8001084 <HAL_I2C_MspInit+0x80>)
 8001062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001064:	4a07      	ldr	r2, [pc, #28]	; (8001084 <HAL_I2C_MspInit+0x80>)
 8001066:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800106a:	6593      	str	r3, [r2, #88]	; 0x58
 800106c:	4b05      	ldr	r3, [pc, #20]	; (8001084 <HAL_I2C_MspInit+0x80>)
 800106e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001070:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001074:	60fb      	str	r3, [r7, #12]
 8001076:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001078:	bf00      	nop
 800107a:	3728      	adds	r7, #40	; 0x28
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	40005800 	.word	0x40005800
 8001084:	40021000 	.word	0x40021000
 8001088:	48000400 	.word	0x48000400

0800108c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a0b      	ldr	r2, [pc, #44]	; (80010c8 <HAL_I2C_MspDeInit+0x3c>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d10f      	bne.n	80010be <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800109e:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <HAL_I2C_MspDeInit+0x40>)
 80010a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010a2:	4a0a      	ldr	r2, [pc, #40]	; (80010cc <HAL_I2C_MspDeInit+0x40>)
 80010a4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80010a8:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 80010aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010ae:	4808      	ldr	r0, [pc, #32]	; (80010d0 <HAL_I2C_MspDeInit+0x44>)
 80010b0:	f000 fc4c 	bl	800194c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 80010b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010b8:	4805      	ldr	r0, [pc, #20]	; (80010d0 <HAL_I2C_MspDeInit+0x44>)
 80010ba:	f000 fc47 	bl	800194c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 80010be:	bf00      	nop
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40005800 	.word	0x40005800
 80010cc:	40021000 	.word	0x40021000
 80010d0:	48000400 	.word	0x48000400

080010d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08a      	sub	sp, #40	; 0x28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a18      	ldr	r2, [pc, #96]	; (8001154 <HAL_UART_MspInit+0x80>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d129      	bne.n	800114a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80010f6:	4b18      	ldr	r3, [pc, #96]	; (8001158 <HAL_UART_MspInit+0x84>)
 80010f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010fa:	4a17      	ldr	r2, [pc, #92]	; (8001158 <HAL_UART_MspInit+0x84>)
 80010fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001100:	6613      	str	r3, [r2, #96]	; 0x60
 8001102:	4b15      	ldr	r3, [pc, #84]	; (8001158 <HAL_UART_MspInit+0x84>)
 8001104:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001106:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800110a:	613b      	str	r3, [r7, #16]
 800110c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110e:	4b12      	ldr	r3, [pc, #72]	; (8001158 <HAL_UART_MspInit+0x84>)
 8001110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001112:	4a11      	ldr	r2, [pc, #68]	; (8001158 <HAL_UART_MspInit+0x84>)
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	64d3      	str	r3, [r2, #76]	; 0x4c
 800111a:	4b0f      	ldr	r3, [pc, #60]	; (8001158 <HAL_UART_MspInit+0x84>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001126:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800112a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112c:	2302      	movs	r3, #2
 800112e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001134:	2303      	movs	r3, #3
 8001136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001138:	2307      	movs	r3, #7
 800113a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	4619      	mov	r1, r3
 8001142:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001146:	f000 fa6f 	bl	8001628 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800114a:	bf00      	nop
 800114c:	3728      	adds	r7, #40	; 0x28
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40013800 	.word	0x40013800
 8001158:	40021000 	.word	0x40021000

0800115c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08c      	sub	sp, #48	; 0x30
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001164:	2300      	movs	r3, #0
 8001166:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800116c:	2200      	movs	r2, #0
 800116e:	6879      	ldr	r1, [r7, #4]
 8001170:	2036      	movs	r0, #54	; 0x36
 8001172:	f000 fa2f 	bl	80015d4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001176:	2036      	movs	r0, #54	; 0x36
 8001178:	f000 fa48 	bl	800160c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800117c:	4b1e      	ldr	r3, [pc, #120]	; (80011f8 <HAL_InitTick+0x9c>)
 800117e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001180:	4a1d      	ldr	r2, [pc, #116]	; (80011f8 <HAL_InitTick+0x9c>)
 8001182:	f043 0310 	orr.w	r3, r3, #16
 8001186:	6593      	str	r3, [r2, #88]	; 0x58
 8001188:	4b1b      	ldr	r3, [pc, #108]	; (80011f8 <HAL_InitTick+0x9c>)
 800118a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800118c:	f003 0310 	and.w	r3, r3, #16
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001194:	f107 0210 	add.w	r2, r7, #16
 8001198:	f107 0314 	add.w	r3, r7, #20
 800119c:	4611      	mov	r1, r2
 800119e:	4618      	mov	r0, r3
 80011a0:	f002 f97a 	bl	8003498 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80011a4:	f002 f94c 	bl	8003440 <HAL_RCC_GetPCLK1Freq>
 80011a8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011ac:	4a13      	ldr	r2, [pc, #76]	; (80011fc <HAL_InitTick+0xa0>)
 80011ae:	fba2 2303 	umull	r2, r3, r2, r3
 80011b2:	0c9b      	lsrs	r3, r3, #18
 80011b4:	3b01      	subs	r3, #1
 80011b6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80011b8:	4b11      	ldr	r3, [pc, #68]	; (8001200 <HAL_InitTick+0xa4>)
 80011ba:	4a12      	ldr	r2, [pc, #72]	; (8001204 <HAL_InitTick+0xa8>)
 80011bc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80011be:	4b10      	ldr	r3, [pc, #64]	; (8001200 <HAL_InitTick+0xa4>)
 80011c0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80011c4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80011c6:	4a0e      	ldr	r2, [pc, #56]	; (8001200 <HAL_InitTick+0xa4>)
 80011c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011ca:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80011cc:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <HAL_InitTick+0xa4>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011d2:	4b0b      	ldr	r3, [pc, #44]	; (8001200 <HAL_InitTick+0xa4>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80011d8:	4809      	ldr	r0, [pc, #36]	; (8001200 <HAL_InitTick+0xa4>)
 80011da:	f002 ff59 	bl	8004090 <HAL_TIM_Base_Init>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d104      	bne.n	80011ee <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80011e4:	4806      	ldr	r0, [pc, #24]	; (8001200 <HAL_InitTick+0xa4>)
 80011e6:	f002 ffb5 	bl	8004154 <HAL_TIM_Base_Start_IT>
 80011ea:	4603      	mov	r3, r0
 80011ec:	e000      	b.n	80011f0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3730      	adds	r7, #48	; 0x30
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40021000 	.word	0x40021000
 80011fc:	431bde83 	.word	0x431bde83
 8001200:	2000033c 	.word	0x2000033c
 8001204:	40001000 	.word	0x40001000

08001208 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800120c:	e7fe      	b.n	800120c <NMI_Handler+0x4>

0800120e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800120e:	b480      	push	{r7}
 8001210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001212:	e7fe      	b.n	8001212 <HardFault_Handler+0x4>

08001214 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001218:	e7fe      	b.n	8001218 <MemManage_Handler+0x4>

0800121a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800121a:	b480      	push	{r7}
 800121c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800121e:	e7fe      	b.n	800121e <BusFault_Handler+0x4>

08001220 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001224:	e7fe      	b.n	8001224 <UsageFault_Handler+0x4>

08001226 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001226:	b480      	push	{r7}
 8001228:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800122a:	bf00      	nop
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr

08001242 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001242:	b480      	push	{r7}
 8001244:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001246:	bf00      	nop
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr

0800125e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800125e:	b580      	push	{r7, lr}
 8001260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001262:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001266:	f000 fc7b 	bl	8001b60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
	...

08001270 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001274:	4802      	ldr	r0, [pc, #8]	; (8001280 <TIM6_DAC_IRQHandler+0x10>)
 8001276:	f002 ffdd 	bl	8004234 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800127a:	bf00      	nop
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	2000033c 	.word	0x2000033c

08001284 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b086      	sub	sp, #24
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800128c:	4a14      	ldr	r2, [pc, #80]	; (80012e0 <_sbrk+0x5c>)
 800128e:	4b15      	ldr	r3, [pc, #84]	; (80012e4 <_sbrk+0x60>)
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001298:	4b13      	ldr	r3, [pc, #76]	; (80012e8 <_sbrk+0x64>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d102      	bne.n	80012a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012a0:	4b11      	ldr	r3, [pc, #68]	; (80012e8 <_sbrk+0x64>)
 80012a2:	4a12      	ldr	r2, [pc, #72]	; (80012ec <_sbrk+0x68>)
 80012a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012a6:	4b10      	ldr	r3, [pc, #64]	; (80012e8 <_sbrk+0x64>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4413      	add	r3, r2
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d207      	bcs.n	80012c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012b4:	f004 f800 	bl	80052b8 <__errno>
 80012b8:	4602      	mov	r2, r0
 80012ba:	230c      	movs	r3, #12
 80012bc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80012be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012c2:	e009      	b.n	80012d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012c4:	4b08      	ldr	r3, [pc, #32]	; (80012e8 <_sbrk+0x64>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ca:	4b07      	ldr	r3, [pc, #28]	; (80012e8 <_sbrk+0x64>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4413      	add	r3, r2
 80012d2:	4a05      	ldr	r2, [pc, #20]	; (80012e8 <_sbrk+0x64>)
 80012d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012d6:	68fb      	ldr	r3, [r7, #12]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3718      	adds	r7, #24
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	200a0000 	.word	0x200a0000
 80012e4:	00000400 	.word	0x00000400
 80012e8:	200000b0 	.word	0x200000b0
 80012ec:	20000390 	.word	0x20000390

080012f0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012f4:	4b17      	ldr	r3, [pc, #92]	; (8001354 <SystemInit+0x64>)
 80012f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012fa:	4a16      	ldr	r2, [pc, #88]	; (8001354 <SystemInit+0x64>)
 80012fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001300:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001304:	4b14      	ldr	r3, [pc, #80]	; (8001358 <SystemInit+0x68>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a13      	ldr	r2, [pc, #76]	; (8001358 <SystemInit+0x68>)
 800130a:	f043 0301 	orr.w	r3, r3, #1
 800130e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001310:	4b11      	ldr	r3, [pc, #68]	; (8001358 <SystemInit+0x68>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001316:	4b10      	ldr	r3, [pc, #64]	; (8001358 <SystemInit+0x68>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a0f      	ldr	r2, [pc, #60]	; (8001358 <SystemInit+0x68>)
 800131c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001320:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001324:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001326:	4b0c      	ldr	r3, [pc, #48]	; (8001358 <SystemInit+0x68>)
 8001328:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800132c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800132e:	4b0a      	ldr	r3, [pc, #40]	; (8001358 <SystemInit+0x68>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a09      	ldr	r2, [pc, #36]	; (8001358 <SystemInit+0x68>)
 8001334:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001338:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800133a:	4b07      	ldr	r3, [pc, #28]	; (8001358 <SystemInit+0x68>)
 800133c:	2200      	movs	r2, #0
 800133e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001340:	4b04      	ldr	r3, [pc, #16]	; (8001354 <SystemInit+0x64>)
 8001342:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001346:	609a      	str	r2, [r3, #8]
#endif
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	e000ed00 	.word	0xe000ed00
 8001358:	40021000 	.word	0x40021000

0800135c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800135c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001394 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001360:	f7ff ffc6 	bl	80012f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001364:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001366:	e003      	b.n	8001370 <LoopCopyDataInit>

08001368 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001368:	4b0b      	ldr	r3, [pc, #44]	; (8001398 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800136a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800136c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800136e:	3104      	adds	r1, #4

08001370 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001370:	480a      	ldr	r0, [pc, #40]	; (800139c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001374:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001376:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001378:	d3f6      	bcc.n	8001368 <CopyDataInit>
	ldr	r2, =_sbss
 800137a:	4a0a      	ldr	r2, [pc, #40]	; (80013a4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800137c:	e002      	b.n	8001384 <LoopFillZerobss>

0800137e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800137e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001380:	f842 3b04 	str.w	r3, [r2], #4

08001384 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001384:	4b08      	ldr	r3, [pc, #32]	; (80013a8 <LoopForever+0x16>)
	cmp	r2, r3
 8001386:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001388:	d3f9      	bcc.n	800137e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800138a:	f003 ff9b 	bl	80052c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800138e:	f7ff fa99 	bl	80008c4 <main>

08001392 <LoopForever>:

LoopForever:
    b LoopForever
 8001392:	e7fe      	b.n	8001392 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001394:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8001398:	08005c28 	.word	0x08005c28
	ldr	r0, =_sdata
 800139c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80013a0:	2000008c 	.word	0x2000008c
	ldr	r2, =_sbss
 80013a4:	2000008c 	.word	0x2000008c
	ldr	r3, = _ebss
 80013a8:	20000390 	.word	0x20000390

080013ac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013ac:	e7fe      	b.n	80013ac <ADC1_IRQHandler>

080013ae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b082      	sub	sp, #8
 80013b2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013b4:	2300      	movs	r3, #0
 80013b6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013b8:	2003      	movs	r0, #3
 80013ba:	f000 f900 	bl	80015be <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013be:	2000      	movs	r0, #0
 80013c0:	f7ff fecc 	bl	800115c <HAL_InitTick>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d002      	beq.n	80013d0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	71fb      	strb	r3, [r7, #7]
 80013ce:	e001      	b.n	80013d4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013d0:	f7ff fdf4 	bl	8000fbc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013d4:	79fb      	ldrb	r3, [r7, #7]
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
	...

080013e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013e4:	4b06      	ldr	r3, [pc, #24]	; (8001400 <HAL_IncTick+0x20>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	461a      	mov	r2, r3
 80013ea:	4b06      	ldr	r3, [pc, #24]	; (8001404 <HAL_IncTick+0x24>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4413      	add	r3, r2
 80013f0:	4a04      	ldr	r2, [pc, #16]	; (8001404 <HAL_IncTick+0x24>)
 80013f2:	6013      	str	r3, [r2, #0]
}
 80013f4:	bf00      	nop
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	20000024 	.word	0x20000024
 8001404:	20000388 	.word	0x20000388

08001408 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return uwTick;
 800140c:	4b03      	ldr	r3, [pc, #12]	; (800141c <HAL_GetTick+0x14>)
 800140e:	681b      	ldr	r3, [r3, #0]
}
 8001410:	4618      	mov	r0, r3
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	20000388 	.word	0x20000388

08001420 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001428:	f7ff ffee 	bl	8001408 <HAL_GetTick>
 800142c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001438:	d005      	beq.n	8001446 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800143a:	4b09      	ldr	r3, [pc, #36]	; (8001460 <HAL_Delay+0x40>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	461a      	mov	r2, r3
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	4413      	add	r3, r2
 8001444:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001446:	bf00      	nop
 8001448:	f7ff ffde 	bl	8001408 <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	68fa      	ldr	r2, [r7, #12]
 8001454:	429a      	cmp	r2, r3
 8001456:	d8f7      	bhi.n	8001448 <HAL_Delay+0x28>
  {
  }
}
 8001458:	bf00      	nop
 800145a:	3710      	adds	r7, #16
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	20000024 	.word	0x20000024

08001464 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f003 0307 	and.w	r3, r3, #7
 8001472:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001474:	4b0c      	ldr	r3, [pc, #48]	; (80014a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001480:	4013      	ands	r3, r2
 8001482:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800148c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001490:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001494:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001496:	4a04      	ldr	r2, [pc, #16]	; (80014a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	60d3      	str	r3, [r2, #12]
}
 800149c:	bf00      	nop
 800149e:	3714      	adds	r7, #20
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	e000ed00 	.word	0xe000ed00

080014ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014b0:	4b04      	ldr	r3, [pc, #16]	; (80014c4 <__NVIC_GetPriorityGrouping+0x18>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	0a1b      	lsrs	r3, r3, #8
 80014b6:	f003 0307 	and.w	r3, r3, #7
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	e000ed00 	.word	0xe000ed00

080014c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	db0b      	blt.n	80014f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	f003 021f 	and.w	r2, r3, #31
 80014e0:	4907      	ldr	r1, [pc, #28]	; (8001500 <__NVIC_EnableIRQ+0x38>)
 80014e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e6:	095b      	lsrs	r3, r3, #5
 80014e8:	2001      	movs	r0, #1
 80014ea:	fa00 f202 	lsl.w	r2, r0, r2
 80014ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014f2:	bf00      	nop
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	e000e100 	.word	0xe000e100

08001504 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	6039      	str	r1, [r7, #0]
 800150e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001514:	2b00      	cmp	r3, #0
 8001516:	db0a      	blt.n	800152e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	b2da      	uxtb	r2, r3
 800151c:	490c      	ldr	r1, [pc, #48]	; (8001550 <__NVIC_SetPriority+0x4c>)
 800151e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001522:	0112      	lsls	r2, r2, #4
 8001524:	b2d2      	uxtb	r2, r2
 8001526:	440b      	add	r3, r1
 8001528:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800152c:	e00a      	b.n	8001544 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	b2da      	uxtb	r2, r3
 8001532:	4908      	ldr	r1, [pc, #32]	; (8001554 <__NVIC_SetPriority+0x50>)
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	f003 030f 	and.w	r3, r3, #15
 800153a:	3b04      	subs	r3, #4
 800153c:	0112      	lsls	r2, r2, #4
 800153e:	b2d2      	uxtb	r2, r2
 8001540:	440b      	add	r3, r1
 8001542:	761a      	strb	r2, [r3, #24]
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	e000e100 	.word	0xe000e100
 8001554:	e000ed00 	.word	0xe000ed00

08001558 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001558:	b480      	push	{r7}
 800155a:	b089      	sub	sp, #36	; 0x24
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f003 0307 	and.w	r3, r3, #7
 800156a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	f1c3 0307 	rsb	r3, r3, #7
 8001572:	2b04      	cmp	r3, #4
 8001574:	bf28      	it	cs
 8001576:	2304      	movcs	r3, #4
 8001578:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	3304      	adds	r3, #4
 800157e:	2b06      	cmp	r3, #6
 8001580:	d902      	bls.n	8001588 <NVIC_EncodePriority+0x30>
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	3b03      	subs	r3, #3
 8001586:	e000      	b.n	800158a <NVIC_EncodePriority+0x32>
 8001588:	2300      	movs	r3, #0
 800158a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800158c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	43da      	mvns	r2, r3
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	401a      	ands	r2, r3
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	fa01 f303 	lsl.w	r3, r1, r3
 80015aa:	43d9      	mvns	r1, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b0:	4313      	orrs	r3, r2
         );
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3724      	adds	r7, #36	; 0x24
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	b082      	sub	sp, #8
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff ff4c 	bl	8001464 <__NVIC_SetPriorityGrouping>
}
 80015cc:	bf00      	nop
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
 80015e0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015e2:	2300      	movs	r3, #0
 80015e4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015e6:	f7ff ff61 	bl	80014ac <__NVIC_GetPriorityGrouping>
 80015ea:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	68b9      	ldr	r1, [r7, #8]
 80015f0:	6978      	ldr	r0, [r7, #20]
 80015f2:	f7ff ffb1 	bl	8001558 <NVIC_EncodePriority>
 80015f6:	4602      	mov	r2, r0
 80015f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015fc:	4611      	mov	r1, r2
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff ff80 	bl	8001504 <__NVIC_SetPriority>
}
 8001604:	bf00      	nop
 8001606:	3718      	adds	r7, #24
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff ff54 	bl	80014c8 <__NVIC_EnableIRQ>
}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001628:	b480      	push	{r7}
 800162a:	b087      	sub	sp, #28
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001632:	2300      	movs	r3, #0
 8001634:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001636:	e166      	b.n	8001906 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	2101      	movs	r1, #1
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	fa01 f303 	lsl.w	r3, r1, r3
 8001644:	4013      	ands	r3, r2
 8001646:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2b00      	cmp	r3, #0
 800164c:	f000 8158 	beq.w	8001900 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d00b      	beq.n	8001670 <HAL_GPIO_Init+0x48>
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	2b02      	cmp	r3, #2
 800165e:	d007      	beq.n	8001670 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001664:	2b11      	cmp	r3, #17
 8001666:	d003      	beq.n	8001670 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	2b12      	cmp	r3, #18
 800166e:	d130      	bne.n	80016d2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	2203      	movs	r2, #3
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	43db      	mvns	r3, r3
 8001682:	693a      	ldr	r2, [r7, #16]
 8001684:	4013      	ands	r3, r2
 8001686:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	68da      	ldr	r2, [r3, #12]
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	fa02 f303 	lsl.w	r3, r2, r3
 8001694:	693a      	ldr	r2, [r7, #16]
 8001696:	4313      	orrs	r3, r2
 8001698:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	693a      	ldr	r2, [r7, #16]
 800169e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016a6:	2201      	movs	r2, #1
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	fa02 f303 	lsl.w	r3, r2, r3
 80016ae:	43db      	mvns	r3, r3
 80016b0:	693a      	ldr	r2, [r7, #16]
 80016b2:	4013      	ands	r3, r2
 80016b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	091b      	lsrs	r3, r3, #4
 80016bc:	f003 0201 	and.w	r2, r3, #1
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	fa02 f303 	lsl.w	r3, r2, r3
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	68db      	ldr	r3, [r3, #12]
 80016d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	005b      	lsls	r3, r3, #1
 80016dc:	2203      	movs	r2, #3
 80016de:	fa02 f303 	lsl.w	r3, r2, r3
 80016e2:	43db      	mvns	r3, r3
 80016e4:	693a      	ldr	r2, [r7, #16]
 80016e6:	4013      	ands	r3, r2
 80016e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	689a      	ldr	r2, [r3, #8]
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	fa02 f303 	lsl.w	r3, r2, r3
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	2b02      	cmp	r3, #2
 8001708:	d003      	beq.n	8001712 <HAL_GPIO_Init+0xea>
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	2b12      	cmp	r3, #18
 8001710:	d123      	bne.n	800175a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	08da      	lsrs	r2, r3, #3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	3208      	adds	r2, #8
 800171a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800171e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	f003 0307 	and.w	r3, r3, #7
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	220f      	movs	r2, #15
 800172a:	fa02 f303 	lsl.w	r3, r2, r3
 800172e:	43db      	mvns	r3, r3
 8001730:	693a      	ldr	r2, [r7, #16]
 8001732:	4013      	ands	r3, r2
 8001734:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	691a      	ldr	r2, [r3, #16]
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	f003 0307 	and.w	r3, r3, #7
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	fa02 f303 	lsl.w	r3, r2, r3
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	4313      	orrs	r3, r2
 800174a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	08da      	lsrs	r2, r3, #3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	3208      	adds	r2, #8
 8001754:	6939      	ldr	r1, [r7, #16]
 8001756:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	2203      	movs	r2, #3
 8001766:	fa02 f303 	lsl.w	r3, r2, r3
 800176a:	43db      	mvns	r3, r3
 800176c:	693a      	ldr	r2, [r7, #16]
 800176e:	4013      	ands	r3, r2
 8001770:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f003 0203 	and.w	r2, r3, #3
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	fa02 f303 	lsl.w	r3, r2, r3
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	4313      	orrs	r3, r2
 8001786:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	693a      	ldr	r2, [r7, #16]
 800178c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001796:	2b00      	cmp	r3, #0
 8001798:	f000 80b2 	beq.w	8001900 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800179c:	4b61      	ldr	r3, [pc, #388]	; (8001924 <HAL_GPIO_Init+0x2fc>)
 800179e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017a0:	4a60      	ldr	r2, [pc, #384]	; (8001924 <HAL_GPIO_Init+0x2fc>)
 80017a2:	f043 0301 	orr.w	r3, r3, #1
 80017a6:	6613      	str	r3, [r2, #96]	; 0x60
 80017a8:	4b5e      	ldr	r3, [pc, #376]	; (8001924 <HAL_GPIO_Init+0x2fc>)
 80017aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ac:	f003 0301 	and.w	r3, r3, #1
 80017b0:	60bb      	str	r3, [r7, #8]
 80017b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80017b4:	4a5c      	ldr	r2, [pc, #368]	; (8001928 <HAL_GPIO_Init+0x300>)
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	089b      	lsrs	r3, r3, #2
 80017ba:	3302      	adds	r3, #2
 80017bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	f003 0303 	and.w	r3, r3, #3
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	220f      	movs	r2, #15
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	43db      	mvns	r3, r3
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	4013      	ands	r3, r2
 80017d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80017de:	d02b      	beq.n	8001838 <HAL_GPIO_Init+0x210>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	4a52      	ldr	r2, [pc, #328]	; (800192c <HAL_GPIO_Init+0x304>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d025      	beq.n	8001834 <HAL_GPIO_Init+0x20c>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4a51      	ldr	r2, [pc, #324]	; (8001930 <HAL_GPIO_Init+0x308>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d01f      	beq.n	8001830 <HAL_GPIO_Init+0x208>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4a50      	ldr	r2, [pc, #320]	; (8001934 <HAL_GPIO_Init+0x30c>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d019      	beq.n	800182c <HAL_GPIO_Init+0x204>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4a4f      	ldr	r2, [pc, #316]	; (8001938 <HAL_GPIO_Init+0x310>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d013      	beq.n	8001828 <HAL_GPIO_Init+0x200>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	4a4e      	ldr	r2, [pc, #312]	; (800193c <HAL_GPIO_Init+0x314>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d00d      	beq.n	8001824 <HAL_GPIO_Init+0x1fc>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	4a4d      	ldr	r2, [pc, #308]	; (8001940 <HAL_GPIO_Init+0x318>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d007      	beq.n	8001820 <HAL_GPIO_Init+0x1f8>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	4a4c      	ldr	r2, [pc, #304]	; (8001944 <HAL_GPIO_Init+0x31c>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d101      	bne.n	800181c <HAL_GPIO_Init+0x1f4>
 8001818:	2307      	movs	r3, #7
 800181a:	e00e      	b.n	800183a <HAL_GPIO_Init+0x212>
 800181c:	2308      	movs	r3, #8
 800181e:	e00c      	b.n	800183a <HAL_GPIO_Init+0x212>
 8001820:	2306      	movs	r3, #6
 8001822:	e00a      	b.n	800183a <HAL_GPIO_Init+0x212>
 8001824:	2305      	movs	r3, #5
 8001826:	e008      	b.n	800183a <HAL_GPIO_Init+0x212>
 8001828:	2304      	movs	r3, #4
 800182a:	e006      	b.n	800183a <HAL_GPIO_Init+0x212>
 800182c:	2303      	movs	r3, #3
 800182e:	e004      	b.n	800183a <HAL_GPIO_Init+0x212>
 8001830:	2302      	movs	r3, #2
 8001832:	e002      	b.n	800183a <HAL_GPIO_Init+0x212>
 8001834:	2301      	movs	r3, #1
 8001836:	e000      	b.n	800183a <HAL_GPIO_Init+0x212>
 8001838:	2300      	movs	r3, #0
 800183a:	697a      	ldr	r2, [r7, #20]
 800183c:	f002 0203 	and.w	r2, r2, #3
 8001840:	0092      	lsls	r2, r2, #2
 8001842:	4093      	lsls	r3, r2
 8001844:	693a      	ldr	r2, [r7, #16]
 8001846:	4313      	orrs	r3, r2
 8001848:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800184a:	4937      	ldr	r1, [pc, #220]	; (8001928 <HAL_GPIO_Init+0x300>)
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	089b      	lsrs	r3, r3, #2
 8001850:	3302      	adds	r3, #2
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001858:	4b3b      	ldr	r3, [pc, #236]	; (8001948 <HAL_GPIO_Init+0x320>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	43db      	mvns	r3, r3
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	4013      	ands	r3, r2
 8001866:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d003      	beq.n	800187c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001874:	693a      	ldr	r2, [r7, #16]
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	4313      	orrs	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800187c:	4a32      	ldr	r2, [pc, #200]	; (8001948 <HAL_GPIO_Init+0x320>)
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001882:	4b31      	ldr	r3, [pc, #196]	; (8001948 <HAL_GPIO_Init+0x320>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	43db      	mvns	r3, r3
 800188c:	693a      	ldr	r2, [r7, #16]
 800188e:	4013      	ands	r3, r2
 8001890:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d003      	beq.n	80018a6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018a6:	4a28      	ldr	r2, [pc, #160]	; (8001948 <HAL_GPIO_Init+0x320>)
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018ac:	4b26      	ldr	r3, [pc, #152]	; (8001948 <HAL_GPIO_Init+0x320>)
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	43db      	mvns	r3, r3
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	4013      	ands	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d003      	beq.n	80018d0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018d0:	4a1d      	ldr	r2, [pc, #116]	; (8001948 <HAL_GPIO_Init+0x320>)
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80018d6:	4b1c      	ldr	r3, [pc, #112]	; (8001948 <HAL_GPIO_Init+0x320>)
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	43db      	mvns	r3, r3
 80018e0:	693a      	ldr	r2, [r7, #16]
 80018e2:	4013      	ands	r3, r2
 80018e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d003      	beq.n	80018fa <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018fa:	4a13      	ldr	r2, [pc, #76]	; (8001948 <HAL_GPIO_Init+0x320>)
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	3301      	adds	r3, #1
 8001904:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	fa22 f303 	lsr.w	r3, r2, r3
 8001910:	2b00      	cmp	r3, #0
 8001912:	f47f ae91 	bne.w	8001638 <HAL_GPIO_Init+0x10>
  }
}
 8001916:	bf00      	nop
 8001918:	371c      	adds	r7, #28
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	40021000 	.word	0x40021000
 8001928:	40010000 	.word	0x40010000
 800192c:	48000400 	.word	0x48000400
 8001930:	48000800 	.word	0x48000800
 8001934:	48000c00 	.word	0x48000c00
 8001938:	48001000 	.word	0x48001000
 800193c:	48001400 	.word	0x48001400
 8001940:	48001800 	.word	0x48001800
 8001944:	48001c00 	.word	0x48001c00
 8001948:	40010400 	.word	0x40010400

0800194c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800194c:	b480      	push	{r7}
 800194e:	b087      	sub	sp, #28
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800195a:	e0c9      	b.n	8001af0 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800195c:	2201      	movs	r2, #1
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	683a      	ldr	r2, [r7, #0]
 8001966:	4013      	ands	r3, r2
 8001968:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	2b00      	cmp	r3, #0
 800196e:	f000 80bc 	beq.w	8001aea <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8001972:	4a66      	ldr	r2, [pc, #408]	; (8001b0c <HAL_GPIO_DeInit+0x1c0>)
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	089b      	lsrs	r3, r3, #2
 8001978:	3302      	adds	r3, #2
 800197a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800197e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	f003 0303 	and.w	r3, r3, #3
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	220f      	movs	r2, #15
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	68fa      	ldr	r2, [r7, #12]
 8001990:	4013      	ands	r3, r2
 8001992:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800199a:	d02b      	beq.n	80019f4 <HAL_GPIO_DeInit+0xa8>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4a5c      	ldr	r2, [pc, #368]	; (8001b10 <HAL_GPIO_DeInit+0x1c4>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d025      	beq.n	80019f0 <HAL_GPIO_DeInit+0xa4>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a5b      	ldr	r2, [pc, #364]	; (8001b14 <HAL_GPIO_DeInit+0x1c8>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d01f      	beq.n	80019ec <HAL_GPIO_DeInit+0xa0>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a5a      	ldr	r2, [pc, #360]	; (8001b18 <HAL_GPIO_DeInit+0x1cc>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d019      	beq.n	80019e8 <HAL_GPIO_DeInit+0x9c>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4a59      	ldr	r2, [pc, #356]	; (8001b1c <HAL_GPIO_DeInit+0x1d0>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d013      	beq.n	80019e4 <HAL_GPIO_DeInit+0x98>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	4a58      	ldr	r2, [pc, #352]	; (8001b20 <HAL_GPIO_DeInit+0x1d4>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d00d      	beq.n	80019e0 <HAL_GPIO_DeInit+0x94>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4a57      	ldr	r2, [pc, #348]	; (8001b24 <HAL_GPIO_DeInit+0x1d8>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d007      	beq.n	80019dc <HAL_GPIO_DeInit+0x90>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	4a56      	ldr	r2, [pc, #344]	; (8001b28 <HAL_GPIO_DeInit+0x1dc>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d101      	bne.n	80019d8 <HAL_GPIO_DeInit+0x8c>
 80019d4:	2307      	movs	r3, #7
 80019d6:	e00e      	b.n	80019f6 <HAL_GPIO_DeInit+0xaa>
 80019d8:	2308      	movs	r3, #8
 80019da:	e00c      	b.n	80019f6 <HAL_GPIO_DeInit+0xaa>
 80019dc:	2306      	movs	r3, #6
 80019de:	e00a      	b.n	80019f6 <HAL_GPIO_DeInit+0xaa>
 80019e0:	2305      	movs	r3, #5
 80019e2:	e008      	b.n	80019f6 <HAL_GPIO_DeInit+0xaa>
 80019e4:	2304      	movs	r3, #4
 80019e6:	e006      	b.n	80019f6 <HAL_GPIO_DeInit+0xaa>
 80019e8:	2303      	movs	r3, #3
 80019ea:	e004      	b.n	80019f6 <HAL_GPIO_DeInit+0xaa>
 80019ec:	2302      	movs	r3, #2
 80019ee:	e002      	b.n	80019f6 <HAL_GPIO_DeInit+0xaa>
 80019f0:	2301      	movs	r3, #1
 80019f2:	e000      	b.n	80019f6 <HAL_GPIO_DeInit+0xaa>
 80019f4:	2300      	movs	r3, #0
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	f002 0203 	and.w	r2, r2, #3
 80019fc:	0092      	lsls	r2, r2, #2
 80019fe:	4093      	lsls	r3, r2
 8001a00:	68fa      	ldr	r2, [r7, #12]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d132      	bne.n	8001a6c <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001a06:	4b49      	ldr	r3, [pc, #292]	; (8001b2c <HAL_GPIO_DeInit+0x1e0>)
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	4947      	ldr	r1, [pc, #284]	; (8001b2c <HAL_GPIO_DeInit+0x1e0>)
 8001a10:	4013      	ands	r3, r2
 8001a12:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001a14:	4b45      	ldr	r3, [pc, #276]	; (8001b2c <HAL_GPIO_DeInit+0x1e0>)
 8001a16:	685a      	ldr	r2, [r3, #4]
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	43db      	mvns	r3, r3
 8001a1c:	4943      	ldr	r1, [pc, #268]	; (8001b2c <HAL_GPIO_DeInit+0x1e0>)
 8001a1e:	4013      	ands	r3, r2
 8001a20:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8001a22:	4b42      	ldr	r3, [pc, #264]	; (8001b2c <HAL_GPIO_DeInit+0x1e0>)
 8001a24:	689a      	ldr	r2, [r3, #8]
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	4940      	ldr	r1, [pc, #256]	; (8001b2c <HAL_GPIO_DeInit+0x1e0>)
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8001a30:	4b3e      	ldr	r3, [pc, #248]	; (8001b2c <HAL_GPIO_DeInit+0x1e0>)
 8001a32:	68da      	ldr	r2, [r3, #12]
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	43db      	mvns	r3, r3
 8001a38:	493c      	ldr	r1, [pc, #240]	; (8001b2c <HAL_GPIO_DeInit+0x1e0>)
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	220f      	movs	r2, #15
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001a4e:	4a2f      	ldr	r2, [pc, #188]	; (8001b0c <HAL_GPIO_DeInit+0x1c0>)
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	089b      	lsrs	r3, r3, #2
 8001a54:	3302      	adds	r3, #2
 8001a56:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	43da      	mvns	r2, r3
 8001a5e:	482b      	ldr	r0, [pc, #172]	; (8001b0c <HAL_GPIO_DeInit+0x1c0>)
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	089b      	lsrs	r3, r3, #2
 8001a64:	400a      	ands	r2, r1
 8001a66:	3302      	adds	r3, #2
 8001a68:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	2103      	movs	r1, #3
 8001a76:	fa01 f303 	lsl.w	r3, r1, r3
 8001a7a:	431a      	orrs	r2, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	08da      	lsrs	r2, r3, #3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	3208      	adds	r2, #8
 8001a88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	220f      	movs	r2, #15
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	697a      	ldr	r2, [r7, #20]
 8001a9e:	08d2      	lsrs	r2, r2, #3
 8001aa0:	4019      	ands	r1, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	3208      	adds	r2, #8
 8001aa6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	689a      	ldr	r2, [r3, #8]
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	2103      	movs	r1, #3
 8001ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab8:	43db      	mvns	r3, r3
 8001aba:	401a      	ands	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685a      	ldr	r2, [r3, #4]
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8001acc:	43db      	mvns	r3, r3
 8001ace:	401a      	ands	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	68da      	ldr	r2, [r3, #12]
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	2103      	movs	r1, #3
 8001ade:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	401a      	ands	r2, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	3301      	adds	r3, #1
 8001aee:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	fa22 f303 	lsr.w	r3, r2, r3
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f47f af2f 	bne.w	800195c <HAL_GPIO_DeInit+0x10>
  }
}
 8001afe:	bf00      	nop
 8001b00:	371c      	adds	r7, #28
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	40010000 	.word	0x40010000
 8001b10:	48000400 	.word	0x48000400
 8001b14:	48000800 	.word	0x48000800
 8001b18:	48000c00 	.word	0x48000c00
 8001b1c:	48001000 	.word	0x48001000
 8001b20:	48001400 	.word	0x48001400
 8001b24:	48001800 	.word	0x48001800
 8001b28:	48001c00 	.word	0x48001c00
 8001b2c:	40010400 	.word	0x40010400

08001b30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	460b      	mov	r3, r1
 8001b3a:	807b      	strh	r3, [r7, #2]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b40:	787b      	ldrb	r3, [r7, #1]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d003      	beq.n	8001b4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b46:	887a      	ldrh	r2, [r7, #2]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b4c:	e002      	b.n	8001b54 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b4e:	887a      	ldrh	r2, [r7, #2]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001b6a:	4b08      	ldr	r3, [pc, #32]	; (8001b8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b6c:	695a      	ldr	r2, [r3, #20]
 8001b6e:	88fb      	ldrh	r3, [r7, #6]
 8001b70:	4013      	ands	r3, r2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d006      	beq.n	8001b84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b76:	4a05      	ldr	r2, [pc, #20]	; (8001b8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b78:	88fb      	ldrh	r3, [r7, #6]
 8001b7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b7c:	88fb      	ldrh	r3, [r7, #6]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 f806 	bl	8001b90 <HAL_GPIO_EXTI_Callback>
  }
}
 8001b84:	bf00      	nop
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	40010400 	.word	0x40010400

08001b90 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001b9a:	bf00      	nop
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b082      	sub	sp, #8
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e081      	b.n	8001cbc <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d106      	bne.n	8001bd2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f7ff fa19 	bl	8001004 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2224      	movs	r2, #36	; 0x24
 8001bd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f022 0201 	bic.w	r2, r2, #1
 8001be8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685a      	ldr	r2, [r3, #4]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001bf6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	689a      	ldr	r2, [r3, #8]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c06:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d107      	bne.n	8001c20 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689a      	ldr	r2, [r3, #8]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c1c:	609a      	str	r2, [r3, #8]
 8001c1e:	e006      	b.n	8001c2e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	689a      	ldr	r2, [r3, #8]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001c2c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d104      	bne.n	8001c40 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c3e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	6812      	ldr	r2, [r2, #0]
 8001c4a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c52:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	68da      	ldr	r2, [r3, #12]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c62:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	691a      	ldr	r2, [r3, #16]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	695b      	ldr	r3, [r3, #20]
 8001c6c:	ea42 0103 	orr.w	r1, r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	021a      	lsls	r2, r3, #8
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	69d9      	ldr	r1, [r3, #28]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6a1a      	ldr	r2, [r3, #32]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	430a      	orrs	r2, r1
 8001c8c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f042 0201 	orr.w	r2, r2, #1
 8001c9c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2220      	movs	r2, #32
 8001ca8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001cba:	2300      	movs	r3, #0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d101      	bne.n	8001cd6 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e021      	b.n	8001d1a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2224      	movs	r2, #36	; 0x24
 8001cda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f022 0201 	bic.w	r2, r2, #1
 8001cec:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f7ff f9cc 	bl	800108c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
	...

08001d24 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b088      	sub	sp, #32
 8001d28:	af02      	add	r7, sp, #8
 8001d2a:	60f8      	str	r0, [r7, #12]
 8001d2c:	4608      	mov	r0, r1
 8001d2e:	4611      	mov	r1, r2
 8001d30:	461a      	mov	r2, r3
 8001d32:	4603      	mov	r3, r0
 8001d34:	817b      	strh	r3, [r7, #10]
 8001d36:	460b      	mov	r3, r1
 8001d38:	813b      	strh	r3, [r7, #8]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2b20      	cmp	r3, #32
 8001d48:	f040 80f9 	bne.w	8001f3e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d4c:	6a3b      	ldr	r3, [r7, #32]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d002      	beq.n	8001d58 <HAL_I2C_Mem_Write+0x34>
 8001d52:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d105      	bne.n	8001d64 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d5e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e0ed      	b.n	8001f40 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d101      	bne.n	8001d72 <HAL_I2C_Mem_Write+0x4e>
 8001d6e:	2302      	movs	r3, #2
 8001d70:	e0e6      	b.n	8001f40 <HAL_I2C_Mem_Write+0x21c>
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2201      	movs	r2, #1
 8001d76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001d7a:	f7ff fb45 	bl	8001408 <HAL_GetTick>
 8001d7e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	2319      	movs	r3, #25
 8001d86:	2201      	movs	r2, #1
 8001d88:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d8c:	68f8      	ldr	r0, [r7, #12]
 8001d8e:	f000 fac3 	bl	8002318 <I2C_WaitOnFlagUntilTimeout>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e0d1      	b.n	8001f40 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2221      	movs	r2, #33	; 0x21
 8001da0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2240      	movs	r2, #64	; 0x40
 8001da8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2200      	movs	r2, #0
 8001db0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	6a3a      	ldr	r2, [r7, #32]
 8001db6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001dbc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001dc4:	88f8      	ldrh	r0, [r7, #6]
 8001dc6:	893a      	ldrh	r2, [r7, #8]
 8001dc8:	8979      	ldrh	r1, [r7, #10]
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	9301      	str	r3, [sp, #4]
 8001dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	68f8      	ldr	r0, [r7, #12]
 8001dd6:	f000 f9d3 	bl	8002180 <I2C_RequestMemoryWrite>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d005      	beq.n	8001dec <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2200      	movs	r2, #0
 8001de4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e0a9      	b.n	8001f40 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	2bff      	cmp	r3, #255	; 0xff
 8001df4:	d90e      	bls.n	8001e14 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	22ff      	movs	r2, #255	; 0xff
 8001dfa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e00:	b2da      	uxtb	r2, r3
 8001e02:	8979      	ldrh	r1, [r7, #10]
 8001e04:	2300      	movs	r3, #0
 8001e06:	9300      	str	r3, [sp, #0]
 8001e08:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e0c:	68f8      	ldr	r0, [r7, #12]
 8001e0e:	f000 fba5 	bl	800255c <I2C_TransferConfig>
 8001e12:	e00f      	b.n	8001e34 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e18:	b29a      	uxth	r2, r3
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e22:	b2da      	uxtb	r2, r3
 8001e24:	8979      	ldrh	r1, [r7, #10]
 8001e26:	2300      	movs	r3, #0
 8001e28:	9300      	str	r3, [sp, #0]
 8001e2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e2e:	68f8      	ldr	r0, [r7, #12]
 8001e30:	f000 fb94 	bl	800255c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e34:	697a      	ldr	r2, [r7, #20]
 8001e36:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e38:	68f8      	ldr	r0, [r7, #12]
 8001e3a:	f000 faad 	bl	8002398 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e07b      	b.n	8001f40 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e4c:	781a      	ldrb	r2, [r3, #0]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e58:	1c5a      	adds	r2, r3, #1
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	3b01      	subs	r3, #1
 8001e66:	b29a      	uxth	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e70:	3b01      	subs	r3, #1
 8001e72:	b29a      	uxth	r2, r3
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d034      	beq.n	8001eec <HAL_I2C_Mem_Write+0x1c8>
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d130      	bne.n	8001eec <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	9300      	str	r3, [sp, #0]
 8001e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e90:	2200      	movs	r2, #0
 8001e92:	2180      	movs	r1, #128	; 0x80
 8001e94:	68f8      	ldr	r0, [r7, #12]
 8001e96:	f000 fa3f 	bl	8002318 <I2C_WaitOnFlagUntilTimeout>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e04d      	b.n	8001f40 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	2bff      	cmp	r3, #255	; 0xff
 8001eac:	d90e      	bls.n	8001ecc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	22ff      	movs	r2, #255	; 0xff
 8001eb2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eb8:	b2da      	uxtb	r2, r3
 8001eba:	8979      	ldrh	r1, [r7, #10]
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ec4:	68f8      	ldr	r0, [r7, #12]
 8001ec6:	f000 fb49 	bl	800255c <I2C_TransferConfig>
 8001eca:	e00f      	b.n	8001eec <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ed0:	b29a      	uxth	r2, r3
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eda:	b2da      	uxtb	r2, r3
 8001edc:	8979      	ldrh	r1, [r7, #10]
 8001ede:	2300      	movs	r3, #0
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ee6:	68f8      	ldr	r0, [r7, #12]
 8001ee8:	f000 fb38 	bl	800255c <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ef0:	b29b      	uxth	r3, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d19e      	bne.n	8001e34 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001efa:	68f8      	ldr	r0, [r7, #12]
 8001efc:	f000 fa8c 	bl	8002418 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e01a      	b.n	8001f40 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2220      	movs	r2, #32
 8001f10:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	6859      	ldr	r1, [r3, #4]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4b0a      	ldr	r3, [pc, #40]	; (8001f48 <HAL_I2C_Mem_Write+0x224>)
 8001f1e:	400b      	ands	r3, r1
 8001f20:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2220      	movs	r2, #32
 8001f26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	e000      	b.n	8001f40 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001f3e:	2302      	movs	r3, #2
  }
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3718      	adds	r7, #24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	fe00e800 	.word	0xfe00e800

08001f4c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b088      	sub	sp, #32
 8001f50:	af02      	add	r7, sp, #8
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	4608      	mov	r0, r1
 8001f56:	4611      	mov	r1, r2
 8001f58:	461a      	mov	r2, r3
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	817b      	strh	r3, [r7, #10]
 8001f5e:	460b      	mov	r3, r1
 8001f60:	813b      	strh	r3, [r7, #8]
 8001f62:	4613      	mov	r3, r2
 8001f64:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b20      	cmp	r3, #32
 8001f70:	f040 80fd 	bne.w	800216e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f74:	6a3b      	ldr	r3, [r7, #32]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d002      	beq.n	8001f80 <HAL_I2C_Mem_Read+0x34>
 8001f7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d105      	bne.n	8001f8c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f86:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e0f1      	b.n	8002170 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d101      	bne.n	8001f9a <HAL_I2C_Mem_Read+0x4e>
 8001f96:	2302      	movs	r3, #2
 8001f98:	e0ea      	b.n	8002170 <HAL_I2C_Mem_Read+0x224>
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001fa2:	f7ff fa31 	bl	8001408 <HAL_GetTick>
 8001fa6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	9300      	str	r3, [sp, #0]
 8001fac:	2319      	movs	r3, #25
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fb4:	68f8      	ldr	r0, [r7, #12]
 8001fb6:	f000 f9af 	bl	8002318 <I2C_WaitOnFlagUntilTimeout>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e0d5      	b.n	8002170 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	2222      	movs	r2, #34	; 0x22
 8001fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2240      	movs	r2, #64	; 0x40
 8001fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	6a3a      	ldr	r2, [r7, #32]
 8001fde:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001fe4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001fec:	88f8      	ldrh	r0, [r7, #6]
 8001fee:	893a      	ldrh	r2, [r7, #8]
 8001ff0:	8979      	ldrh	r1, [r7, #10]
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	9301      	str	r3, [sp, #4]
 8001ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ff8:	9300      	str	r3, [sp, #0]
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	68f8      	ldr	r0, [r7, #12]
 8001ffe:	f000 f913 	bl	8002228 <I2C_RequestMemoryRead>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d005      	beq.n	8002014 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e0ad      	b.n	8002170 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002018:	b29b      	uxth	r3, r3
 800201a:	2bff      	cmp	r3, #255	; 0xff
 800201c:	d90e      	bls.n	800203c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	22ff      	movs	r2, #255	; 0xff
 8002022:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002028:	b2da      	uxtb	r2, r3
 800202a:	8979      	ldrh	r1, [r7, #10]
 800202c:	4b52      	ldr	r3, [pc, #328]	; (8002178 <HAL_I2C_Mem_Read+0x22c>)
 800202e:	9300      	str	r3, [sp, #0]
 8002030:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002034:	68f8      	ldr	r0, [r7, #12]
 8002036:	f000 fa91 	bl	800255c <I2C_TransferConfig>
 800203a:	e00f      	b.n	800205c <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002040:	b29a      	uxth	r2, r3
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800204a:	b2da      	uxtb	r2, r3
 800204c:	8979      	ldrh	r1, [r7, #10]
 800204e:	4b4a      	ldr	r3, [pc, #296]	; (8002178 <HAL_I2C_Mem_Read+0x22c>)
 8002050:	9300      	str	r3, [sp, #0]
 8002052:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002056:	68f8      	ldr	r0, [r7, #12]
 8002058:	f000 fa80 	bl	800255c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002062:	2200      	movs	r2, #0
 8002064:	2104      	movs	r1, #4
 8002066:	68f8      	ldr	r0, [r7, #12]
 8002068:	f000 f956 	bl	8002318 <I2C_WaitOnFlagUntilTimeout>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e07c      	b.n	8002170 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002080:	b2d2      	uxtb	r2, r2
 8002082:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002088:	1c5a      	adds	r2, r3, #1
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002092:	3b01      	subs	r3, #1
 8002094:	b29a      	uxth	r2, r3
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800209e:	b29b      	uxth	r3, r3
 80020a0:	3b01      	subs	r3, #1
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d034      	beq.n	800211c <HAL_I2C_Mem_Read+0x1d0>
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d130      	bne.n	800211c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	9300      	str	r3, [sp, #0]
 80020be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020c0:	2200      	movs	r2, #0
 80020c2:	2180      	movs	r1, #128	; 0x80
 80020c4:	68f8      	ldr	r0, [r7, #12]
 80020c6:	f000 f927 	bl	8002318 <I2C_WaitOnFlagUntilTimeout>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e04d      	b.n	8002170 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020d8:	b29b      	uxth	r3, r3
 80020da:	2bff      	cmp	r3, #255	; 0xff
 80020dc:	d90e      	bls.n	80020fc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	22ff      	movs	r2, #255	; 0xff
 80020e2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020e8:	b2da      	uxtb	r2, r3
 80020ea:	8979      	ldrh	r1, [r7, #10]
 80020ec:	2300      	movs	r3, #0
 80020ee:	9300      	str	r3, [sp, #0]
 80020f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	f000 fa31 	bl	800255c <I2C_TransferConfig>
 80020fa:	e00f      	b.n	800211c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002100:	b29a      	uxth	r2, r3
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800210a:	b2da      	uxtb	r2, r3
 800210c:	8979      	ldrh	r1, [r7, #10]
 800210e:	2300      	movs	r3, #0
 8002110:	9300      	str	r3, [sp, #0]
 8002112:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002116:	68f8      	ldr	r0, [r7, #12]
 8002118:	f000 fa20 	bl	800255c <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002120:	b29b      	uxth	r3, r3
 8002122:	2b00      	cmp	r3, #0
 8002124:	d19a      	bne.n	800205c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002126:	697a      	ldr	r2, [r7, #20]
 8002128:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800212a:	68f8      	ldr	r0, [r7, #12]
 800212c:	f000 f974 	bl	8002418 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e01a      	b.n	8002170 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2220      	movs	r2, #32
 8002140:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	6859      	ldr	r1, [r3, #4]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b0b      	ldr	r3, [pc, #44]	; (800217c <HAL_I2C_Mem_Read+0x230>)
 800214e:	400b      	ands	r3, r1
 8002150:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2220      	movs	r2, #32
 8002156:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800216a:	2300      	movs	r3, #0
 800216c:	e000      	b.n	8002170 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800216e:	2302      	movs	r3, #2
  }
}
 8002170:	4618      	mov	r0, r3
 8002172:	3718      	adds	r7, #24
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	80002400 	.word	0x80002400
 800217c:	fe00e800 	.word	0xfe00e800

08002180 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b086      	sub	sp, #24
 8002184:	af02      	add	r7, sp, #8
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	4608      	mov	r0, r1
 800218a:	4611      	mov	r1, r2
 800218c:	461a      	mov	r2, r3
 800218e:	4603      	mov	r3, r0
 8002190:	817b      	strh	r3, [r7, #10]
 8002192:	460b      	mov	r3, r1
 8002194:	813b      	strh	r3, [r7, #8]
 8002196:	4613      	mov	r3, r2
 8002198:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800219a:	88fb      	ldrh	r3, [r7, #6]
 800219c:	b2da      	uxtb	r2, r3
 800219e:	8979      	ldrh	r1, [r7, #10]
 80021a0:	4b20      	ldr	r3, [pc, #128]	; (8002224 <I2C_RequestMemoryWrite+0xa4>)
 80021a2:	9300      	str	r3, [sp, #0]
 80021a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021a8:	68f8      	ldr	r0, [r7, #12]
 80021aa:	f000 f9d7 	bl	800255c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021ae:	69fa      	ldr	r2, [r7, #28]
 80021b0:	69b9      	ldr	r1, [r7, #24]
 80021b2:	68f8      	ldr	r0, [r7, #12]
 80021b4:	f000 f8f0 	bl	8002398 <I2C_WaitOnTXISFlagUntilTimeout>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e02c      	b.n	800221c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80021c2:	88fb      	ldrh	r3, [r7, #6]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d105      	bne.n	80021d4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80021c8:	893b      	ldrh	r3, [r7, #8]
 80021ca:	b2da      	uxtb	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	629a      	str	r2, [r3, #40]	; 0x28
 80021d2:	e015      	b.n	8002200 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80021d4:	893b      	ldrh	r3, [r7, #8]
 80021d6:	0a1b      	lsrs	r3, r3, #8
 80021d8:	b29b      	uxth	r3, r3
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021e2:	69fa      	ldr	r2, [r7, #28]
 80021e4:	69b9      	ldr	r1, [r7, #24]
 80021e6:	68f8      	ldr	r0, [r7, #12]
 80021e8:	f000 f8d6 	bl	8002398 <I2C_WaitOnTXISFlagUntilTimeout>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e012      	b.n	800221c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80021f6:	893b      	ldrh	r3, [r7, #8]
 80021f8:	b2da      	uxtb	r2, r3
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	9300      	str	r3, [sp, #0]
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	2200      	movs	r2, #0
 8002208:	2180      	movs	r1, #128	; 0x80
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f000 f884 	bl	8002318 <I2C_WaitOnFlagUntilTimeout>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e000      	b.n	800221c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800221a:	2300      	movs	r3, #0
}
 800221c:	4618      	mov	r0, r3
 800221e:	3710      	adds	r7, #16
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	80002000 	.word	0x80002000

08002228 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af02      	add	r7, sp, #8
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	4608      	mov	r0, r1
 8002232:	4611      	mov	r1, r2
 8002234:	461a      	mov	r2, r3
 8002236:	4603      	mov	r3, r0
 8002238:	817b      	strh	r3, [r7, #10]
 800223a:	460b      	mov	r3, r1
 800223c:	813b      	strh	r3, [r7, #8]
 800223e:	4613      	mov	r3, r2
 8002240:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002242:	88fb      	ldrh	r3, [r7, #6]
 8002244:	b2da      	uxtb	r2, r3
 8002246:	8979      	ldrh	r1, [r7, #10]
 8002248:	4b20      	ldr	r3, [pc, #128]	; (80022cc <I2C_RequestMemoryRead+0xa4>)
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	2300      	movs	r3, #0
 800224e:	68f8      	ldr	r0, [r7, #12]
 8002250:	f000 f984 	bl	800255c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002254:	69fa      	ldr	r2, [r7, #28]
 8002256:	69b9      	ldr	r1, [r7, #24]
 8002258:	68f8      	ldr	r0, [r7, #12]
 800225a:	f000 f89d 	bl	8002398 <I2C_WaitOnTXISFlagUntilTimeout>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e02c      	b.n	80022c2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002268:	88fb      	ldrh	r3, [r7, #6]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d105      	bne.n	800227a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800226e:	893b      	ldrh	r3, [r7, #8]
 8002270:	b2da      	uxtb	r2, r3
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	629a      	str	r2, [r3, #40]	; 0x28
 8002278:	e015      	b.n	80022a6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800227a:	893b      	ldrh	r3, [r7, #8]
 800227c:	0a1b      	lsrs	r3, r3, #8
 800227e:	b29b      	uxth	r3, r3
 8002280:	b2da      	uxtb	r2, r3
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002288:	69fa      	ldr	r2, [r7, #28]
 800228a:	69b9      	ldr	r1, [r7, #24]
 800228c:	68f8      	ldr	r0, [r7, #12]
 800228e:	f000 f883 	bl	8002398 <I2C_WaitOnTXISFlagUntilTimeout>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e012      	b.n	80022c2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800229c:	893b      	ldrh	r3, [r7, #8]
 800229e:	b2da      	uxtb	r2, r3
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	2200      	movs	r2, #0
 80022ae:	2140      	movs	r1, #64	; 0x40
 80022b0:	68f8      	ldr	r0, [r7, #12]
 80022b2:	f000 f831 	bl	8002318 <I2C_WaitOnFlagUntilTimeout>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d001      	beq.n	80022c0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e000      	b.n	80022c2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	80002000 	.word	0x80002000

080022d0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	699b      	ldr	r3, [r3, #24]
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	2b02      	cmp	r3, #2
 80022e4:	d103      	bne.n	80022ee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2200      	movs	r2, #0
 80022ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d007      	beq.n	800230c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	699a      	ldr	r2, [r3, #24]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f042 0201 	orr.w	r2, r2, #1
 800230a:	619a      	str	r2, [r3, #24]
  }
}
 800230c:	bf00      	nop
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	603b      	str	r3, [r7, #0]
 8002324:	4613      	mov	r3, r2
 8002326:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002328:	e022      	b.n	8002370 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002330:	d01e      	beq.n	8002370 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002332:	f7ff f869 	bl	8001408 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	683a      	ldr	r2, [r7, #0]
 800233e:	429a      	cmp	r2, r3
 8002340:	d302      	bcc.n	8002348 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d113      	bne.n	8002370 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800234c:	f043 0220 	orr.w	r2, r3, #32
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2220      	movs	r2, #32
 8002358:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2200      	movs	r2, #0
 8002368:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e00f      	b.n	8002390 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	699a      	ldr	r2, [r3, #24]
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	4013      	ands	r3, r2
 800237a:	68ba      	ldr	r2, [r7, #8]
 800237c:	429a      	cmp	r2, r3
 800237e:	bf0c      	ite	eq
 8002380:	2301      	moveq	r3, #1
 8002382:	2300      	movne	r3, #0
 8002384:	b2db      	uxtb	r3, r3
 8002386:	461a      	mov	r2, r3
 8002388:	79fb      	ldrb	r3, [r7, #7]
 800238a:	429a      	cmp	r2, r3
 800238c:	d0cd      	beq.n	800232a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800238e:	2300      	movs	r3, #0
}
 8002390:	4618      	mov	r0, r3
 8002392:	3710      	adds	r7, #16
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	60b9      	str	r1, [r7, #8]
 80023a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80023a4:	e02c      	b.n	8002400 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	68b9      	ldr	r1, [r7, #8]
 80023aa:	68f8      	ldr	r0, [r7, #12]
 80023ac:	f000 f870 	bl	8002490 <I2C_IsAcknowledgeFailed>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e02a      	b.n	8002410 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023c0:	d01e      	beq.n	8002400 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023c2:	f7ff f821 	bl	8001408 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d302      	bcc.n	80023d8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d113      	bne.n	8002400 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023dc:	f043 0220 	orr.w	r2, r3, #32
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2220      	movs	r2, #32
 80023e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2200      	movs	r2, #0
 80023f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e007      	b.n	8002410 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b02      	cmp	r3, #2
 800240c:	d1cb      	bne.n	80023a6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	3710      	adds	r7, #16
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	60b9      	str	r1, [r7, #8]
 8002422:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002424:	e028      	b.n	8002478 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	68b9      	ldr	r1, [r7, #8]
 800242a:	68f8      	ldr	r0, [r7, #12]
 800242c:	f000 f830 	bl	8002490 <I2C_IsAcknowledgeFailed>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e026      	b.n	8002488 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800243a:	f7fe ffe5 	bl	8001408 <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	68ba      	ldr	r2, [r7, #8]
 8002446:	429a      	cmp	r2, r3
 8002448:	d302      	bcc.n	8002450 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d113      	bne.n	8002478 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002454:	f043 0220 	orr.w	r2, r3, #32
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2220      	movs	r2, #32
 8002460:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e007      	b.n	8002488 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	699b      	ldr	r3, [r3, #24]
 800247e:	f003 0320 	and.w	r3, r3, #32
 8002482:	2b20      	cmp	r3, #32
 8002484:	d1cf      	bne.n	8002426 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002486:	2300      	movs	r3, #0
}
 8002488:	4618      	mov	r0, r3
 800248a:	3710      	adds	r7, #16
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}

08002490 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	60b9      	str	r1, [r7, #8]
 800249a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	f003 0310 	and.w	r3, r3, #16
 80024a6:	2b10      	cmp	r3, #16
 80024a8:	d151      	bne.n	800254e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024aa:	e022      	b.n	80024f2 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024b2:	d01e      	beq.n	80024f2 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024b4:	f7fe ffa8 	bl	8001408 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	68ba      	ldr	r2, [r7, #8]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d302      	bcc.n	80024ca <I2C_IsAcknowledgeFailed+0x3a>
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d113      	bne.n	80024f2 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ce:	f043 0220 	orr.w	r2, r3, #32
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	2220      	movs	r2, #32
 80024da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e02e      	b.n	8002550 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	f003 0320 	and.w	r3, r3, #32
 80024fc:	2b20      	cmp	r3, #32
 80024fe:	d1d5      	bne.n	80024ac <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2210      	movs	r2, #16
 8002506:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	2220      	movs	r2, #32
 800250e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f7ff fedd 	bl	80022d0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	6859      	ldr	r1, [r3, #4]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4b0d      	ldr	r3, [pc, #52]	; (8002558 <I2C_IsAcknowledgeFailed+0xc8>)
 8002522:	400b      	ands	r3, r1
 8002524:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252a:	f043 0204 	orr.w	r2, r3, #4
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2220      	movs	r2, #32
 8002536:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e000      	b.n	8002550 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800254e:	2300      	movs	r3, #0
}
 8002550:	4618      	mov	r0, r3
 8002552:	3710      	adds	r7, #16
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	fe00e800 	.word	0xfe00e800

0800255c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	607b      	str	r3, [r7, #4]
 8002566:	460b      	mov	r3, r1
 8002568:	817b      	strh	r3, [r7, #10]
 800256a:	4613      	mov	r3, r2
 800256c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	685a      	ldr	r2, [r3, #4]
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	0d5b      	lsrs	r3, r3, #21
 8002578:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800257c:	4b0d      	ldr	r3, [pc, #52]	; (80025b4 <I2C_TransferConfig+0x58>)
 800257e:	430b      	orrs	r3, r1
 8002580:	43db      	mvns	r3, r3
 8002582:	ea02 0103 	and.w	r1, r2, r3
 8002586:	897b      	ldrh	r3, [r7, #10]
 8002588:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800258c:	7a7b      	ldrb	r3, [r7, #9]
 800258e:	041b      	lsls	r3, r3, #16
 8002590:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002594:	431a      	orrs	r2, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	431a      	orrs	r2, r3
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	431a      	orrs	r2, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	430a      	orrs	r2, r1
 80025a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80025a6:	bf00      	nop
 80025a8:	3714      	adds	r7, #20
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	03ff63ff 	.word	0x03ff63ff

080025b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	2b20      	cmp	r3, #32
 80025cc:	d138      	bne.n	8002640 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d101      	bne.n	80025dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80025d8:	2302      	movs	r3, #2
 80025da:	e032      	b.n	8002642 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2224      	movs	r2, #36	; 0x24
 80025e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f022 0201 	bic.w	r2, r2, #1
 80025fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800260a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	6819      	ldr	r1, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	683a      	ldr	r2, [r7, #0]
 8002618:	430a      	orrs	r2, r1
 800261a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f042 0201 	orr.w	r2, r2, #1
 800262a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2220      	movs	r2, #32
 8002630:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800263c:	2300      	movs	r3, #0
 800263e:	e000      	b.n	8002642 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002640:	2302      	movs	r3, #2
  }
}
 8002642:	4618      	mov	r0, r3
 8002644:	370c      	adds	r7, #12
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr

0800264e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800264e:	b480      	push	{r7}
 8002650:	b085      	sub	sp, #20
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
 8002656:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800265e:	b2db      	uxtb	r3, r3
 8002660:	2b20      	cmp	r3, #32
 8002662:	d139      	bne.n	80026d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800266a:	2b01      	cmp	r3, #1
 800266c:	d101      	bne.n	8002672 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800266e:	2302      	movs	r3, #2
 8002670:	e033      	b.n	80026da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2201      	movs	r2, #1
 8002676:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2224      	movs	r2, #36	; 0x24
 800267e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f022 0201 	bic.w	r2, r2, #1
 8002690:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	021b      	lsls	r3, r3, #8
 80026a6:	68fa      	ldr	r2, [r7, #12]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	68fa      	ldr	r2, [r7, #12]
 80026b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f042 0201 	orr.w	r2, r2, #1
 80026c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2220      	movs	r2, #32
 80026c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80026d4:	2300      	movs	r3, #0
 80026d6:	e000      	b.n	80026da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80026d8:	2302      	movs	r3, #2
  }
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3714      	adds	r7, #20
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
	...

080026e8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80026ec:	4b0d      	ldr	r3, [pc, #52]	; (8002724 <HAL_PWREx_GetVoltageRange+0x3c>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80026f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026f8:	d102      	bne.n	8002700 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80026fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026fe:	e00b      	b.n	8002718 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002700:	4b08      	ldr	r3, [pc, #32]	; (8002724 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002702:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800270a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800270e:	d102      	bne.n	8002716 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002710:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002714:	e000      	b.n	8002718 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002716:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002718:	4618      	mov	r0, r3
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	40007000 	.word	0x40007000

08002728 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d141      	bne.n	80027ba <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002736:	4b4b      	ldr	r3, [pc, #300]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800273e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002742:	d131      	bne.n	80027a8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002744:	4b47      	ldr	r3, [pc, #284]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002746:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800274a:	4a46      	ldr	r2, [pc, #280]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800274c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002750:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002754:	4b43      	ldr	r3, [pc, #268]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800275c:	4a41      	ldr	r2, [pc, #260]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800275e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002762:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002764:	4b40      	ldr	r3, [pc, #256]	; (8002868 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2232      	movs	r2, #50	; 0x32
 800276a:	fb02 f303 	mul.w	r3, r2, r3
 800276e:	4a3f      	ldr	r2, [pc, #252]	; (800286c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002770:	fba2 2303 	umull	r2, r3, r2, r3
 8002774:	0c9b      	lsrs	r3, r3, #18
 8002776:	3301      	adds	r3, #1
 8002778:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800277a:	e002      	b.n	8002782 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	3b01      	subs	r3, #1
 8002780:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002782:	4b38      	ldr	r3, [pc, #224]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002784:	695b      	ldr	r3, [r3, #20]
 8002786:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800278a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800278e:	d102      	bne.n	8002796 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1f2      	bne.n	800277c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002796:	4b33      	ldr	r3, [pc, #204]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002798:	695b      	ldr	r3, [r3, #20]
 800279a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800279e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027a2:	d158      	bne.n	8002856 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e057      	b.n	8002858 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027a8:	4b2e      	ldr	r3, [pc, #184]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027ae:	4a2d      	ldr	r2, [pc, #180]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80027b8:	e04d      	b.n	8002856 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027c0:	d141      	bne.n	8002846 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80027c2:	4b28      	ldr	r3, [pc, #160]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80027ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027ce:	d131      	bne.n	8002834 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027d0:	4b24      	ldr	r3, [pc, #144]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027d6:	4a23      	ldr	r2, [pc, #140]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027dc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80027e0:	4b20      	ldr	r3, [pc, #128]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80027e8:	4a1e      	ldr	r2, [pc, #120]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80027f0:	4b1d      	ldr	r3, [pc, #116]	; (8002868 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2232      	movs	r2, #50	; 0x32
 80027f6:	fb02 f303 	mul.w	r3, r2, r3
 80027fa:	4a1c      	ldr	r2, [pc, #112]	; (800286c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80027fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002800:	0c9b      	lsrs	r3, r3, #18
 8002802:	3301      	adds	r3, #1
 8002804:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002806:	e002      	b.n	800280e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	3b01      	subs	r3, #1
 800280c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800280e:	4b15      	ldr	r3, [pc, #84]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002816:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800281a:	d102      	bne.n	8002822 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d1f2      	bne.n	8002808 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002822:	4b10      	ldr	r3, [pc, #64]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800282a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800282e:	d112      	bne.n	8002856 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e011      	b.n	8002858 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002834:	4b0b      	ldr	r3, [pc, #44]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002836:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800283a:	4a0a      	ldr	r2, [pc, #40]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800283c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002840:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002844:	e007      	b.n	8002856 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002846:	4b07      	ldr	r3, [pc, #28]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800284e:	4a05      	ldr	r2, [pc, #20]	; (8002864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002850:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002854:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002856:	2300      	movs	r3, #0
}
 8002858:	4618      	mov	r0, r3
 800285a:	3714      	adds	r7, #20
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	40007000 	.word	0x40007000
 8002868:	2000001c 	.word	0x2000001c
 800286c:	431bde83 	.word	0x431bde83

08002870 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b088      	sub	sp, #32
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d102      	bne.n	8002884 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	f000 bc16 	b.w	80030b0 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002884:	4ba0      	ldr	r3, [pc, #640]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f003 030c 	and.w	r3, r3, #12
 800288c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800288e:	4b9e      	ldr	r3, [pc, #632]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002890:	68db      	ldr	r3, [r3, #12]
 8002892:	f003 0303 	and.w	r3, r3, #3
 8002896:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 0310 	and.w	r3, r3, #16
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	f000 80e4 	beq.w	8002a6e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80028a6:	69bb      	ldr	r3, [r7, #24]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d007      	beq.n	80028bc <HAL_RCC_OscConfig+0x4c>
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	2b0c      	cmp	r3, #12
 80028b0:	f040 808b 	bne.w	80029ca <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	f040 8087 	bne.w	80029ca <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028bc:	4b92      	ldr	r3, [pc, #584]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0302 	and.w	r3, r3, #2
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d005      	beq.n	80028d4 <HAL_RCC_OscConfig+0x64>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d101      	bne.n	80028d4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e3ed      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6a1a      	ldr	r2, [r3, #32]
 80028d8:	4b8b      	ldr	r3, [pc, #556]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0308 	and.w	r3, r3, #8
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d004      	beq.n	80028ee <HAL_RCC_OscConfig+0x7e>
 80028e4:	4b88      	ldr	r3, [pc, #544]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028ec:	e005      	b.n	80028fa <HAL_RCC_OscConfig+0x8a>
 80028ee:	4b86      	ldr	r3, [pc, #536]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 80028f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028f4:	091b      	lsrs	r3, r3, #4
 80028f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d223      	bcs.n	8002946 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	4618      	mov	r0, r3
 8002904:	f000 fdfa 	bl	80034fc <RCC_SetFlashLatencyFromMSIRange>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e3ce      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002912:	4b7d      	ldr	r3, [pc, #500]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a7c      	ldr	r2, [pc, #496]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002918:	f043 0308 	orr.w	r3, r3, #8
 800291c:	6013      	str	r3, [r2, #0]
 800291e:	4b7a      	ldr	r3, [pc, #488]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6a1b      	ldr	r3, [r3, #32]
 800292a:	4977      	ldr	r1, [pc, #476]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 800292c:	4313      	orrs	r3, r2
 800292e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002930:	4b75      	ldr	r3, [pc, #468]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	69db      	ldr	r3, [r3, #28]
 800293c:	021b      	lsls	r3, r3, #8
 800293e:	4972      	ldr	r1, [pc, #456]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002940:	4313      	orrs	r3, r2
 8002942:	604b      	str	r3, [r1, #4]
 8002944:	e025      	b.n	8002992 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002946:	4b70      	ldr	r3, [pc, #448]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a6f      	ldr	r2, [pc, #444]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 800294c:	f043 0308 	orr.w	r3, r3, #8
 8002950:	6013      	str	r3, [r2, #0]
 8002952:	4b6d      	ldr	r3, [pc, #436]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a1b      	ldr	r3, [r3, #32]
 800295e:	496a      	ldr	r1, [pc, #424]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002960:	4313      	orrs	r3, r2
 8002962:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002964:	4b68      	ldr	r3, [pc, #416]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	69db      	ldr	r3, [r3, #28]
 8002970:	021b      	lsls	r3, r3, #8
 8002972:	4965      	ldr	r1, [pc, #404]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002974:	4313      	orrs	r3, r2
 8002976:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d109      	bne.n	8002992 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a1b      	ldr	r3, [r3, #32]
 8002982:	4618      	mov	r0, r3
 8002984:	f000 fdba 	bl	80034fc <RCC_SetFlashLatencyFromMSIRange>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e38e      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002992:	f000 fcbf 	bl	8003314 <HAL_RCC_GetSysClockFreq>
 8002996:	4601      	mov	r1, r0
 8002998:	4b5b      	ldr	r3, [pc, #364]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	091b      	lsrs	r3, r3, #4
 800299e:	f003 030f 	and.w	r3, r3, #15
 80029a2:	4a5a      	ldr	r2, [pc, #360]	; (8002b0c <HAL_RCC_OscConfig+0x29c>)
 80029a4:	5cd3      	ldrb	r3, [r2, r3]
 80029a6:	f003 031f 	and.w	r3, r3, #31
 80029aa:	fa21 f303 	lsr.w	r3, r1, r3
 80029ae:	4a58      	ldr	r2, [pc, #352]	; (8002b10 <HAL_RCC_OscConfig+0x2a0>)
 80029b0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80029b2:	4b58      	ldr	r3, [pc, #352]	; (8002b14 <HAL_RCC_OscConfig+0x2a4>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7fe fbd0 	bl	800115c <HAL_InitTick>
 80029bc:	4603      	mov	r3, r0
 80029be:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80029c0:	7bfb      	ldrb	r3, [r7, #15]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d052      	beq.n	8002a6c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80029c6:	7bfb      	ldrb	r3, [r7, #15]
 80029c8:	e372      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d032      	beq.n	8002a38 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80029d2:	4b4d      	ldr	r3, [pc, #308]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a4c      	ldr	r2, [pc, #304]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 80029d8:	f043 0301 	orr.w	r3, r3, #1
 80029dc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029de:	f7fe fd13 	bl	8001408 <HAL_GetTick>
 80029e2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029e4:	e008      	b.n	80029f8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029e6:	f7fe fd0f 	bl	8001408 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d901      	bls.n	80029f8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e35b      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029f8:	4b43      	ldr	r3, [pc, #268]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0302 	and.w	r3, r3, #2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d0f0      	beq.n	80029e6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a04:	4b40      	ldr	r3, [pc, #256]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a3f      	ldr	r2, [pc, #252]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002a0a:	f043 0308 	orr.w	r3, r3, #8
 8002a0e:	6013      	str	r3, [r2, #0]
 8002a10:	4b3d      	ldr	r3, [pc, #244]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a1b      	ldr	r3, [r3, #32]
 8002a1c:	493a      	ldr	r1, [pc, #232]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a22:	4b39      	ldr	r3, [pc, #228]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	69db      	ldr	r3, [r3, #28]
 8002a2e:	021b      	lsls	r3, r3, #8
 8002a30:	4935      	ldr	r1, [pc, #212]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002a32:	4313      	orrs	r3, r2
 8002a34:	604b      	str	r3, [r1, #4]
 8002a36:	e01a      	b.n	8002a6e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a38:	4b33      	ldr	r3, [pc, #204]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a32      	ldr	r2, [pc, #200]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002a3e:	f023 0301 	bic.w	r3, r3, #1
 8002a42:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a44:	f7fe fce0 	bl	8001408 <HAL_GetTick>
 8002a48:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a4c:	f7fe fcdc 	bl	8001408 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e328      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a5e:	4b2a      	ldr	r3, [pc, #168]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0302 	and.w	r3, r3, #2
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1f0      	bne.n	8002a4c <HAL_RCC_OscConfig+0x1dc>
 8002a6a:	e000      	b.n	8002a6e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a6c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d073      	beq.n	8002b62 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	2b08      	cmp	r3, #8
 8002a7e:	d005      	beq.n	8002a8c <HAL_RCC_OscConfig+0x21c>
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	2b0c      	cmp	r3, #12
 8002a84:	d10e      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	2b03      	cmp	r3, #3
 8002a8a:	d10b      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a8c:	4b1e      	ldr	r3, [pc, #120]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d063      	beq.n	8002b60 <HAL_RCC_OscConfig+0x2f0>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d15f      	bne.n	8002b60 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e305      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002aac:	d106      	bne.n	8002abc <HAL_RCC_OscConfig+0x24c>
 8002aae:	4b16      	ldr	r3, [pc, #88]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a15      	ldr	r2, [pc, #84]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002ab4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ab8:	6013      	str	r3, [r2, #0]
 8002aba:	e01d      	b.n	8002af8 <HAL_RCC_OscConfig+0x288>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ac4:	d10c      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x270>
 8002ac6:	4b10      	ldr	r3, [pc, #64]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a0f      	ldr	r2, [pc, #60]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002acc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ad0:	6013      	str	r3, [r2, #0]
 8002ad2:	4b0d      	ldr	r3, [pc, #52]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a0c      	ldr	r2, [pc, #48]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002ad8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002adc:	6013      	str	r3, [r2, #0]
 8002ade:	e00b      	b.n	8002af8 <HAL_RCC_OscConfig+0x288>
 8002ae0:	4b09      	ldr	r3, [pc, #36]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a08      	ldr	r2, [pc, #32]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002ae6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aea:	6013      	str	r3, [r2, #0]
 8002aec:	4b06      	ldr	r3, [pc, #24]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a05      	ldr	r2, [pc, #20]	; (8002b08 <HAL_RCC_OscConfig+0x298>)
 8002af2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002af6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d01b      	beq.n	8002b38 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b00:	f7fe fc82 	bl	8001408 <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b06:	e010      	b.n	8002b2a <HAL_RCC_OscConfig+0x2ba>
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	08005b84 	.word	0x08005b84
 8002b10:	2000001c 	.word	0x2000001c
 8002b14:	20000020 	.word	0x20000020
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b18:	f7fe fc76 	bl	8001408 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b64      	cmp	r3, #100	; 0x64
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e2c2      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b2a:	4baf      	ldr	r3, [pc, #700]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d0f0      	beq.n	8002b18 <HAL_RCC_OscConfig+0x2a8>
 8002b36:	e014      	b.n	8002b62 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b38:	f7fe fc66 	bl	8001408 <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b3e:	e008      	b.n	8002b52 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b40:	f7fe fc62 	bl	8001408 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b64      	cmp	r3, #100	; 0x64
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e2ae      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b52:	4ba5      	ldr	r3, [pc, #660]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d1f0      	bne.n	8002b40 <HAL_RCC_OscConfig+0x2d0>
 8002b5e:	e000      	b.n	8002b62 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d060      	beq.n	8002c30 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002b6e:	69bb      	ldr	r3, [r7, #24]
 8002b70:	2b04      	cmp	r3, #4
 8002b72:	d005      	beq.n	8002b80 <HAL_RCC_OscConfig+0x310>
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	2b0c      	cmp	r3, #12
 8002b78:	d119      	bne.n	8002bae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d116      	bne.n	8002bae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b80:	4b99      	ldr	r3, [pc, #612]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d005      	beq.n	8002b98 <HAL_RCC_OscConfig+0x328>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	68db      	ldr	r3, [r3, #12]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d101      	bne.n	8002b98 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e28b      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b98:	4b93      	ldr	r3, [pc, #588]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	061b      	lsls	r3, r3, #24
 8002ba6:	4990      	ldr	r1, [pc, #576]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bac:	e040      	b.n	8002c30 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d023      	beq.n	8002bfe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bb6:	4b8c      	ldr	r3, [pc, #560]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a8b      	ldr	r2, [pc, #556]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002bbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc2:	f7fe fc21 	bl	8001408 <HAL_GetTick>
 8002bc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bc8:	e008      	b.n	8002bdc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bca:	f7fe fc1d 	bl	8001408 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e269      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bdc:	4b82      	ldr	r3, [pc, #520]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d0f0      	beq.n	8002bca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be8:	4b7f      	ldr	r3, [pc, #508]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	691b      	ldr	r3, [r3, #16]
 8002bf4:	061b      	lsls	r3, r3, #24
 8002bf6:	497c      	ldr	r1, [pc, #496]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	604b      	str	r3, [r1, #4]
 8002bfc:	e018      	b.n	8002c30 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bfe:	4b7a      	ldr	r3, [pc, #488]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a79      	ldr	r2, [pc, #484]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002c04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c0a:	f7fe fbfd 	bl	8001408 <HAL_GetTick>
 8002c0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c10:	e008      	b.n	8002c24 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c12:	f7fe fbf9 	bl	8001408 <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d901      	bls.n	8002c24 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e245      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c24:	4b70      	ldr	r3, [pc, #448]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d1f0      	bne.n	8002c12 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0308 	and.w	r3, r3, #8
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d03c      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	695b      	ldr	r3, [r3, #20]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d01c      	beq.n	8002c7e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c44:	4b68      	ldr	r3, [pc, #416]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002c46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c4a:	4a67      	ldr	r2, [pc, #412]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002c4c:	f043 0301 	orr.w	r3, r3, #1
 8002c50:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c54:	f7fe fbd8 	bl	8001408 <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c5a:	e008      	b.n	8002c6e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c5c:	f7fe fbd4 	bl	8001408 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e220      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c6e:	4b5e      	ldr	r3, [pc, #376]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002c70:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0ef      	beq.n	8002c5c <HAL_RCC_OscConfig+0x3ec>
 8002c7c:	e01b      	b.n	8002cb6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c7e:	4b5a      	ldr	r3, [pc, #360]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002c80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c84:	4a58      	ldr	r2, [pc, #352]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002c86:	f023 0301 	bic.w	r3, r3, #1
 8002c8a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c8e:	f7fe fbbb 	bl	8001408 <HAL_GetTick>
 8002c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c94:	e008      	b.n	8002ca8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c96:	f7fe fbb7 	bl	8001408 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d901      	bls.n	8002ca8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e203      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ca8:	4b4f      	ldr	r3, [pc, #316]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002caa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1ef      	bne.n	8002c96 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0304 	and.w	r3, r3, #4
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	f000 80a6 	beq.w	8002e10 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002cc8:	4b47      	ldr	r3, [pc, #284]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002cca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ccc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d10d      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cd4:	4b44      	ldr	r3, [pc, #272]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002cd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cd8:	4a43      	ldr	r2, [pc, #268]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002cda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cde:	6593      	str	r3, [r2, #88]	; 0x58
 8002ce0:	4b41      	ldr	r3, [pc, #260]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002ce2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ce4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ce8:	60bb      	str	r3, [r7, #8]
 8002cea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cec:	2301      	movs	r3, #1
 8002cee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cf0:	4b3e      	ldr	r3, [pc, #248]	; (8002dec <HAL_RCC_OscConfig+0x57c>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d118      	bne.n	8002d2e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cfc:	4b3b      	ldr	r3, [pc, #236]	; (8002dec <HAL_RCC_OscConfig+0x57c>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a3a      	ldr	r2, [pc, #232]	; (8002dec <HAL_RCC_OscConfig+0x57c>)
 8002d02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d06:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d08:	f7fe fb7e 	bl	8001408 <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d0e:	e008      	b.n	8002d22 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d10:	f7fe fb7a 	bl	8001408 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e1c6      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d22:	4b32      	ldr	r3, [pc, #200]	; (8002dec <HAL_RCC_OscConfig+0x57c>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d0f0      	beq.n	8002d10 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d108      	bne.n	8002d48 <HAL_RCC_OscConfig+0x4d8>
 8002d36:	4b2c      	ldr	r3, [pc, #176]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d3c:	4a2a      	ldr	r2, [pc, #168]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002d3e:	f043 0301 	orr.w	r3, r3, #1
 8002d42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d46:	e024      	b.n	8002d92 <HAL_RCC_OscConfig+0x522>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	2b05      	cmp	r3, #5
 8002d4e:	d110      	bne.n	8002d72 <HAL_RCC_OscConfig+0x502>
 8002d50:	4b25      	ldr	r3, [pc, #148]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d56:	4a24      	ldr	r2, [pc, #144]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002d58:	f043 0304 	orr.w	r3, r3, #4
 8002d5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d60:	4b21      	ldr	r3, [pc, #132]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d66:	4a20      	ldr	r2, [pc, #128]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002d68:	f043 0301 	orr.w	r3, r3, #1
 8002d6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d70:	e00f      	b.n	8002d92 <HAL_RCC_OscConfig+0x522>
 8002d72:	4b1d      	ldr	r3, [pc, #116]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d78:	4a1b      	ldr	r2, [pc, #108]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002d7a:	f023 0301 	bic.w	r3, r3, #1
 8002d7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d82:	4b19      	ldr	r3, [pc, #100]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d88:	4a17      	ldr	r2, [pc, #92]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002d8a:	f023 0304 	bic.w	r3, r3, #4
 8002d8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d016      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d9a:	f7fe fb35 	bl	8001408 <HAL_GetTick>
 8002d9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002da0:	e00a      	b.n	8002db8 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002da2:	f7fe fb31 	bl	8001408 <HAL_GetTick>
 8002da6:	4602      	mov	r2, r0
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d901      	bls.n	8002db8 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e17b      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002db8:	4b0b      	ldr	r3, [pc, #44]	; (8002de8 <HAL_RCC_OscConfig+0x578>)
 8002dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d0ed      	beq.n	8002da2 <HAL_RCC_OscConfig+0x532>
 8002dc6:	e01a      	b.n	8002dfe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dc8:	f7fe fb1e 	bl	8001408 <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002dce:	e00f      	b.n	8002df0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dd0:	f7fe fb1a 	bl	8001408 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d906      	bls.n	8002df0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e164      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
 8002de6:	bf00      	nop
 8002de8:	40021000 	.word	0x40021000
 8002dec:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002df0:	4ba8      	ldr	r3, [pc, #672]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002df6:	f003 0302 	and.w	r3, r3, #2
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d1e8      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dfe:	7ffb      	ldrb	r3, [r7, #31]
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d105      	bne.n	8002e10 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e04:	4ba3      	ldr	r3, [pc, #652]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002e06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e08:	4aa2      	ldr	r2, [pc, #648]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002e0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e0e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0320 	and.w	r3, r3, #32
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d03c      	beq.n	8002e96 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d01c      	beq.n	8002e5e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002e24:	4b9b      	ldr	r3, [pc, #620]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002e26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e2a:	4a9a      	ldr	r2, [pc, #616]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002e2c:	f043 0301 	orr.w	r3, r3, #1
 8002e30:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e34:	f7fe fae8 	bl	8001408 <HAL_GetTick>
 8002e38:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002e3a:	e008      	b.n	8002e4e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e3c:	f7fe fae4 	bl	8001408 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e130      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002e4e:	4b91      	ldr	r3, [pc, #580]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002e50:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e54:	f003 0302 	and.w	r3, r3, #2
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0ef      	beq.n	8002e3c <HAL_RCC_OscConfig+0x5cc>
 8002e5c:	e01b      	b.n	8002e96 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002e5e:	4b8d      	ldr	r3, [pc, #564]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002e60:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e64:	4a8b      	ldr	r2, [pc, #556]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002e66:	f023 0301 	bic.w	r3, r3, #1
 8002e6a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e6e:	f7fe facb 	bl	8001408 <HAL_GetTick>
 8002e72:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e74:	e008      	b.n	8002e88 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e76:	f7fe fac7 	bl	8001408 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d901      	bls.n	8002e88 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002e84:	2303      	movs	r3, #3
 8002e86:	e113      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e88:	4b82      	ldr	r3, [pc, #520]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002e8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e8e:	f003 0302 	and.w	r3, r3, #2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1ef      	bne.n	8002e76 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 8107 	beq.w	80030ae <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	f040 80cb 	bne.w	8003040 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002eaa:	4b7a      	ldr	r3, [pc, #488]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	f003 0203 	and.w	r2, r3, #3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d12c      	bne.n	8002f18 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec8:	3b01      	subs	r3, #1
 8002eca:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d123      	bne.n	8002f18 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eda:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d11b      	bne.n	8002f18 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eea:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d113      	bne.n	8002f18 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002efa:	085b      	lsrs	r3, r3, #1
 8002efc:	3b01      	subs	r3, #1
 8002efe:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d109      	bne.n	8002f18 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0e:	085b      	lsrs	r3, r3, #1
 8002f10:	3b01      	subs	r3, #1
 8002f12:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d06d      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	2b0c      	cmp	r3, #12
 8002f1c:	d068      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002f1e:	4b5d      	ldr	r3, [pc, #372]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d105      	bne.n	8002f36 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002f2a:	4b5a      	ldr	r3, [pc, #360]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e0ba      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002f3a:	4b56      	ldr	r3, [pc, #344]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a55      	ldr	r2, [pc, #340]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002f40:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f44:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f46:	f7fe fa5f 	bl	8001408 <HAL_GetTick>
 8002f4a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f4c:	e008      	b.n	8002f60 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f4e:	f7fe fa5b 	bl	8001408 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d901      	bls.n	8002f60 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e0a7      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f60:	4b4c      	ldr	r3, [pc, #304]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1f0      	bne.n	8002f4e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f6c:	4b49      	ldr	r3, [pc, #292]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002f6e:	68da      	ldr	r2, [r3, #12]
 8002f70:	4b49      	ldr	r3, [pc, #292]	; (8003098 <HAL_RCC_OscConfig+0x828>)
 8002f72:	4013      	ands	r3, r2
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f7c:	3a01      	subs	r2, #1
 8002f7e:	0112      	lsls	r2, r2, #4
 8002f80:	4311      	orrs	r1, r2
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002f86:	0212      	lsls	r2, r2, #8
 8002f88:	4311      	orrs	r1, r2
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002f8e:	0852      	lsrs	r2, r2, #1
 8002f90:	3a01      	subs	r2, #1
 8002f92:	0552      	lsls	r2, r2, #21
 8002f94:	4311      	orrs	r1, r2
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002f9a:	0852      	lsrs	r2, r2, #1
 8002f9c:	3a01      	subs	r2, #1
 8002f9e:	0652      	lsls	r2, r2, #25
 8002fa0:	4311      	orrs	r1, r2
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002fa6:	06d2      	lsls	r2, r2, #27
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	493a      	ldr	r1, [pc, #232]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002fac:	4313      	orrs	r3, r2
 8002fae:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002fb0:	4b38      	ldr	r3, [pc, #224]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a37      	ldr	r2, [pc, #220]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002fb6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fba:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fbc:	4b35      	ldr	r3, [pc, #212]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	4a34      	ldr	r2, [pc, #208]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002fc2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fc6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002fc8:	f7fe fa1e 	bl	8001408 <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fd0:	f7fe fa1a 	bl	8001408 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e066      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fe2:	4b2c      	ldr	r3, [pc, #176]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d0f0      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fee:	e05e      	b.n	80030ae <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e05d      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ff4:	4b27      	ldr	r3, [pc, #156]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d156      	bne.n	80030ae <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003000:	4b24      	ldr	r3, [pc, #144]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a23      	ldr	r2, [pc, #140]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8003006:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800300a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800300c:	4b21      	ldr	r3, [pc, #132]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	4a20      	ldr	r2, [pc, #128]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8003012:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003016:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003018:	f7fe f9f6 	bl	8001408 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800301e:	e008      	b.n	8003032 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003020:	f7fe f9f2 	bl	8001408 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b02      	cmp	r3, #2
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e03e      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003032:	4b18      	ldr	r3, [pc, #96]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d0f0      	beq.n	8003020 <HAL_RCC_OscConfig+0x7b0>
 800303e:	e036      	b.n	80030ae <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003040:	69bb      	ldr	r3, [r7, #24]
 8003042:	2b0c      	cmp	r3, #12
 8003044:	d031      	beq.n	80030aa <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003046:	4b13      	ldr	r3, [pc, #76]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a12      	ldr	r2, [pc, #72]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 800304c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003050:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003052:	4b10      	ldr	r3, [pc, #64]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d105      	bne.n	800306a <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800305e:	4b0d      	ldr	r3, [pc, #52]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	4a0c      	ldr	r2, [pc, #48]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8003064:	f023 0303 	bic.w	r3, r3, #3
 8003068:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800306a:	4b0a      	ldr	r3, [pc, #40]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	4a09      	ldr	r2, [pc, #36]	; (8003094 <HAL_RCC_OscConfig+0x824>)
 8003070:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003074:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003078:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800307a:	f7fe f9c5 	bl	8001408 <HAL_GetTick>
 800307e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003080:	e00c      	b.n	800309c <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003082:	f7fe f9c1 	bl	8001408 <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b02      	cmp	r3, #2
 800308e:	d905      	bls.n	800309c <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e00d      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
 8003094:	40021000 	.word	0x40021000
 8003098:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800309c:	4b06      	ldr	r3, [pc, #24]	; (80030b8 <HAL_RCC_OscConfig+0x848>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1ec      	bne.n	8003082 <HAL_RCC_OscConfig+0x812>
 80030a8:	e001      	b.n	80030ae <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e000      	b.n	80030b0 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3720      	adds	r7, #32
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	40021000 	.word	0x40021000

080030bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80030c6:	2300      	movs	r3, #0
 80030c8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d101      	bne.n	80030d4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e10f      	b.n	80032f4 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030d4:	4b89      	ldr	r3, [pc, #548]	; (80032fc <HAL_RCC_ClockConfig+0x240>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 030f 	and.w	r3, r3, #15
 80030dc:	683a      	ldr	r2, [r7, #0]
 80030de:	429a      	cmp	r2, r3
 80030e0:	d910      	bls.n	8003104 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030e2:	4b86      	ldr	r3, [pc, #536]	; (80032fc <HAL_RCC_ClockConfig+0x240>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f023 020f 	bic.w	r2, r3, #15
 80030ea:	4984      	ldr	r1, [pc, #528]	; (80032fc <HAL_RCC_ClockConfig+0x240>)
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030f2:	4b82      	ldr	r3, [pc, #520]	; (80032fc <HAL_RCC_ClockConfig+0x240>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 030f 	and.w	r3, r3, #15
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d001      	beq.n	8003104 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e0f7      	b.n	80032f4 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 8089 	beq.w	8003224 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	2b03      	cmp	r3, #3
 8003118:	d133      	bne.n	8003182 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800311a:	4b79      	ldr	r3, [pc, #484]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d101      	bne.n	800312a <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e0e4      	b.n	80032f4 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800312a:	f000 fa41 	bl	80035b0 <RCC_GetSysClockFreqFromPLLSource>
 800312e:	4602      	mov	r2, r0
 8003130:	4b74      	ldr	r3, [pc, #464]	; (8003304 <HAL_RCC_ClockConfig+0x248>)
 8003132:	429a      	cmp	r2, r3
 8003134:	d955      	bls.n	80031e2 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003136:	4b72      	ldr	r3, [pc, #456]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d10a      	bne.n	8003158 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003142:	4b6f      	ldr	r3, [pc, #444]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800314a:	4a6d      	ldr	r2, [pc, #436]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 800314c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003150:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003152:	2380      	movs	r3, #128	; 0x80
 8003154:	617b      	str	r3, [r7, #20]
 8003156:	e044      	b.n	80031e2 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0302 	and.w	r3, r3, #2
 8003160:	2b00      	cmp	r3, #0
 8003162:	d03e      	beq.n	80031e2 <HAL_RCC_ClockConfig+0x126>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d13a      	bne.n	80031e2 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800316c:	4b64      	ldr	r3, [pc, #400]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003174:	4a62      	ldr	r2, [pc, #392]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 8003176:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800317a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800317c:	2380      	movs	r3, #128	; 0x80
 800317e:	617b      	str	r3, [r7, #20]
 8003180:	e02f      	b.n	80031e2 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	2b02      	cmp	r3, #2
 8003188:	d107      	bne.n	800319a <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800318a:	4b5d      	ldr	r3, [pc, #372]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d115      	bne.n	80031c2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e0ac      	b.n	80032f4 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d107      	bne.n	80031b2 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031a2:	4b57      	ldr	r3, [pc, #348]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0302 	and.w	r3, r3, #2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d109      	bne.n	80031c2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e0a0      	b.n	80032f4 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031b2:	4b53      	ldr	r3, [pc, #332]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d101      	bne.n	80031c2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e098      	b.n	80032f4 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80031c2:	f000 f8a7 	bl	8003314 <HAL_RCC_GetSysClockFreq>
 80031c6:	4602      	mov	r2, r0
 80031c8:	4b4e      	ldr	r3, [pc, #312]	; (8003304 <HAL_RCC_ClockConfig+0x248>)
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d909      	bls.n	80031e2 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80031ce:	4b4c      	ldr	r3, [pc, #304]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80031d6:	4a4a      	ldr	r2, [pc, #296]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 80031d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031dc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80031de:	2380      	movs	r3, #128	; 0x80
 80031e0:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031e2:	4b47      	ldr	r3, [pc, #284]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f023 0203 	bic.w	r2, r3, #3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	4944      	ldr	r1, [pc, #272]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 80031f0:	4313      	orrs	r3, r2
 80031f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031f4:	f7fe f908 	bl	8001408 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031fa:	e00a      	b.n	8003212 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031fc:	f7fe f904 	bl	8001408 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	f241 3288 	movw	r2, #5000	; 0x1388
 800320a:	4293      	cmp	r3, r2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e070      	b.n	80032f4 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003212:	4b3b      	ldr	r3, [pc, #236]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f003 020c 	and.w	r2, r3, #12
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	429a      	cmp	r2, r3
 8003222:	d1eb      	bne.n	80031fc <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0302 	and.w	r3, r3, #2
 800322c:	2b00      	cmp	r3, #0
 800322e:	d009      	beq.n	8003244 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003230:	4b33      	ldr	r3, [pc, #204]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	4930      	ldr	r1, [pc, #192]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 800323e:	4313      	orrs	r3, r2
 8003240:	608b      	str	r3, [r1, #8]
 8003242:	e008      	b.n	8003256 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	2b80      	cmp	r3, #128	; 0x80
 8003248:	d105      	bne.n	8003256 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800324a:	4b2d      	ldr	r3, [pc, #180]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	4a2c      	ldr	r2, [pc, #176]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 8003250:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003254:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003256:	4b29      	ldr	r3, [pc, #164]	; (80032fc <HAL_RCC_ClockConfig+0x240>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 030f 	and.w	r3, r3, #15
 800325e:	683a      	ldr	r2, [r7, #0]
 8003260:	429a      	cmp	r2, r3
 8003262:	d210      	bcs.n	8003286 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003264:	4b25      	ldr	r3, [pc, #148]	; (80032fc <HAL_RCC_ClockConfig+0x240>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f023 020f 	bic.w	r2, r3, #15
 800326c:	4923      	ldr	r1, [pc, #140]	; (80032fc <HAL_RCC_ClockConfig+0x240>)
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	4313      	orrs	r3, r2
 8003272:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003274:	4b21      	ldr	r3, [pc, #132]	; (80032fc <HAL_RCC_ClockConfig+0x240>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 030f 	and.w	r3, r3, #15
 800327c:	683a      	ldr	r2, [r7, #0]
 800327e:	429a      	cmp	r2, r3
 8003280:	d001      	beq.n	8003286 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e036      	b.n	80032f4 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0304 	and.w	r3, r3, #4
 800328e:	2b00      	cmp	r3, #0
 8003290:	d008      	beq.n	80032a4 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003292:	4b1b      	ldr	r3, [pc, #108]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	4918      	ldr	r1, [pc, #96]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0308 	and.w	r3, r3, #8
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d009      	beq.n	80032c4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032b0:	4b13      	ldr	r3, [pc, #76]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	691b      	ldr	r3, [r3, #16]
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	4910      	ldr	r1, [pc, #64]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80032c4:	f000 f826 	bl	8003314 <HAL_RCC_GetSysClockFreq>
 80032c8:	4601      	mov	r1, r0
 80032ca:	4b0d      	ldr	r3, [pc, #52]	; (8003300 <HAL_RCC_ClockConfig+0x244>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	091b      	lsrs	r3, r3, #4
 80032d0:	f003 030f 	and.w	r3, r3, #15
 80032d4:	4a0c      	ldr	r2, [pc, #48]	; (8003308 <HAL_RCC_ClockConfig+0x24c>)
 80032d6:	5cd3      	ldrb	r3, [r2, r3]
 80032d8:	f003 031f 	and.w	r3, r3, #31
 80032dc:	fa21 f303 	lsr.w	r3, r1, r3
 80032e0:	4a0a      	ldr	r2, [pc, #40]	; (800330c <HAL_RCC_ClockConfig+0x250>)
 80032e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80032e4:	4b0a      	ldr	r3, [pc, #40]	; (8003310 <HAL_RCC_ClockConfig+0x254>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4618      	mov	r0, r3
 80032ea:	f7fd ff37 	bl	800115c <HAL_InitTick>
 80032ee:	4603      	mov	r3, r0
 80032f0:	73fb      	strb	r3, [r7, #15]

  return status;
 80032f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3718      	adds	r7, #24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	40022000 	.word	0x40022000
 8003300:	40021000 	.word	0x40021000
 8003304:	04c4b400 	.word	0x04c4b400
 8003308:	08005b84 	.word	0x08005b84
 800330c:	2000001c 	.word	0x2000001c
 8003310:	20000020 	.word	0x20000020

08003314 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003314:	b480      	push	{r7}
 8003316:	b089      	sub	sp, #36	; 0x24
 8003318:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800331a:	2300      	movs	r3, #0
 800331c:	61fb      	str	r3, [r7, #28]
 800331e:	2300      	movs	r3, #0
 8003320:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003322:	4b3d      	ldr	r3, [pc, #244]	; (8003418 <HAL_RCC_GetSysClockFreq+0x104>)
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f003 030c 	and.w	r3, r3, #12
 800332a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800332c:	4b3a      	ldr	r3, [pc, #232]	; (8003418 <HAL_RCC_GetSysClockFreq+0x104>)
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	f003 0303 	and.w	r3, r3, #3
 8003334:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d005      	beq.n	8003348 <HAL_RCC_GetSysClockFreq+0x34>
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	2b0c      	cmp	r3, #12
 8003340:	d121      	bne.n	8003386 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2b01      	cmp	r3, #1
 8003346:	d11e      	bne.n	8003386 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003348:	4b33      	ldr	r3, [pc, #204]	; (8003418 <HAL_RCC_GetSysClockFreq+0x104>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 0308 	and.w	r3, r3, #8
 8003350:	2b00      	cmp	r3, #0
 8003352:	d107      	bne.n	8003364 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003354:	4b30      	ldr	r3, [pc, #192]	; (8003418 <HAL_RCC_GetSysClockFreq+0x104>)
 8003356:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800335a:	0a1b      	lsrs	r3, r3, #8
 800335c:	f003 030f 	and.w	r3, r3, #15
 8003360:	61fb      	str	r3, [r7, #28]
 8003362:	e005      	b.n	8003370 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003364:	4b2c      	ldr	r3, [pc, #176]	; (8003418 <HAL_RCC_GetSysClockFreq+0x104>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	091b      	lsrs	r3, r3, #4
 800336a:	f003 030f 	and.w	r3, r3, #15
 800336e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003370:	4a2a      	ldr	r2, [pc, #168]	; (800341c <HAL_RCC_GetSysClockFreq+0x108>)
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003378:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d10d      	bne.n	800339c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003384:	e00a      	b.n	800339c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	2b04      	cmp	r3, #4
 800338a:	d102      	bne.n	8003392 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800338c:	4b24      	ldr	r3, [pc, #144]	; (8003420 <HAL_RCC_GetSysClockFreq+0x10c>)
 800338e:	61bb      	str	r3, [r7, #24]
 8003390:	e004      	b.n	800339c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	2b08      	cmp	r3, #8
 8003396:	d101      	bne.n	800339c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003398:	4b22      	ldr	r3, [pc, #136]	; (8003424 <HAL_RCC_GetSysClockFreq+0x110>)
 800339a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	2b0c      	cmp	r3, #12
 80033a0:	d133      	bne.n	800340a <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80033a2:	4b1d      	ldr	r3, [pc, #116]	; (8003418 <HAL_RCC_GetSysClockFreq+0x104>)
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	f003 0303 	and.w	r3, r3, #3
 80033aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d002      	beq.n	80033b8 <HAL_RCC_GetSysClockFreq+0xa4>
 80033b2:	2b03      	cmp	r3, #3
 80033b4:	d003      	beq.n	80033be <HAL_RCC_GetSysClockFreq+0xaa>
 80033b6:	e005      	b.n	80033c4 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80033b8:	4b19      	ldr	r3, [pc, #100]	; (8003420 <HAL_RCC_GetSysClockFreq+0x10c>)
 80033ba:	617b      	str	r3, [r7, #20]
      break;
 80033bc:	e005      	b.n	80033ca <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80033be:	4b19      	ldr	r3, [pc, #100]	; (8003424 <HAL_RCC_GetSysClockFreq+0x110>)
 80033c0:	617b      	str	r3, [r7, #20]
      break;
 80033c2:	e002      	b.n	80033ca <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	617b      	str	r3, [r7, #20]
      break;
 80033c8:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033ca:	4b13      	ldr	r3, [pc, #76]	; (8003418 <HAL_RCC_GetSysClockFreq+0x104>)
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	091b      	lsrs	r3, r3, #4
 80033d0:	f003 030f 	and.w	r3, r3, #15
 80033d4:	3301      	adds	r3, #1
 80033d6:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80033d8:	4b0f      	ldr	r3, [pc, #60]	; (8003418 <HAL_RCC_GetSysClockFreq+0x104>)
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	0a1b      	lsrs	r3, r3, #8
 80033de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033e2:	697a      	ldr	r2, [r7, #20]
 80033e4:	fb02 f203 	mul.w	r2, r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ee:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033f0:	4b09      	ldr	r3, [pc, #36]	; (8003418 <HAL_RCC_GetSysClockFreq+0x104>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	0e5b      	lsrs	r3, r3, #25
 80033f6:	f003 0303 	and.w	r3, r3, #3
 80033fa:	3301      	adds	r3, #1
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003400:	697a      	ldr	r2, [r7, #20]
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	fbb2 f3f3 	udiv	r3, r2, r3
 8003408:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800340a:	69bb      	ldr	r3, [r7, #24]
}
 800340c:	4618      	mov	r0, r3
 800340e:	3724      	adds	r7, #36	; 0x24
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr
 8003418:	40021000 	.word	0x40021000
 800341c:	08005b9c 	.word	0x08005b9c
 8003420:	00f42400 	.word	0x00f42400
 8003424:	007a1200 	.word	0x007a1200

08003428 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003428:	b480      	push	{r7}
 800342a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800342c:	4b03      	ldr	r3, [pc, #12]	; (800343c <HAL_RCC_GetHCLKFreq+0x14>)
 800342e:	681b      	ldr	r3, [r3, #0]
}
 8003430:	4618      	mov	r0, r3
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	2000001c 	.word	0x2000001c

08003440 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003444:	f7ff fff0 	bl	8003428 <HAL_RCC_GetHCLKFreq>
 8003448:	4601      	mov	r1, r0
 800344a:	4b06      	ldr	r3, [pc, #24]	; (8003464 <HAL_RCC_GetPCLK1Freq+0x24>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	0a1b      	lsrs	r3, r3, #8
 8003450:	f003 0307 	and.w	r3, r3, #7
 8003454:	4a04      	ldr	r2, [pc, #16]	; (8003468 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003456:	5cd3      	ldrb	r3, [r2, r3]
 8003458:	f003 031f 	and.w	r3, r3, #31
 800345c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003460:	4618      	mov	r0, r3
 8003462:	bd80      	pop	{r7, pc}
 8003464:	40021000 	.word	0x40021000
 8003468:	08005b94 	.word	0x08005b94

0800346c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003470:	f7ff ffda 	bl	8003428 <HAL_RCC_GetHCLKFreq>
 8003474:	4601      	mov	r1, r0
 8003476:	4b06      	ldr	r3, [pc, #24]	; (8003490 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	0adb      	lsrs	r3, r3, #11
 800347c:	f003 0307 	and.w	r3, r3, #7
 8003480:	4a04      	ldr	r2, [pc, #16]	; (8003494 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003482:	5cd3      	ldrb	r3, [r2, r3]
 8003484:	f003 031f 	and.w	r3, r3, #31
 8003488:	fa21 f303 	lsr.w	r3, r1, r3
}
 800348c:	4618      	mov	r0, r3
 800348e:	bd80      	pop	{r7, pc}
 8003490:	40021000 	.word	0x40021000
 8003494:	08005b94 	.word	0x08005b94

08003498 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	220f      	movs	r2, #15
 80034a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80034a8:	4b12      	ldr	r3, [pc, #72]	; (80034f4 <HAL_RCC_GetClockConfig+0x5c>)
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	f003 0203 	and.w	r2, r3, #3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80034b4:	4b0f      	ldr	r3, [pc, #60]	; (80034f4 <HAL_RCC_GetClockConfig+0x5c>)
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80034c0:	4b0c      	ldr	r3, [pc, #48]	; (80034f4 <HAL_RCC_GetClockConfig+0x5c>)
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80034cc:	4b09      	ldr	r3, [pc, #36]	; (80034f4 <HAL_RCC_GetClockConfig+0x5c>)
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	08db      	lsrs	r3, r3, #3
 80034d2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80034da:	4b07      	ldr	r3, [pc, #28]	; (80034f8 <HAL_RCC_GetClockConfig+0x60>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 020f 	and.w	r2, r3, #15
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	601a      	str	r2, [r3, #0]
}
 80034e6:	bf00      	nop
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	40021000 	.word	0x40021000
 80034f8:	40022000 	.word	0x40022000

080034fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b086      	sub	sp, #24
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003504:	2300      	movs	r3, #0
 8003506:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003508:	4b27      	ldr	r3, [pc, #156]	; (80035a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800350a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800350c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d003      	beq.n	800351c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003514:	f7ff f8e8 	bl	80026e8 <HAL_PWREx_GetVoltageRange>
 8003518:	6178      	str	r0, [r7, #20]
 800351a:	e014      	b.n	8003546 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800351c:	4b22      	ldr	r3, [pc, #136]	; (80035a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800351e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003520:	4a21      	ldr	r2, [pc, #132]	; (80035a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003522:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003526:	6593      	str	r3, [r2, #88]	; 0x58
 8003528:	4b1f      	ldr	r3, [pc, #124]	; (80035a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800352a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800352c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003530:	60fb      	str	r3, [r7, #12]
 8003532:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003534:	f7ff f8d8 	bl	80026e8 <HAL_PWREx_GetVoltageRange>
 8003538:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800353a:	4b1b      	ldr	r3, [pc, #108]	; (80035a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800353c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800353e:	4a1a      	ldr	r2, [pc, #104]	; (80035a8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003540:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003544:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800354c:	d10b      	bne.n	8003566 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2b80      	cmp	r3, #128	; 0x80
 8003552:	d913      	bls.n	800357c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2ba0      	cmp	r3, #160	; 0xa0
 8003558:	d902      	bls.n	8003560 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800355a:	2302      	movs	r3, #2
 800355c:	613b      	str	r3, [r7, #16]
 800355e:	e00d      	b.n	800357c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003560:	2301      	movs	r3, #1
 8003562:	613b      	str	r3, [r7, #16]
 8003564:	e00a      	b.n	800357c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2b7f      	cmp	r3, #127	; 0x7f
 800356a:	d902      	bls.n	8003572 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800356c:	2302      	movs	r3, #2
 800356e:	613b      	str	r3, [r7, #16]
 8003570:	e004      	b.n	800357c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2b70      	cmp	r3, #112	; 0x70
 8003576:	d101      	bne.n	800357c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003578:	2301      	movs	r3, #1
 800357a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800357c:	4b0b      	ldr	r3, [pc, #44]	; (80035ac <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f023 020f 	bic.w	r2, r3, #15
 8003584:	4909      	ldr	r1, [pc, #36]	; (80035ac <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	4313      	orrs	r3, r2
 800358a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800358c:	4b07      	ldr	r3, [pc, #28]	; (80035ac <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 030f 	and.w	r3, r3, #15
 8003594:	693a      	ldr	r2, [r7, #16]
 8003596:	429a      	cmp	r2, r3
 8003598:	d001      	beq.n	800359e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e000      	b.n	80035a0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800359e:	2300      	movs	r3, #0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3718      	adds	r7, #24
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	40021000 	.word	0x40021000
 80035ac:	40022000 	.word	0x40022000

080035b0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b087      	sub	sp, #28
 80035b4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80035b6:	2300      	movs	r3, #0
 80035b8:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 80035ba:	4b2d      	ldr	r3, [pc, #180]	; (8003670 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	f003 0303 	and.w	r3, r3, #3
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d118      	bne.n	80035f8 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80035c6:	4b2a      	ldr	r3, [pc, #168]	; (8003670 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0308 	and.w	r3, r3, #8
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d107      	bne.n	80035e2 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80035d2:	4b27      	ldr	r3, [pc, #156]	; (8003670 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80035d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035d8:	0a1b      	lsrs	r3, r3, #8
 80035da:	f003 030f 	and.w	r3, r3, #15
 80035de:	617b      	str	r3, [r7, #20]
 80035e0:	e005      	b.n	80035ee <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80035e2:	4b23      	ldr	r3, [pc, #140]	; (8003670 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	091b      	lsrs	r3, r3, #4
 80035e8:	f003 030f 	and.w	r3, r3, #15
 80035ec:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80035ee:	4a21      	ldr	r2, [pc, #132]	; (8003674 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035f6:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035f8:	4b1d      	ldr	r3, [pc, #116]	; (8003670 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	f003 0303 	and.w	r3, r3, #3
 8003600:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2b02      	cmp	r3, #2
 8003606:	d002      	beq.n	800360e <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8003608:	2b03      	cmp	r3, #3
 800360a:	d003      	beq.n	8003614 <RCC_GetSysClockFreqFromPLLSource+0x64>
 800360c:	e005      	b.n	800361a <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800360e:	4b1a      	ldr	r3, [pc, #104]	; (8003678 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003610:	613b      	str	r3, [r7, #16]
    break;
 8003612:	e005      	b.n	8003620 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003614:	4b19      	ldr	r3, [pc, #100]	; (800367c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003616:	613b      	str	r3, [r7, #16]
    break;
 8003618:	e002      	b.n	8003620 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	613b      	str	r3, [r7, #16]
    break;
 800361e:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003620:	4b13      	ldr	r3, [pc, #76]	; (8003670 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	091b      	lsrs	r3, r3, #4
 8003626:	f003 030f 	and.w	r3, r3, #15
 800362a:	3301      	adds	r3, #1
 800362c:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800362e:	4b10      	ldr	r3, [pc, #64]	; (8003670 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003630:	68db      	ldr	r3, [r3, #12]
 8003632:	0a1b      	lsrs	r3, r3, #8
 8003634:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	fb02 f203 	mul.w	r2, r2, r3
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	fbb2 f3f3 	udiv	r3, r2, r3
 8003644:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003646:	4b0a      	ldr	r3, [pc, #40]	; (8003670 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	0e5b      	lsrs	r3, r3, #25
 800364c:	f003 0303 	and.w	r3, r3, #3
 8003650:	3301      	adds	r3, #1
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003656:	693a      	ldr	r2, [r7, #16]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	fbb2 f3f3 	udiv	r3, r2, r3
 800365e:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003660:	683b      	ldr	r3, [r7, #0]
}
 8003662:	4618      	mov	r0, r3
 8003664:	371c      	adds	r7, #28
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	40021000 	.word	0x40021000
 8003674:	08005b9c 	.word	0x08005b9c
 8003678:	00f42400 	.word	0x00f42400
 800367c:	007a1200 	.word	0x007a1200

08003680 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003688:	2300      	movs	r3, #0
 800368a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800368c:	2300      	movs	r3, #0
 800368e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003698:	2b00      	cmp	r3, #0
 800369a:	d03d      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036a0:	2b40      	cmp	r3, #64	; 0x40
 80036a2:	d00b      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80036a4:	2b40      	cmp	r3, #64	; 0x40
 80036a6:	d804      	bhi.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00e      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80036ac:	2b20      	cmp	r3, #32
 80036ae:	d015      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80036b0:	e01d      	b.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80036b2:	2b60      	cmp	r3, #96	; 0x60
 80036b4:	d01e      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80036b6:	2b80      	cmp	r3, #128	; 0x80
 80036b8:	d01c      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80036ba:	e018      	b.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80036bc:	4b86      	ldr	r3, [pc, #536]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	4a85      	ldr	r2, [pc, #532]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80036c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036c6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036c8:	e015      	b.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	3304      	adds	r3, #4
 80036ce:	2100      	movs	r1, #0
 80036d0:	4618      	mov	r0, r3
 80036d2:	f000 fafd 	bl	8003cd0 <RCCEx_PLLSAI1_Config>
 80036d6:	4603      	mov	r3, r0
 80036d8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036da:	e00c      	b.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	3320      	adds	r3, #32
 80036e0:	2100      	movs	r1, #0
 80036e2:	4618      	mov	r0, r3
 80036e4:	f000 fbe4 	bl	8003eb0 <RCCEx_PLLSAI2_Config>
 80036e8:	4603      	mov	r3, r0
 80036ea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036ec:	e003      	b.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	74fb      	strb	r3, [r7, #19]
      break;
 80036f2:	e000      	b.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 80036f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036f6:	7cfb      	ldrb	r3, [r7, #19]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d10b      	bne.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036fc:	4b76      	ldr	r3, [pc, #472]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80036fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003702:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800370a:	4973      	ldr	r1, [pc, #460]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800370c:	4313      	orrs	r3, r2
 800370e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003712:	e001      	b.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003714:	7cfb      	ldrb	r3, [r7, #19]
 8003716:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d042      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003728:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800372c:	d00f      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xce>
 800372e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003732:	d805      	bhi.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8003734:	2b00      	cmp	r3, #0
 8003736:	d011      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8003738:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800373c:	d017      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0xee>
 800373e:	e01f      	b.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8003740:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003744:	d01f      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003746:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800374a:	d01c      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800374c:	e018      	b.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800374e:	4b62      	ldr	r3, [pc, #392]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	4a61      	ldr	r2, [pc, #388]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003754:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003758:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800375a:	e015      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	3304      	adds	r3, #4
 8003760:	2100      	movs	r1, #0
 8003762:	4618      	mov	r0, r3
 8003764:	f000 fab4 	bl	8003cd0 <RCCEx_PLLSAI1_Config>
 8003768:	4603      	mov	r3, r0
 800376a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800376c:	e00c      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	3320      	adds	r3, #32
 8003772:	2100      	movs	r1, #0
 8003774:	4618      	mov	r0, r3
 8003776:	f000 fb9b 	bl	8003eb0 <RCCEx_PLLSAI2_Config>
 800377a:	4603      	mov	r3, r0
 800377c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800377e:	e003      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	74fb      	strb	r3, [r7, #19]
      break;
 8003784:	e000      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 8003786:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003788:	7cfb      	ldrb	r3, [r7, #19]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10b      	bne.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800378e:	4b52      	ldr	r3, [pc, #328]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003790:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003794:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800379c:	494e      	ldr	r1, [pc, #312]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80037a4:	e001      	b.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037a6:	7cfb      	ldrb	r3, [r7, #19]
 80037a8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f000 809f 	beq.w	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037b8:	2300      	movs	r3, #0
 80037ba:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80037bc:	4b46      	ldr	r3, [pc, #280]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d101      	bne.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80037c8:	2301      	movs	r3, #1
 80037ca:	e000      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80037cc:	2300      	movs	r3, #0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d00d      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037d2:	4b41      	ldr	r3, [pc, #260]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d6:	4a40      	ldr	r2, [pc, #256]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037dc:	6593      	str	r3, [r2, #88]	; 0x58
 80037de:	4b3e      	ldr	r3, [pc, #248]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037e6:	60bb      	str	r3, [r7, #8]
 80037e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037ea:	2301      	movs	r3, #1
 80037ec:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037ee:	4b3b      	ldr	r3, [pc, #236]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a3a      	ldr	r2, [pc, #232]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80037f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037f8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80037fa:	f7fd fe05 	bl	8001408 <HAL_GetTick>
 80037fe:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003800:	e009      	b.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003802:	f7fd fe01 	bl	8001408 <HAL_GetTick>
 8003806:	4602      	mov	r2, r0
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	1ad3      	subs	r3, r2, r3
 800380c:	2b02      	cmp	r3, #2
 800380e:	d902      	bls.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	74fb      	strb	r3, [r7, #19]
        break;
 8003814:	e005      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003816:	4b31      	ldr	r3, [pc, #196]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381e:	2b00      	cmp	r3, #0
 8003820:	d0ef      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 8003822:	7cfb      	ldrb	r3, [r7, #19]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d15b      	bne.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003828:	4b2b      	ldr	r3, [pc, #172]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800382a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800382e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003832:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d01f      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003840:	697a      	ldr	r2, [r7, #20]
 8003842:	429a      	cmp	r2, r3
 8003844:	d019      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003846:	4b24      	ldr	r3, [pc, #144]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003848:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800384c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003850:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003852:	4b21      	ldr	r3, [pc, #132]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003854:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003858:	4a1f      	ldr	r2, [pc, #124]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800385a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800385e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003862:	4b1d      	ldr	r3, [pc, #116]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003864:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003868:	4a1b      	ldr	r2, [pc, #108]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800386a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800386e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003872:	4a19      	ldr	r2, [pc, #100]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	f003 0301 	and.w	r3, r3, #1
 8003880:	2b00      	cmp	r3, #0
 8003882:	d016      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003884:	f7fd fdc0 	bl	8001408 <HAL_GetTick>
 8003888:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800388a:	e00b      	b.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800388c:	f7fd fdbc 	bl	8001408 <HAL_GetTick>
 8003890:	4602      	mov	r2, r0
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	f241 3288 	movw	r2, #5000	; 0x1388
 800389a:	4293      	cmp	r3, r2
 800389c:	d902      	bls.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	74fb      	strb	r3, [r7, #19]
            break;
 80038a2:	e006      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038a4:	4b0c      	ldr	r3, [pc, #48]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038aa:	f003 0302 	and.w	r3, r3, #2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d0ec      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 80038b2:	7cfb      	ldrb	r3, [r7, #19]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d10c      	bne.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038b8:	4b07      	ldr	r3, [pc, #28]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038be:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038c8:	4903      	ldr	r1, [pc, #12]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80038d0:	e008      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80038d2:	7cfb      	ldrb	r3, [r7, #19]
 80038d4:	74bb      	strb	r3, [r7, #18]
 80038d6:	e005      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80038d8:	40021000 	.word	0x40021000
 80038dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038e0:	7cfb      	ldrb	r3, [r7, #19]
 80038e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038e4:	7c7b      	ldrb	r3, [r7, #17]
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d105      	bne.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038ea:	4ba0      	ldr	r3, [pc, #640]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ee:	4a9f      	ldr	r2, [pc, #636]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038f4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0301 	and.w	r3, r3, #1
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d00a      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003902:	4b9a      	ldr	r3, [pc, #616]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003908:	f023 0203 	bic.w	r2, r3, #3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003910:	4996      	ldr	r1, [pc, #600]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003912:	4313      	orrs	r3, r2
 8003914:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	2b00      	cmp	r3, #0
 8003922:	d00a      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003924:	4b91      	ldr	r3, [pc, #580]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800392a:	f023 020c 	bic.w	r2, r3, #12
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003932:	498e      	ldr	r1, [pc, #568]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003934:	4313      	orrs	r3, r2
 8003936:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0304 	and.w	r3, r3, #4
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00a      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003946:	4b89      	ldr	r3, [pc, #548]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800394c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003954:	4985      	ldr	r1, [pc, #532]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003956:	4313      	orrs	r3, r2
 8003958:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0308 	and.w	r3, r3, #8
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00a      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003968:	4b80      	ldr	r3, [pc, #512]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800396a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800396e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003976:	497d      	ldr	r1, [pc, #500]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003978:	4313      	orrs	r3, r2
 800397a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0310 	and.w	r3, r3, #16
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00a      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800398a:	4b78      	ldr	r3, [pc, #480]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800398c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003990:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003998:	4974      	ldr	r1, [pc, #464]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800399a:	4313      	orrs	r3, r2
 800399c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0320 	and.w	r3, r3, #32
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00a      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039ac:	4b6f      	ldr	r3, [pc, #444]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039b2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ba:	496c      	ldr	r1, [pc, #432]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00a      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039ce:	4b67      	ldr	r3, [pc, #412]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039d4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80039dc:	4963      	ldr	r1, [pc, #396]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d00a      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80039f0:	4b5e      	ldr	r3, [pc, #376]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039f6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80039fe:	495b      	ldr	r1, [pc, #364]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d00a      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a12:	4b56      	ldr	r3, [pc, #344]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a18:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a20:	4952      	ldr	r1, [pc, #328]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d00a      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a34:	4b4d      	ldr	r3, [pc, #308]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a3a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a42:	494a      	ldr	r1, [pc, #296]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00a      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a56:	4b45      	ldr	r3, [pc, #276]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a5c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a64:	4941      	ldr	r1, [pc, #260]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00a      	beq.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003a78:	4b3c      	ldr	r3, [pc, #240]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a7e:	f023 0203 	bic.w	r2, r3, #3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a86:	4939      	ldr	r1, [pc, #228]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d028      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a9a:	4b34      	ldr	r3, [pc, #208]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aa0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003aa8:	4930      	ldr	r1, [pc, #192]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ab4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ab8:	d106      	bne.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003aba:	4b2c      	ldr	r3, [pc, #176]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	4a2b      	ldr	r2, [pc, #172]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ac4:	60d3      	str	r3, [r2, #12]
 8003ac6:	e011      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003acc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ad0:	d10c      	bne.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	3304      	adds	r3, #4
 8003ad6:	2101      	movs	r1, #1
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f000 f8f9 	bl	8003cd0 <RCCEx_PLLSAI1_Config>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003ae2:	7cfb      	ldrb	r3, [r7, #19]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d001      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8003ae8:	7cfb      	ldrb	r3, [r7, #19]
 8003aea:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d04d      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003afc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b00:	d108      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003b02:	4b1a      	ldr	r3, [pc, #104]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b04:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003b08:	4a18      	ldr	r2, [pc, #96]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b0e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003b12:	e012      	b.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8003b14:	4b15      	ldr	r3, [pc, #84]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b16:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003b1a:	4a14      	ldr	r2, [pc, #80]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b1c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b20:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003b24:	4b11      	ldr	r3, [pc, #68]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b32:	490e      	ldr	r1, [pc, #56]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b42:	d106      	bne.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b44:	4b09      	ldr	r3, [pc, #36]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	4a08      	ldr	r2, [pc, #32]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b4e:	60d3      	str	r3, [r2, #12]
 8003b50:	e020      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b5a:	d109      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b5c:	4b03      	ldr	r3, [pc, #12]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	4a02      	ldr	r2, [pc, #8]	; (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b66:	60d3      	str	r3, [r2, #12]
 8003b68:	e014      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003b6a:	bf00      	nop
 8003b6c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b74:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b78:	d10c      	bne.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	3304      	adds	r3, #4
 8003b7e:	2101      	movs	r1, #1
 8003b80:	4618      	mov	r0, r3
 8003b82:	f000 f8a5 	bl	8003cd0 <RCCEx_PLLSAI1_Config>
 8003b86:	4603      	mov	r3, r0
 8003b88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b8a:	7cfb      	ldrb	r3, [r7, #19]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003b90:	7cfb      	ldrb	r3, [r7, #19]
 8003b92:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d028      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ba0:	4b4a      	ldr	r3, [pc, #296]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bae:	4947      	ldr	r1, [pc, #284]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bbe:	d106      	bne.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bc0:	4b42      	ldr	r3, [pc, #264]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	4a41      	ldr	r2, [pc, #260]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003bc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003bca:	60d3      	str	r3, [r2, #12]
 8003bcc:	e011      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bd2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bd6:	d10c      	bne.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	3304      	adds	r3, #4
 8003bdc:	2101      	movs	r1, #1
 8003bde:	4618      	mov	r0, r3
 8003be0:	f000 f876 	bl	8003cd0 <RCCEx_PLLSAI1_Config>
 8003be4:	4603      	mov	r3, r0
 8003be6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003be8:	7cfb      	ldrb	r3, [r7, #19]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 8003bee:	7cfb      	ldrb	r3, [r7, #19]
 8003bf0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d01e      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003bfe:	4b33      	ldr	r3, [pc, #204]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c04:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c0e:	492f      	ldr	r1, [pc, #188]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003c10:	4313      	orrs	r3, r2
 8003c12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c1c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c20:	d10c      	bne.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	3304      	adds	r3, #4
 8003c26:	2102      	movs	r1, #2
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f000 f851 	bl	8003cd0 <RCCEx_PLLSAI1_Config>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c32:	7cfb      	ldrb	r3, [r7, #19]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 8003c38:	7cfb      	ldrb	r3, [r7, #19]
 8003c3a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00b      	beq.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c48:	4b20      	ldr	r3, [pc, #128]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003c4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003c4e:	f023 0204 	bic.w	r2, r3, #4
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c58:	491c      	ldr	r1, [pc, #112]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00b      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003c6c:	4b17      	ldr	r3, [pc, #92]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003c6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003c72:	f023 0218 	bic.w	r2, r3, #24
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c7c:	4913      	ldr	r1, [pc, #76]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d017      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003c90:	4b0e      	ldr	r3, [pc, #56]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003c92:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003c96:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ca0:	490a      	ldr	r1, [pc, #40]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003cae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003cb2:	d105      	bne.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cb4:	4b05      	ldr	r3, [pc, #20]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	4a04      	ldr	r2, [pc, #16]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003cba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cbe:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003cc0:	7cbb      	ldrb	r3, [r7, #18]
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3718      	adds	r7, #24
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	40021000 	.word	0x40021000

08003cd0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003cde:	4b70      	ldr	r3, [pc, #448]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	f003 0303 	and.w	r3, r3, #3
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d00e      	beq.n	8003d08 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003cea:	4b6d      	ldr	r3, [pc, #436]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	f003 0203 	and.w	r2, r3, #3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d103      	bne.n	8003d02 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
       ||
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d13f      	bne.n	8003d82 <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	73fb      	strb	r3, [r7, #15]
 8003d06:	e03c      	b.n	8003d82 <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	d00c      	beq.n	8003d2a <RCCEx_PLLSAI1_Config+0x5a>
 8003d10:	2b03      	cmp	r3, #3
 8003d12:	d013      	beq.n	8003d3c <RCCEx_PLLSAI1_Config+0x6c>
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d120      	bne.n	8003d5a <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d18:	4b61      	ldr	r3, [pc, #388]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d11d      	bne.n	8003d60 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d28:	e01a      	b.n	8003d60 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d2a:	4b5d      	ldr	r3, [pc, #372]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d116      	bne.n	8003d64 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d3a:	e013      	b.n	8003d64 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d3c:	4b58      	ldr	r3, [pc, #352]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10f      	bne.n	8003d68 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d48:	4b55      	ldr	r3, [pc, #340]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d109      	bne.n	8003d68 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d58:	e006      	b.n	8003d68 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	73fb      	strb	r3, [r7, #15]
      break;
 8003d5e:	e004      	b.n	8003d6a <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003d60:	bf00      	nop
 8003d62:	e002      	b.n	8003d6a <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003d64:	bf00      	nop
 8003d66:	e000      	b.n	8003d6a <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003d68:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d6a:	7bfb      	ldrb	r3, [r7, #15]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d108      	bne.n	8003d82 <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003d70:	4b4b      	ldr	r3, [pc, #300]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	f023 0203 	bic.w	r2, r3, #3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4948      	ldr	r1, [pc, #288]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003d82:	7bfb      	ldrb	r3, [r7, #15]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f040 8086 	bne.w	8003e96 <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003d8a:	4b45      	ldr	r3, [pc, #276]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a44      	ldr	r2, [pc, #272]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003d90:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003d94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d96:	f7fd fb37 	bl	8001408 <HAL_GetTick>
 8003d9a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d9c:	e009      	b.n	8003db2 <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d9e:	f7fd fb33 	bl	8001408 <HAL_GetTick>
 8003da2:	4602      	mov	r2, r0
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	2b02      	cmp	r3, #2
 8003daa:	d902      	bls.n	8003db2 <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	73fb      	strb	r3, [r7, #15]
        break;
 8003db0:	e005      	b.n	8003dbe <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003db2:	4b3b      	ldr	r3, [pc, #236]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d1ef      	bne.n	8003d9e <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8003dbe:	7bfb      	ldrb	r3, [r7, #15]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d168      	bne.n	8003e96 <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d113      	bne.n	8003df2 <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003dca:	4b35      	ldr	r3, [pc, #212]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003dcc:	691a      	ldr	r2, [r3, #16]
 8003dce:	4b35      	ldr	r3, [pc, #212]	; (8003ea4 <RCCEx_PLLSAI1_Config+0x1d4>)
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	6892      	ldr	r2, [r2, #8]
 8003dd6:	0211      	lsls	r1, r2, #8
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	68d2      	ldr	r2, [r2, #12]
 8003ddc:	06d2      	lsls	r2, r2, #27
 8003dde:	4311      	orrs	r1, r2
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	6852      	ldr	r2, [r2, #4]
 8003de4:	3a01      	subs	r2, #1
 8003de6:	0112      	lsls	r2, r2, #4
 8003de8:	430a      	orrs	r2, r1
 8003dea:	492d      	ldr	r1, [pc, #180]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	610b      	str	r3, [r1, #16]
 8003df0:	e02d      	b.n	8003e4e <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d115      	bne.n	8003e24 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003df8:	4b29      	ldr	r3, [pc, #164]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003dfa:	691a      	ldr	r2, [r3, #16]
 8003dfc:	4b2a      	ldr	r3, [pc, #168]	; (8003ea8 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003dfe:	4013      	ands	r3, r2
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	6892      	ldr	r2, [r2, #8]
 8003e04:	0211      	lsls	r1, r2, #8
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	6912      	ldr	r2, [r2, #16]
 8003e0a:	0852      	lsrs	r2, r2, #1
 8003e0c:	3a01      	subs	r2, #1
 8003e0e:	0552      	lsls	r2, r2, #21
 8003e10:	4311      	orrs	r1, r2
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	6852      	ldr	r2, [r2, #4]
 8003e16:	3a01      	subs	r2, #1
 8003e18:	0112      	lsls	r2, r2, #4
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	4920      	ldr	r1, [pc, #128]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	610b      	str	r3, [r1, #16]
 8003e22:	e014      	b.n	8003e4e <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e24:	4b1e      	ldr	r3, [pc, #120]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e26:	691a      	ldr	r2, [r3, #16]
 8003e28:	4b20      	ldr	r3, [pc, #128]	; (8003eac <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	6892      	ldr	r2, [r2, #8]
 8003e30:	0211      	lsls	r1, r2, #8
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	6952      	ldr	r2, [r2, #20]
 8003e36:	0852      	lsrs	r2, r2, #1
 8003e38:	3a01      	subs	r2, #1
 8003e3a:	0652      	lsls	r2, r2, #25
 8003e3c:	4311      	orrs	r1, r2
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	6852      	ldr	r2, [r2, #4]
 8003e42:	3a01      	subs	r2, #1
 8003e44:	0112      	lsls	r2, r2, #4
 8003e46:	430a      	orrs	r2, r1
 8003e48:	4915      	ldr	r1, [pc, #84]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003e4e:	4b14      	ldr	r3, [pc, #80]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a13      	ldr	r2, [pc, #76]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e54:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e58:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e5a:	f7fd fad5 	bl	8001408 <HAL_GetTick>
 8003e5e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e60:	e009      	b.n	8003e76 <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e62:	f7fd fad1 	bl	8001408 <HAL_GetTick>
 8003e66:	4602      	mov	r2, r0
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	d902      	bls.n	8003e76 <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003e70:	2303      	movs	r3, #3
 8003e72:	73fb      	strb	r3, [r7, #15]
          break;
 8003e74:	e005      	b.n	8003e82 <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e76:	4b0a      	ldr	r3, [pc, #40]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d0ef      	beq.n	8003e62 <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8003e82:	7bfb      	ldrb	r3, [r7, #15]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d106      	bne.n	8003e96 <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003e88:	4b05      	ldr	r3, [pc, #20]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e8a:	691a      	ldr	r2, [r3, #16]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	699b      	ldr	r3, [r3, #24]
 8003e90:	4903      	ldr	r1, [pc, #12]	; (8003ea0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3710      	adds	r7, #16
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	07ff800f 	.word	0x07ff800f
 8003ea8:	ff9f800f 	.word	0xff9f800f
 8003eac:	f9ff800f 	.word	0xf9ff800f

08003eb0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003ebe:	4b70      	ldr	r3, [pc, #448]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	f003 0303 	and.w	r3, r3, #3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00e      	beq.n	8003ee8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003eca:	4b6d      	ldr	r3, [pc, #436]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	f003 0203 	and.w	r2, r3, #3
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d103      	bne.n	8003ee2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
       ||
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d13f      	bne.n	8003f62 <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	73fb      	strb	r3, [r7, #15]
 8003ee6:	e03c      	b.n	8003f62 <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d00c      	beq.n	8003f0a <RCCEx_PLLSAI2_Config+0x5a>
 8003ef0:	2b03      	cmp	r3, #3
 8003ef2:	d013      	beq.n	8003f1c <RCCEx_PLLSAI2_Config+0x6c>
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d120      	bne.n	8003f3a <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ef8:	4b61      	ldr	r3, [pc, #388]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d11d      	bne.n	8003f40 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f08:	e01a      	b.n	8003f40 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f0a:	4b5d      	ldr	r3, [pc, #372]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d116      	bne.n	8003f44 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f1a:	e013      	b.n	8003f44 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f1c:	4b58      	ldr	r3, [pc, #352]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d10f      	bne.n	8003f48 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f28:	4b55      	ldr	r3, [pc, #340]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d109      	bne.n	8003f48 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f38:	e006      	b.n	8003f48 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	73fb      	strb	r3, [r7, #15]
      break;
 8003f3e:	e004      	b.n	8003f4a <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003f40:	bf00      	nop
 8003f42:	e002      	b.n	8003f4a <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003f44:	bf00      	nop
 8003f46:	e000      	b.n	8003f4a <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003f48:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f4a:	7bfb      	ldrb	r3, [r7, #15]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d108      	bne.n	8003f62 <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003f50:	4b4b      	ldr	r3, [pc, #300]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	f023 0203 	bic.w	r2, r3, #3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4948      	ldr	r1, [pc, #288]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003f62:	7bfb      	ldrb	r3, [r7, #15]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	f040 8086 	bne.w	8004076 <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003f6a:	4b45      	ldr	r3, [pc, #276]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a44      	ldr	r2, [pc, #272]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003f70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f76:	f7fd fa47 	bl	8001408 <HAL_GetTick>
 8003f7a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f7c:	e009      	b.n	8003f92 <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f7e:	f7fd fa43 	bl	8001408 <HAL_GetTick>
 8003f82:	4602      	mov	r2, r0
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d902      	bls.n	8003f92 <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	73fb      	strb	r3, [r7, #15]
        break;
 8003f90:	e005      	b.n	8003f9e <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f92:	4b3b      	ldr	r3, [pc, #236]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1ef      	bne.n	8003f7e <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8003f9e:	7bfb      	ldrb	r3, [r7, #15]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d168      	bne.n	8004076 <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d113      	bne.n	8003fd2 <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003faa:	4b35      	ldr	r3, [pc, #212]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003fac:	695a      	ldr	r2, [r3, #20]
 8003fae:	4b35      	ldr	r3, [pc, #212]	; (8004084 <RCCEx_PLLSAI2_Config+0x1d4>)
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6892      	ldr	r2, [r2, #8]
 8003fb6:	0211      	lsls	r1, r2, #8
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	68d2      	ldr	r2, [r2, #12]
 8003fbc:	06d2      	lsls	r2, r2, #27
 8003fbe:	4311      	orrs	r1, r2
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	6852      	ldr	r2, [r2, #4]
 8003fc4:	3a01      	subs	r2, #1
 8003fc6:	0112      	lsls	r2, r2, #4
 8003fc8:	430a      	orrs	r2, r1
 8003fca:	492d      	ldr	r1, [pc, #180]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	614b      	str	r3, [r1, #20]
 8003fd0:	e02d      	b.n	800402e <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d115      	bne.n	8004004 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003fd8:	4b29      	ldr	r3, [pc, #164]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003fda:	695a      	ldr	r2, [r3, #20]
 8003fdc:	4b2a      	ldr	r3, [pc, #168]	; (8004088 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003fde:	4013      	ands	r3, r2
 8003fe0:	687a      	ldr	r2, [r7, #4]
 8003fe2:	6892      	ldr	r2, [r2, #8]
 8003fe4:	0211      	lsls	r1, r2, #8
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	6912      	ldr	r2, [r2, #16]
 8003fea:	0852      	lsrs	r2, r2, #1
 8003fec:	3a01      	subs	r2, #1
 8003fee:	0552      	lsls	r2, r2, #21
 8003ff0:	4311      	orrs	r1, r2
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	6852      	ldr	r2, [r2, #4]
 8003ff6:	3a01      	subs	r2, #1
 8003ff8:	0112      	lsls	r2, r2, #4
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	4920      	ldr	r1, [pc, #128]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003ffe:	4313      	orrs	r3, r2
 8004000:	614b      	str	r3, [r1, #20]
 8004002:	e014      	b.n	800402e <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004004:	4b1e      	ldr	r3, [pc, #120]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004006:	695a      	ldr	r2, [r3, #20]
 8004008:	4b20      	ldr	r3, [pc, #128]	; (800408c <RCCEx_PLLSAI2_Config+0x1dc>)
 800400a:	4013      	ands	r3, r2
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	6892      	ldr	r2, [r2, #8]
 8004010:	0211      	lsls	r1, r2, #8
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	6952      	ldr	r2, [r2, #20]
 8004016:	0852      	lsrs	r2, r2, #1
 8004018:	3a01      	subs	r2, #1
 800401a:	0652      	lsls	r2, r2, #25
 800401c:	4311      	orrs	r1, r2
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	6852      	ldr	r2, [r2, #4]
 8004022:	3a01      	subs	r2, #1
 8004024:	0112      	lsls	r2, r2, #4
 8004026:	430a      	orrs	r2, r1
 8004028:	4915      	ldr	r1, [pc, #84]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 800402a:	4313      	orrs	r3, r2
 800402c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800402e:	4b14      	ldr	r3, [pc, #80]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a13      	ldr	r2, [pc, #76]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004034:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004038:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800403a:	f7fd f9e5 	bl	8001408 <HAL_GetTick>
 800403e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004040:	e009      	b.n	8004056 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004042:	f7fd f9e1 	bl	8001408 <HAL_GetTick>
 8004046:	4602      	mov	r2, r0
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	2b02      	cmp	r3, #2
 800404e:	d902      	bls.n	8004056 <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	73fb      	strb	r3, [r7, #15]
          break;
 8004054:	e005      	b.n	8004062 <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004056:	4b0a      	ldr	r3, [pc, #40]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d0ef      	beq.n	8004042 <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8004062:	7bfb      	ldrb	r3, [r7, #15]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d106      	bne.n	8004076 <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004068:	4b05      	ldr	r3, [pc, #20]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 800406a:	695a      	ldr	r2, [r3, #20]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	4903      	ldr	r1, [pc, #12]	; (8004080 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004072:	4313      	orrs	r3, r2
 8004074:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004076:	7bfb      	ldrb	r3, [r7, #15]
}
 8004078:	4618      	mov	r0, r3
 800407a:	3710      	adds	r7, #16
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}
 8004080:	40021000 	.word	0x40021000
 8004084:	07ff800f 	.word	0x07ff800f
 8004088:	ff9f800f 	.word	0xff9f800f
 800408c:	f9ff800f 	.word	0xf9ff800f

08004090 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d101      	bne.n	80040a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e049      	b.n	8004136 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d106      	bne.n	80040bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f841 	bl	800413e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2202      	movs	r2, #2
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	3304      	adds	r3, #4
 80040cc:	4619      	mov	r1, r3
 80040ce:	4610      	mov	r0, r2
 80040d0:	f000 f9f8 	bl	80044c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3708      	adds	r7, #8
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800413e:	b480      	push	{r7}
 8004140:	b083      	sub	sp, #12
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004146:	bf00      	nop
 8004148:	370c      	adds	r7, #12
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
	...

08004154 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004154:	b480      	push	{r7}
 8004156:	b085      	sub	sp, #20
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004162:	b2db      	uxtb	r3, r3
 8004164:	2b01      	cmp	r3, #1
 8004166:	d001      	beq.n	800416c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e04f      	b.n	800420c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2202      	movs	r2, #2
 8004170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68da      	ldr	r2, [r3, #12]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f042 0201 	orr.w	r2, r2, #1
 8004182:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a23      	ldr	r2, [pc, #140]	; (8004218 <HAL_TIM_Base_Start_IT+0xc4>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d01d      	beq.n	80041ca <HAL_TIM_Base_Start_IT+0x76>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004196:	d018      	beq.n	80041ca <HAL_TIM_Base_Start_IT+0x76>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a1f      	ldr	r2, [pc, #124]	; (800421c <HAL_TIM_Base_Start_IT+0xc8>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d013      	beq.n	80041ca <HAL_TIM_Base_Start_IT+0x76>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a1e      	ldr	r2, [pc, #120]	; (8004220 <HAL_TIM_Base_Start_IT+0xcc>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d00e      	beq.n	80041ca <HAL_TIM_Base_Start_IT+0x76>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a1c      	ldr	r2, [pc, #112]	; (8004224 <HAL_TIM_Base_Start_IT+0xd0>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d009      	beq.n	80041ca <HAL_TIM_Base_Start_IT+0x76>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a1b      	ldr	r2, [pc, #108]	; (8004228 <HAL_TIM_Base_Start_IT+0xd4>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d004      	beq.n	80041ca <HAL_TIM_Base_Start_IT+0x76>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a19      	ldr	r2, [pc, #100]	; (800422c <HAL_TIM_Base_Start_IT+0xd8>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d115      	bne.n	80041f6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	689a      	ldr	r2, [r3, #8]
 80041d0:	4b17      	ldr	r3, [pc, #92]	; (8004230 <HAL_TIM_Base_Start_IT+0xdc>)
 80041d2:	4013      	ands	r3, r2
 80041d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2b06      	cmp	r3, #6
 80041da:	d015      	beq.n	8004208 <HAL_TIM_Base_Start_IT+0xb4>
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041e2:	d011      	beq.n	8004208 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f042 0201 	orr.w	r2, r2, #1
 80041f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041f4:	e008      	b.n	8004208 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f042 0201 	orr.w	r2, r2, #1
 8004204:	601a      	str	r2, [r3, #0]
 8004206:	e000      	b.n	800420a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004208:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800420a:	2300      	movs	r3, #0
}
 800420c:	4618      	mov	r0, r3
 800420e:	3714      	adds	r7, #20
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr
 8004218:	40012c00 	.word	0x40012c00
 800421c:	40000400 	.word	0x40000400
 8004220:	40000800 	.word	0x40000800
 8004224:	40000c00 	.word	0x40000c00
 8004228:	40013400 	.word	0x40013400
 800422c:	40014000 	.word	0x40014000
 8004230:	00010007 	.word	0x00010007

08004234 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b082      	sub	sp, #8
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	2b02      	cmp	r3, #2
 8004248:	d122      	bne.n	8004290 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	f003 0302 	and.w	r3, r3, #2
 8004254:	2b02      	cmp	r3, #2
 8004256:	d11b      	bne.n	8004290 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f06f 0202 	mvn.w	r2, #2
 8004260:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2201      	movs	r2, #1
 8004266:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	699b      	ldr	r3, [r3, #24]
 800426e:	f003 0303 	and.w	r3, r3, #3
 8004272:	2b00      	cmp	r3, #0
 8004274:	d003      	beq.n	800427e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f905 	bl	8004486 <HAL_TIM_IC_CaptureCallback>
 800427c:	e005      	b.n	800428a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f8f7 	bl	8004472 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 f908 	bl	800449a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	691b      	ldr	r3, [r3, #16]
 8004296:	f003 0304 	and.w	r3, r3, #4
 800429a:	2b04      	cmp	r3, #4
 800429c:	d122      	bne.n	80042e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	f003 0304 	and.w	r3, r3, #4
 80042a8:	2b04      	cmp	r3, #4
 80042aa:	d11b      	bne.n	80042e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f06f 0204 	mvn.w	r2, #4
 80042b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2202      	movs	r2, #2
 80042ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d003      	beq.n	80042d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 f8db 	bl	8004486 <HAL_TIM_IC_CaptureCallback>
 80042d0:	e005      	b.n	80042de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 f8cd 	bl	8004472 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 f8de 	bl	800449a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	f003 0308 	and.w	r3, r3, #8
 80042ee:	2b08      	cmp	r3, #8
 80042f0:	d122      	bne.n	8004338 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	f003 0308 	and.w	r3, r3, #8
 80042fc:	2b08      	cmp	r3, #8
 80042fe:	d11b      	bne.n	8004338 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f06f 0208 	mvn.w	r2, #8
 8004308:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2204      	movs	r2, #4
 800430e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	69db      	ldr	r3, [r3, #28]
 8004316:	f003 0303 	and.w	r3, r3, #3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d003      	beq.n	8004326 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f000 f8b1 	bl	8004486 <HAL_TIM_IC_CaptureCallback>
 8004324:	e005      	b.n	8004332 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 f8a3 	bl	8004472 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f000 f8b4 	bl	800449a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2200      	movs	r2, #0
 8004336:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	f003 0310 	and.w	r3, r3, #16
 8004342:	2b10      	cmp	r3, #16
 8004344:	d122      	bne.n	800438c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	f003 0310 	and.w	r3, r3, #16
 8004350:	2b10      	cmp	r3, #16
 8004352:	d11b      	bne.n	800438c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f06f 0210 	mvn.w	r2, #16
 800435c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2208      	movs	r2, #8
 8004362:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	69db      	ldr	r3, [r3, #28]
 800436a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f000 f887 	bl	8004486 <HAL_TIM_IC_CaptureCallback>
 8004378:	e005      	b.n	8004386 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f000 f879 	bl	8004472 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f000 f88a 	bl	800449a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	2b01      	cmp	r3, #1
 8004398:	d10e      	bne.n	80043b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d107      	bne.n	80043b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f06f 0201 	mvn.w	r2, #1
 80043b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f7fc fc44 	bl	8000c40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	691b      	ldr	r3, [r3, #16]
 80043be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043c2:	2b80      	cmp	r3, #128	; 0x80
 80043c4:	d10e      	bne.n	80043e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043d0:	2b80      	cmp	r3, #128	; 0x80
 80043d2:	d107      	bne.n	80043e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80043dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 f914 	bl	800460c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043f2:	d10e      	bne.n	8004412 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68db      	ldr	r3, [r3, #12]
 80043fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043fe:	2b80      	cmp	r3, #128	; 0x80
 8004400:	d107      	bne.n	8004412 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800440a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	f000 f907 	bl	8004620 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	691b      	ldr	r3, [r3, #16]
 8004418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800441c:	2b40      	cmp	r3, #64	; 0x40
 800441e:	d10e      	bne.n	800443e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800442a:	2b40      	cmp	r3, #64	; 0x40
 800442c:	d107      	bne.n	800443e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004436:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 f838 	bl	80044ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	f003 0320 	and.w	r3, r3, #32
 8004448:	2b20      	cmp	r3, #32
 800444a:	d10e      	bne.n	800446a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	f003 0320 	and.w	r3, r3, #32
 8004456:	2b20      	cmp	r3, #32
 8004458:	d107      	bne.n	800446a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f06f 0220 	mvn.w	r2, #32
 8004462:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f000 f8c7 	bl	80045f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800446a:	bf00      	nop
 800446c:	3708      	adds	r7, #8
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}

08004472 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004472:	b480      	push	{r7}
 8004474:	b083      	sub	sp, #12
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800447a:	bf00      	nop
 800447c:	370c      	adds	r7, #12
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr

08004486 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004486:	b480      	push	{r7}
 8004488:	b083      	sub	sp, #12
 800448a:	af00      	add	r7, sp, #0
 800448c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800448e:	bf00      	nop
 8004490:	370c      	adds	r7, #12
 8004492:	46bd      	mov	sp, r7
 8004494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004498:	4770      	bx	lr

0800449a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800449a:	b480      	push	{r7}
 800449c:	b083      	sub	sp, #12
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044a2:	bf00      	nop
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr

080044ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044ae:	b480      	push	{r7}
 80044b0:	b083      	sub	sp, #12
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044b6:	bf00      	nop
 80044b8:	370c      	adds	r7, #12
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
	...

080044c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b085      	sub	sp, #20
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a40      	ldr	r2, [pc, #256]	; (80045d8 <TIM_Base_SetConfig+0x114>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d013      	beq.n	8004504 <TIM_Base_SetConfig+0x40>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044e2:	d00f      	beq.n	8004504 <TIM_Base_SetConfig+0x40>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a3d      	ldr	r2, [pc, #244]	; (80045dc <TIM_Base_SetConfig+0x118>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d00b      	beq.n	8004504 <TIM_Base_SetConfig+0x40>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a3c      	ldr	r2, [pc, #240]	; (80045e0 <TIM_Base_SetConfig+0x11c>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d007      	beq.n	8004504 <TIM_Base_SetConfig+0x40>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a3b      	ldr	r2, [pc, #236]	; (80045e4 <TIM_Base_SetConfig+0x120>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d003      	beq.n	8004504 <TIM_Base_SetConfig+0x40>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a3a      	ldr	r2, [pc, #232]	; (80045e8 <TIM_Base_SetConfig+0x124>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d108      	bne.n	8004516 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800450a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	68fa      	ldr	r2, [r7, #12]
 8004512:	4313      	orrs	r3, r2
 8004514:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a2f      	ldr	r2, [pc, #188]	; (80045d8 <TIM_Base_SetConfig+0x114>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d01f      	beq.n	800455e <TIM_Base_SetConfig+0x9a>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004524:	d01b      	beq.n	800455e <TIM_Base_SetConfig+0x9a>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a2c      	ldr	r2, [pc, #176]	; (80045dc <TIM_Base_SetConfig+0x118>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d017      	beq.n	800455e <TIM_Base_SetConfig+0x9a>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a2b      	ldr	r2, [pc, #172]	; (80045e0 <TIM_Base_SetConfig+0x11c>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d013      	beq.n	800455e <TIM_Base_SetConfig+0x9a>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a2a      	ldr	r2, [pc, #168]	; (80045e4 <TIM_Base_SetConfig+0x120>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d00f      	beq.n	800455e <TIM_Base_SetConfig+0x9a>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a29      	ldr	r2, [pc, #164]	; (80045e8 <TIM_Base_SetConfig+0x124>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d00b      	beq.n	800455e <TIM_Base_SetConfig+0x9a>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a28      	ldr	r2, [pc, #160]	; (80045ec <TIM_Base_SetConfig+0x128>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d007      	beq.n	800455e <TIM_Base_SetConfig+0x9a>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a27      	ldr	r2, [pc, #156]	; (80045f0 <TIM_Base_SetConfig+0x12c>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d003      	beq.n	800455e <TIM_Base_SetConfig+0x9a>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a26      	ldr	r2, [pc, #152]	; (80045f4 <TIM_Base_SetConfig+0x130>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d108      	bne.n	8004570 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004564:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	68fa      	ldr	r2, [r7, #12]
 800456c:	4313      	orrs	r3, r2
 800456e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	4313      	orrs	r3, r2
 800457c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	689a      	ldr	r2, [r3, #8]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a10      	ldr	r2, [pc, #64]	; (80045d8 <TIM_Base_SetConfig+0x114>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d00f      	beq.n	80045bc <TIM_Base_SetConfig+0xf8>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a12      	ldr	r2, [pc, #72]	; (80045e8 <TIM_Base_SetConfig+0x124>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d00b      	beq.n	80045bc <TIM_Base_SetConfig+0xf8>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a11      	ldr	r2, [pc, #68]	; (80045ec <TIM_Base_SetConfig+0x128>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d007      	beq.n	80045bc <TIM_Base_SetConfig+0xf8>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	4a10      	ldr	r2, [pc, #64]	; (80045f0 <TIM_Base_SetConfig+0x12c>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d003      	beq.n	80045bc <TIM_Base_SetConfig+0xf8>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4a0f      	ldr	r2, [pc, #60]	; (80045f4 <TIM_Base_SetConfig+0x130>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d103      	bne.n	80045c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	691a      	ldr	r2, [r3, #16]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2201      	movs	r2, #1
 80045c8:	615a      	str	r2, [r3, #20]
}
 80045ca:	bf00      	nop
 80045cc:	3714      	adds	r7, #20
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	40012c00 	.word	0x40012c00
 80045dc:	40000400 	.word	0x40000400
 80045e0:	40000800 	.word	0x40000800
 80045e4:	40000c00 	.word	0x40000c00
 80045e8:	40013400 	.word	0x40013400
 80045ec:	40014000 	.word	0x40014000
 80045f0:	40014400 	.word	0x40014400
 80045f4:	40014800 	.word	0x40014800

080045f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004600:	bf00      	nop
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004628:	bf00      	nop
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d101      	bne.n	8004646 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e042      	b.n	80046cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800464c:	2b00      	cmp	r3, #0
 800464e:	d106      	bne.n	800465e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f7fc fd3b 	bl	80010d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2224      	movs	r2, #36	; 0x24
 8004662:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f022 0201 	bic.w	r2, r2, #1
 8004674:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 f8c4 	bl	8004804 <UART_SetConfig>
 800467c:	4603      	mov	r3, r0
 800467e:	2b01      	cmp	r3, #1
 8004680:	d101      	bne.n	8004686 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e022      	b.n	80046cc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800468a:	2b00      	cmp	r3, #0
 800468c:	d002      	beq.n	8004694 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 fb8a 	bl	8004da8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	685a      	ldr	r2, [r3, #4]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689a      	ldr	r2, [r3, #8]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f042 0201 	orr.w	r2, r2, #1
 80046c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 fc11 	bl	8004eec <UART_CheckIdleState>
 80046ca:	4603      	mov	r3, r0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3708      	adds	r7, #8
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b08a      	sub	sp, #40	; 0x28
 80046d8:	af02      	add	r7, sp, #8
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	603b      	str	r3, [r7, #0]
 80046e0:	4613      	mov	r3, r2
 80046e2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80046ea:	2b20      	cmp	r3, #32
 80046ec:	f040 8084 	bne.w	80047f8 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d002      	beq.n	80046fc <HAL_UART_Transmit+0x28>
 80046f6:	88fb      	ldrh	r3, [r7, #6]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d101      	bne.n	8004700 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e07c      	b.n	80047fa <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8004706:	2b01      	cmp	r3, #1
 8004708:	d101      	bne.n	800470e <HAL_UART_Transmit+0x3a>
 800470a:	2302      	movs	r3, #2
 800470c:	e075      	b.n	80047fa <HAL_UART_Transmit+0x126>
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2201      	movs	r2, #1
 8004712:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2221      	movs	r2, #33	; 0x21
 8004722:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004726:	f7fc fe6f 	bl	8001408 <HAL_GetTick>
 800472a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	88fa      	ldrh	r2, [r7, #6]
 8004730:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	88fa      	ldrh	r2, [r7, #6]
 8004738:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004744:	d108      	bne.n	8004758 <HAL_UART_Transmit+0x84>
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d104      	bne.n	8004758 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800474e:	2300      	movs	r3, #0
 8004750:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	61bb      	str	r3, [r7, #24]
 8004756:	e003      	b.n	8004760 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800475c:	2300      	movs	r3, #0
 800475e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2200      	movs	r2, #0
 8004764:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 8004768:	e02d      	b.n	80047c6 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	9300      	str	r3, [sp, #0]
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	2200      	movs	r2, #0
 8004772:	2180      	movs	r1, #128	; 0x80
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f000 fc01 	bl	8004f7c <UART_WaitOnFlagUntilTimeout>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d001      	beq.n	8004784 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e03a      	b.n	80047fa <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d10b      	bne.n	80047a2 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	881a      	ldrh	r2, [r3, #0]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004796:	b292      	uxth	r2, r2
 8004798:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	3302      	adds	r3, #2
 800479e:	61bb      	str	r3, [r7, #24]
 80047a0:	e008      	b.n	80047b4 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	781a      	ldrb	r2, [r3, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	b292      	uxth	r2, r2
 80047ac:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	3301      	adds	r3, #1
 80047b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	3b01      	subs	r3, #1
 80047be:	b29a      	uxth	r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1cb      	bne.n	800476a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	9300      	str	r3, [sp, #0]
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	2200      	movs	r2, #0
 80047da:	2140      	movs	r1, #64	; 0x40
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f000 fbcd 	bl	8004f7c <UART_WaitOnFlagUntilTimeout>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d001      	beq.n	80047ec <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e006      	b.n	80047fa <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2220      	movs	r2, #32
 80047f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 80047f4:	2300      	movs	r3, #0
 80047f6:	e000      	b.n	80047fa <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 80047f8:	2302      	movs	r3, #2
  }
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3720      	adds	r7, #32
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
	...

08004804 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004804:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8004808:	b088      	sub	sp, #32
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800480e:	2300      	movs	r3, #0
 8004810:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	689a      	ldr	r2, [r3, #8]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	691b      	ldr	r3, [r3, #16]
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	695b      	ldr	r3, [r3, #20]
 8004820:	431a      	orrs	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	69db      	ldr	r3, [r3, #28]
 8004826:	4313      	orrs	r3, r2
 8004828:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800482e:	69fa      	ldr	r2, [r7, #28]
 8004830:	4313      	orrs	r3, r2
 8004832:	61fb      	str	r3, [r7, #28]
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	4bb1      	ldr	r3, [pc, #708]	; (8004b00 <UART_SetConfig+0x2fc>)
 800483c:	4013      	ands	r3, r2
 800483e:	687a      	ldr	r2, [r7, #4]
 8004840:	6812      	ldr	r2, [r2, #0]
 8004842:	69f9      	ldr	r1, [r7, #28]
 8004844:	430b      	orrs	r3, r1
 8004846:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	68da      	ldr	r2, [r3, #12]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	430a      	orrs	r2, r1
 800485c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	699b      	ldr	r3, [r3, #24]
 8004862:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4aa6      	ldr	r2, [pc, #664]	; (8004b04 <UART_SetConfig+0x300>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d004      	beq.n	8004878 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a1b      	ldr	r3, [r3, #32]
 8004872:	69fa      	ldr	r2, [r7, #28]
 8004874:	4313      	orrs	r3, r2
 8004876:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004882:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	6812      	ldr	r2, [r2, #0]
 800488a:	69f9      	ldr	r1, [r7, #28]
 800488c:	430b      	orrs	r3, r1
 800488e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004896:	f023 010f 	bic.w	r1, r3, #15
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	430a      	orrs	r2, r1
 80048a4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a97      	ldr	r2, [pc, #604]	; (8004b08 <UART_SetConfig+0x304>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d121      	bne.n	80048f4 <UART_SetConfig+0xf0>
 80048b0:	4b96      	ldr	r3, [pc, #600]	; (8004b0c <UART_SetConfig+0x308>)
 80048b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048b6:	f003 0303 	and.w	r3, r3, #3
 80048ba:	2b03      	cmp	r3, #3
 80048bc:	d816      	bhi.n	80048ec <UART_SetConfig+0xe8>
 80048be:	a201      	add	r2, pc, #4	; (adr r2, 80048c4 <UART_SetConfig+0xc0>)
 80048c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048c4:	080048d5 	.word	0x080048d5
 80048c8:	080048e1 	.word	0x080048e1
 80048cc:	080048db 	.word	0x080048db
 80048d0:	080048e7 	.word	0x080048e7
 80048d4:	2301      	movs	r3, #1
 80048d6:	76fb      	strb	r3, [r7, #27]
 80048d8:	e0e8      	b.n	8004aac <UART_SetConfig+0x2a8>
 80048da:	2302      	movs	r3, #2
 80048dc:	76fb      	strb	r3, [r7, #27]
 80048de:	e0e5      	b.n	8004aac <UART_SetConfig+0x2a8>
 80048e0:	2304      	movs	r3, #4
 80048e2:	76fb      	strb	r3, [r7, #27]
 80048e4:	e0e2      	b.n	8004aac <UART_SetConfig+0x2a8>
 80048e6:	2308      	movs	r3, #8
 80048e8:	76fb      	strb	r3, [r7, #27]
 80048ea:	e0df      	b.n	8004aac <UART_SetConfig+0x2a8>
 80048ec:	2310      	movs	r3, #16
 80048ee:	76fb      	strb	r3, [r7, #27]
 80048f0:	bf00      	nop
 80048f2:	e0db      	b.n	8004aac <UART_SetConfig+0x2a8>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a85      	ldr	r2, [pc, #532]	; (8004b10 <UART_SetConfig+0x30c>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d134      	bne.n	8004968 <UART_SetConfig+0x164>
 80048fe:	4b83      	ldr	r3, [pc, #524]	; (8004b0c <UART_SetConfig+0x308>)
 8004900:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004904:	f003 030c 	and.w	r3, r3, #12
 8004908:	2b0c      	cmp	r3, #12
 800490a:	d829      	bhi.n	8004960 <UART_SetConfig+0x15c>
 800490c:	a201      	add	r2, pc, #4	; (adr r2, 8004914 <UART_SetConfig+0x110>)
 800490e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004912:	bf00      	nop
 8004914:	08004949 	.word	0x08004949
 8004918:	08004961 	.word	0x08004961
 800491c:	08004961 	.word	0x08004961
 8004920:	08004961 	.word	0x08004961
 8004924:	08004955 	.word	0x08004955
 8004928:	08004961 	.word	0x08004961
 800492c:	08004961 	.word	0x08004961
 8004930:	08004961 	.word	0x08004961
 8004934:	0800494f 	.word	0x0800494f
 8004938:	08004961 	.word	0x08004961
 800493c:	08004961 	.word	0x08004961
 8004940:	08004961 	.word	0x08004961
 8004944:	0800495b 	.word	0x0800495b
 8004948:	2300      	movs	r3, #0
 800494a:	76fb      	strb	r3, [r7, #27]
 800494c:	e0ae      	b.n	8004aac <UART_SetConfig+0x2a8>
 800494e:	2302      	movs	r3, #2
 8004950:	76fb      	strb	r3, [r7, #27]
 8004952:	e0ab      	b.n	8004aac <UART_SetConfig+0x2a8>
 8004954:	2304      	movs	r3, #4
 8004956:	76fb      	strb	r3, [r7, #27]
 8004958:	e0a8      	b.n	8004aac <UART_SetConfig+0x2a8>
 800495a:	2308      	movs	r3, #8
 800495c:	76fb      	strb	r3, [r7, #27]
 800495e:	e0a5      	b.n	8004aac <UART_SetConfig+0x2a8>
 8004960:	2310      	movs	r3, #16
 8004962:	76fb      	strb	r3, [r7, #27]
 8004964:	bf00      	nop
 8004966:	e0a1      	b.n	8004aac <UART_SetConfig+0x2a8>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a69      	ldr	r2, [pc, #420]	; (8004b14 <UART_SetConfig+0x310>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d120      	bne.n	80049b4 <UART_SetConfig+0x1b0>
 8004972:	4b66      	ldr	r3, [pc, #408]	; (8004b0c <UART_SetConfig+0x308>)
 8004974:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004978:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800497c:	2b10      	cmp	r3, #16
 800497e:	d00f      	beq.n	80049a0 <UART_SetConfig+0x19c>
 8004980:	2b10      	cmp	r3, #16
 8004982:	d802      	bhi.n	800498a <UART_SetConfig+0x186>
 8004984:	2b00      	cmp	r3, #0
 8004986:	d005      	beq.n	8004994 <UART_SetConfig+0x190>
 8004988:	e010      	b.n	80049ac <UART_SetConfig+0x1a8>
 800498a:	2b20      	cmp	r3, #32
 800498c:	d005      	beq.n	800499a <UART_SetConfig+0x196>
 800498e:	2b30      	cmp	r3, #48	; 0x30
 8004990:	d009      	beq.n	80049a6 <UART_SetConfig+0x1a2>
 8004992:	e00b      	b.n	80049ac <UART_SetConfig+0x1a8>
 8004994:	2300      	movs	r3, #0
 8004996:	76fb      	strb	r3, [r7, #27]
 8004998:	e088      	b.n	8004aac <UART_SetConfig+0x2a8>
 800499a:	2302      	movs	r3, #2
 800499c:	76fb      	strb	r3, [r7, #27]
 800499e:	e085      	b.n	8004aac <UART_SetConfig+0x2a8>
 80049a0:	2304      	movs	r3, #4
 80049a2:	76fb      	strb	r3, [r7, #27]
 80049a4:	e082      	b.n	8004aac <UART_SetConfig+0x2a8>
 80049a6:	2308      	movs	r3, #8
 80049a8:	76fb      	strb	r3, [r7, #27]
 80049aa:	e07f      	b.n	8004aac <UART_SetConfig+0x2a8>
 80049ac:	2310      	movs	r3, #16
 80049ae:	76fb      	strb	r3, [r7, #27]
 80049b0:	bf00      	nop
 80049b2:	e07b      	b.n	8004aac <UART_SetConfig+0x2a8>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a57      	ldr	r2, [pc, #348]	; (8004b18 <UART_SetConfig+0x314>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d120      	bne.n	8004a00 <UART_SetConfig+0x1fc>
 80049be:	4b53      	ldr	r3, [pc, #332]	; (8004b0c <UART_SetConfig+0x308>)
 80049c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049c4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80049c8:	2b40      	cmp	r3, #64	; 0x40
 80049ca:	d00f      	beq.n	80049ec <UART_SetConfig+0x1e8>
 80049cc:	2b40      	cmp	r3, #64	; 0x40
 80049ce:	d802      	bhi.n	80049d6 <UART_SetConfig+0x1d2>
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d005      	beq.n	80049e0 <UART_SetConfig+0x1dc>
 80049d4:	e010      	b.n	80049f8 <UART_SetConfig+0x1f4>
 80049d6:	2b80      	cmp	r3, #128	; 0x80
 80049d8:	d005      	beq.n	80049e6 <UART_SetConfig+0x1e2>
 80049da:	2bc0      	cmp	r3, #192	; 0xc0
 80049dc:	d009      	beq.n	80049f2 <UART_SetConfig+0x1ee>
 80049de:	e00b      	b.n	80049f8 <UART_SetConfig+0x1f4>
 80049e0:	2300      	movs	r3, #0
 80049e2:	76fb      	strb	r3, [r7, #27]
 80049e4:	e062      	b.n	8004aac <UART_SetConfig+0x2a8>
 80049e6:	2302      	movs	r3, #2
 80049e8:	76fb      	strb	r3, [r7, #27]
 80049ea:	e05f      	b.n	8004aac <UART_SetConfig+0x2a8>
 80049ec:	2304      	movs	r3, #4
 80049ee:	76fb      	strb	r3, [r7, #27]
 80049f0:	e05c      	b.n	8004aac <UART_SetConfig+0x2a8>
 80049f2:	2308      	movs	r3, #8
 80049f4:	76fb      	strb	r3, [r7, #27]
 80049f6:	e059      	b.n	8004aac <UART_SetConfig+0x2a8>
 80049f8:	2310      	movs	r3, #16
 80049fa:	76fb      	strb	r3, [r7, #27]
 80049fc:	bf00      	nop
 80049fe:	e055      	b.n	8004aac <UART_SetConfig+0x2a8>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a45      	ldr	r2, [pc, #276]	; (8004b1c <UART_SetConfig+0x318>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d124      	bne.n	8004a54 <UART_SetConfig+0x250>
 8004a0a:	4b40      	ldr	r3, [pc, #256]	; (8004b0c <UART_SetConfig+0x308>)
 8004a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a18:	d012      	beq.n	8004a40 <UART_SetConfig+0x23c>
 8004a1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a1e:	d802      	bhi.n	8004a26 <UART_SetConfig+0x222>
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d007      	beq.n	8004a34 <UART_SetConfig+0x230>
 8004a24:	e012      	b.n	8004a4c <UART_SetConfig+0x248>
 8004a26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a2a:	d006      	beq.n	8004a3a <UART_SetConfig+0x236>
 8004a2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a30:	d009      	beq.n	8004a46 <UART_SetConfig+0x242>
 8004a32:	e00b      	b.n	8004a4c <UART_SetConfig+0x248>
 8004a34:	2300      	movs	r3, #0
 8004a36:	76fb      	strb	r3, [r7, #27]
 8004a38:	e038      	b.n	8004aac <UART_SetConfig+0x2a8>
 8004a3a:	2302      	movs	r3, #2
 8004a3c:	76fb      	strb	r3, [r7, #27]
 8004a3e:	e035      	b.n	8004aac <UART_SetConfig+0x2a8>
 8004a40:	2304      	movs	r3, #4
 8004a42:	76fb      	strb	r3, [r7, #27]
 8004a44:	e032      	b.n	8004aac <UART_SetConfig+0x2a8>
 8004a46:	2308      	movs	r3, #8
 8004a48:	76fb      	strb	r3, [r7, #27]
 8004a4a:	e02f      	b.n	8004aac <UART_SetConfig+0x2a8>
 8004a4c:	2310      	movs	r3, #16
 8004a4e:	76fb      	strb	r3, [r7, #27]
 8004a50:	bf00      	nop
 8004a52:	e02b      	b.n	8004aac <UART_SetConfig+0x2a8>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a2a      	ldr	r2, [pc, #168]	; (8004b04 <UART_SetConfig+0x300>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d124      	bne.n	8004aa8 <UART_SetConfig+0x2a4>
 8004a5e:	4b2b      	ldr	r3, [pc, #172]	; (8004b0c <UART_SetConfig+0x308>)
 8004a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a64:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004a68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a6c:	d012      	beq.n	8004a94 <UART_SetConfig+0x290>
 8004a6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a72:	d802      	bhi.n	8004a7a <UART_SetConfig+0x276>
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d007      	beq.n	8004a88 <UART_SetConfig+0x284>
 8004a78:	e012      	b.n	8004aa0 <UART_SetConfig+0x29c>
 8004a7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a7e:	d006      	beq.n	8004a8e <UART_SetConfig+0x28a>
 8004a80:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004a84:	d009      	beq.n	8004a9a <UART_SetConfig+0x296>
 8004a86:	e00b      	b.n	8004aa0 <UART_SetConfig+0x29c>
 8004a88:	2300      	movs	r3, #0
 8004a8a:	76fb      	strb	r3, [r7, #27]
 8004a8c:	e00e      	b.n	8004aac <UART_SetConfig+0x2a8>
 8004a8e:	2302      	movs	r3, #2
 8004a90:	76fb      	strb	r3, [r7, #27]
 8004a92:	e00b      	b.n	8004aac <UART_SetConfig+0x2a8>
 8004a94:	2304      	movs	r3, #4
 8004a96:	76fb      	strb	r3, [r7, #27]
 8004a98:	e008      	b.n	8004aac <UART_SetConfig+0x2a8>
 8004a9a:	2308      	movs	r3, #8
 8004a9c:	76fb      	strb	r3, [r7, #27]
 8004a9e:	e005      	b.n	8004aac <UART_SetConfig+0x2a8>
 8004aa0:	2310      	movs	r3, #16
 8004aa2:	76fb      	strb	r3, [r7, #27]
 8004aa4:	bf00      	nop
 8004aa6:	e001      	b.n	8004aac <UART_SetConfig+0x2a8>
 8004aa8:	2310      	movs	r3, #16
 8004aaa:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a14      	ldr	r2, [pc, #80]	; (8004b04 <UART_SetConfig+0x300>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	f040 80a1 	bne.w	8004bfa <UART_SetConfig+0x3f6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ab8:	7efb      	ldrb	r3, [r7, #27]
 8004aba:	2b08      	cmp	r3, #8
 8004abc:	d836      	bhi.n	8004b2c <UART_SetConfig+0x328>
 8004abe:	a201      	add	r2, pc, #4	; (adr r2, 8004ac4 <UART_SetConfig+0x2c0>)
 8004ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac4:	08004ae9 	.word	0x08004ae9
 8004ac8:	08004b2d 	.word	0x08004b2d
 8004acc:	08004af1 	.word	0x08004af1
 8004ad0:	08004b2d 	.word	0x08004b2d
 8004ad4:	08004af7 	.word	0x08004af7
 8004ad8:	08004b2d 	.word	0x08004b2d
 8004adc:	08004b2d 	.word	0x08004b2d
 8004ae0:	08004b2d 	.word	0x08004b2d
 8004ae4:	08004b25 	.word	0x08004b25
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ae8:	f7fe fcaa 	bl	8003440 <HAL_RCC_GetPCLK1Freq>
 8004aec:	6178      	str	r0, [r7, #20]
        break;
 8004aee:	e022      	b.n	8004b36 <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004af0:	4b0b      	ldr	r3, [pc, #44]	; (8004b20 <UART_SetConfig+0x31c>)
 8004af2:	617b      	str	r3, [r7, #20]
        break;
 8004af4:	e01f      	b.n	8004b36 <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004af6:	f7fe fc0d 	bl	8003314 <HAL_RCC_GetSysClockFreq>
 8004afa:	6178      	str	r0, [r7, #20]
        break;
 8004afc:	e01b      	b.n	8004b36 <UART_SetConfig+0x332>
 8004afe:	bf00      	nop
 8004b00:	cfff69f3 	.word	0xcfff69f3
 8004b04:	40008000 	.word	0x40008000
 8004b08:	40013800 	.word	0x40013800
 8004b0c:	40021000 	.word	0x40021000
 8004b10:	40004400 	.word	0x40004400
 8004b14:	40004800 	.word	0x40004800
 8004b18:	40004c00 	.word	0x40004c00
 8004b1c:	40005000 	.word	0x40005000
 8004b20:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b28:	617b      	str	r3, [r7, #20]
        break;
 8004b2a:	e004      	b.n	8004b36 <UART_SetConfig+0x332>
      default:
        pclk = 0U;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	76bb      	strb	r3, [r7, #26]
        break;
 8004b34:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	f000 811d 	beq.w	8004d78 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b42:	4a97      	ldr	r2, [pc, #604]	; (8004da0 <UART_SetConfig+0x59c>)
 8004b44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b48:	461a      	mov	r2, r3
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b50:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685a      	ldr	r2, [r3, #4]
 8004b56:	4613      	mov	r3, r2
 8004b58:	005b      	lsls	r3, r3, #1
 8004b5a:	4413      	add	r3, r2
 8004b5c:	68ba      	ldr	r2, [r7, #8]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d305      	bcc.n	8004b6e <UART_SetConfig+0x36a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d902      	bls.n	8004b74 <UART_SetConfig+0x370>
      {
        ret = HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	76bb      	strb	r3, [r7, #26]
 8004b72:	e101      	b.n	8004d78 <UART_SetConfig+0x574>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	4618      	mov	r0, r3
 8004b78:	f04f 0100 	mov.w	r1, #0
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b80:	4a87      	ldr	r2, [pc, #540]	; (8004da0 <UART_SetConfig+0x59c>)
 8004b82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	f04f 0400 	mov.w	r4, #0
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	4623      	mov	r3, r4
 8004b90:	f7fb fb86 	bl	80002a0 <__aeabi_uldivmod>
 8004b94:	4603      	mov	r3, r0
 8004b96:	460c      	mov	r4, r1
 8004b98:	4619      	mov	r1, r3
 8004b9a:	4622      	mov	r2, r4
 8004b9c:	f04f 0300 	mov.w	r3, #0
 8004ba0:	f04f 0400 	mov.w	r4, #0
 8004ba4:	0214      	lsls	r4, r2, #8
 8004ba6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004baa:	020b      	lsls	r3, r1, #8
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	6852      	ldr	r2, [r2, #4]
 8004bb0:	0852      	lsrs	r2, r2, #1
 8004bb2:	4611      	mov	r1, r2
 8004bb4:	f04f 0200 	mov.w	r2, #0
 8004bb8:	eb13 0b01 	adds.w	fp, r3, r1
 8004bbc:	eb44 0c02 	adc.w	ip, r4, r2
 8004bc0:	4658      	mov	r0, fp
 8004bc2:	4661      	mov	r1, ip
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f04f 0400 	mov.w	r4, #0
 8004bcc:	461a      	mov	r2, r3
 8004bce:	4623      	mov	r3, r4
 8004bd0:	f7fb fb66 	bl	80002a0 <__aeabi_uldivmod>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	460c      	mov	r4, r1
 8004bd8:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004be0:	d308      	bcc.n	8004bf4 <UART_SetConfig+0x3f0>
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004be8:	d204      	bcs.n	8004bf4 <UART_SetConfig+0x3f0>
        {
          huart->Instance->BRR = usartdiv;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	693a      	ldr	r2, [r7, #16]
 8004bf0:	60da      	str	r2, [r3, #12]
 8004bf2:	e0c1      	b.n	8004d78 <UART_SetConfig+0x574>
        }
        else
        {
          ret = HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	76bb      	strb	r3, [r7, #26]
 8004bf8:	e0be      	b.n	8004d78 <UART_SetConfig+0x574>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	69db      	ldr	r3, [r3, #28]
 8004bfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c02:	d164      	bne.n	8004cce <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 8004c04:	7efb      	ldrb	r3, [r7, #27]
 8004c06:	2b08      	cmp	r3, #8
 8004c08:	d827      	bhi.n	8004c5a <UART_SetConfig+0x456>
 8004c0a:	a201      	add	r2, pc, #4	; (adr r2, 8004c10 <UART_SetConfig+0x40c>)
 8004c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c10:	08004c35 	.word	0x08004c35
 8004c14:	08004c3d 	.word	0x08004c3d
 8004c18:	08004c45 	.word	0x08004c45
 8004c1c:	08004c5b 	.word	0x08004c5b
 8004c20:	08004c4b 	.word	0x08004c4b
 8004c24:	08004c5b 	.word	0x08004c5b
 8004c28:	08004c5b 	.word	0x08004c5b
 8004c2c:	08004c5b 	.word	0x08004c5b
 8004c30:	08004c53 	.word	0x08004c53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c34:	f7fe fc04 	bl	8003440 <HAL_RCC_GetPCLK1Freq>
 8004c38:	6178      	str	r0, [r7, #20]
        break;
 8004c3a:	e013      	b.n	8004c64 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c3c:	f7fe fc16 	bl	800346c <HAL_RCC_GetPCLK2Freq>
 8004c40:	6178      	str	r0, [r7, #20]
        break;
 8004c42:	e00f      	b.n	8004c64 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c44:	4b57      	ldr	r3, [pc, #348]	; (8004da4 <UART_SetConfig+0x5a0>)
 8004c46:	617b      	str	r3, [r7, #20]
        break;
 8004c48:	e00c      	b.n	8004c64 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c4a:	f7fe fb63 	bl	8003314 <HAL_RCC_GetSysClockFreq>
 8004c4e:	6178      	str	r0, [r7, #20]
        break;
 8004c50:	e008      	b.n	8004c64 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c56:	617b      	str	r3, [r7, #20]
        break;
 8004c58:	e004      	b.n	8004c64 <UART_SetConfig+0x460>
      default:
        pclk = 0U;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	76bb      	strb	r3, [r7, #26]
        break;
 8004c62:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	f000 8086 	beq.w	8004d78 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c70:	4a4b      	ldr	r2, [pc, #300]	; (8004da0 <UART_SetConfig+0x59c>)
 8004c72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c76:	461a      	mov	r2, r3
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c7e:	005a      	lsls	r2, r3, #1
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	085b      	lsrs	r3, r3, #1
 8004c86:	441a      	add	r2, r3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	2b0f      	cmp	r3, #15
 8004c98:	d916      	bls.n	8004cc8 <UART_SetConfig+0x4c4>
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ca0:	d212      	bcs.n	8004cc8 <UART_SetConfig+0x4c4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	f023 030f 	bic.w	r3, r3, #15
 8004caa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	085b      	lsrs	r3, r3, #1
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	f003 0307 	and.w	r3, r3, #7
 8004cb6:	b29a      	uxth	r2, r3
 8004cb8:	89fb      	ldrh	r3, [r7, #14]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	89fa      	ldrh	r2, [r7, #14]
 8004cc4:	60da      	str	r2, [r3, #12]
 8004cc6:	e057      	b.n	8004d78 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	76bb      	strb	r3, [r7, #26]
 8004ccc:	e054      	b.n	8004d78 <UART_SetConfig+0x574>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004cce:	7efb      	ldrb	r3, [r7, #27]
 8004cd0:	2b08      	cmp	r3, #8
 8004cd2:	d828      	bhi.n	8004d26 <UART_SetConfig+0x522>
 8004cd4:	a201      	add	r2, pc, #4	; (adr r2, 8004cdc <UART_SetConfig+0x4d8>)
 8004cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cda:	bf00      	nop
 8004cdc:	08004d01 	.word	0x08004d01
 8004ce0:	08004d09 	.word	0x08004d09
 8004ce4:	08004d11 	.word	0x08004d11
 8004ce8:	08004d27 	.word	0x08004d27
 8004cec:	08004d17 	.word	0x08004d17
 8004cf0:	08004d27 	.word	0x08004d27
 8004cf4:	08004d27 	.word	0x08004d27
 8004cf8:	08004d27 	.word	0x08004d27
 8004cfc:	08004d1f 	.word	0x08004d1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d00:	f7fe fb9e 	bl	8003440 <HAL_RCC_GetPCLK1Freq>
 8004d04:	6178      	str	r0, [r7, #20]
        break;
 8004d06:	e013      	b.n	8004d30 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d08:	f7fe fbb0 	bl	800346c <HAL_RCC_GetPCLK2Freq>
 8004d0c:	6178      	str	r0, [r7, #20]
        break;
 8004d0e:	e00f      	b.n	8004d30 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d10:	4b24      	ldr	r3, [pc, #144]	; (8004da4 <UART_SetConfig+0x5a0>)
 8004d12:	617b      	str	r3, [r7, #20]
        break;
 8004d14:	e00c      	b.n	8004d30 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d16:	f7fe fafd 	bl	8003314 <HAL_RCC_GetSysClockFreq>
 8004d1a:	6178      	str	r0, [r7, #20]
        break;
 8004d1c:	e008      	b.n	8004d30 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d22:	617b      	str	r3, [r7, #20]
        break;
 8004d24:	e004      	b.n	8004d30 <UART_SetConfig+0x52c>
      default:
        pclk = 0U;
 8004d26:	2300      	movs	r3, #0
 8004d28:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	76bb      	strb	r3, [r7, #26]
        break;
 8004d2e:	bf00      	nop
    }

    if (pclk != 0U)
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d020      	beq.n	8004d78 <UART_SetConfig+0x574>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3a:	4a19      	ldr	r2, [pc, #100]	; (8004da0 <UART_SetConfig+0x59c>)
 8004d3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d40:	461a      	mov	r2, r3
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	fbb3 f2f2 	udiv	r2, r3, r2
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	085b      	lsrs	r3, r3, #1
 8004d4e:	441a      	add	r2, r3
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	2b0f      	cmp	r3, #15
 8004d60:	d908      	bls.n	8004d74 <UART_SetConfig+0x570>
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d68:	d204      	bcs.n	8004d74 <UART_SetConfig+0x570>
      {
        huart->Instance->BRR = usartdiv;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	693a      	ldr	r2, [r7, #16]
 8004d70:	60da      	str	r2, [r3, #12]
 8004d72:	e001      	b.n	8004d78 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8004d94:	7ebb      	ldrb	r3, [r7, #26]
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3720      	adds	r7, #32
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8004da0:	08005bcc 	.word	0x08005bcc
 8004da4:	00f42400 	.word	0x00f42400

08004da8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004db4:	f003 0301 	and.w	r3, r3, #1
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d00a      	beq.n	8004dd2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd6:	f003 0302 	and.w	r3, r3, #2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00a      	beq.n	8004df4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	430a      	orrs	r2, r1
 8004df2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004df8:	f003 0304 	and.w	r3, r3, #4
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d00a      	beq.n	8004e16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	430a      	orrs	r2, r1
 8004e14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e1a:	f003 0308 	and.w	r3, r3, #8
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00a      	beq.n	8004e38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	430a      	orrs	r2, r1
 8004e36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e3c:	f003 0310 	and.w	r3, r3, #16
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d00a      	beq.n	8004e5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e5e:	f003 0320 	and.w	r3, r3, #32
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d00a      	beq.n	8004e7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	430a      	orrs	r2, r1
 8004e7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d01a      	beq.n	8004ebe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	430a      	orrs	r2, r1
 8004e9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ea2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ea6:	d10a      	bne.n	8004ebe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00a      	beq.n	8004ee0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	430a      	orrs	r2, r1
 8004ede:	605a      	str	r2, [r3, #4]
  }
}
 8004ee0:	bf00      	nop
 8004ee2:	370c      	adds	r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b086      	sub	sp, #24
 8004ef0:	af02      	add	r7, sp, #8
 8004ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004efc:	f7fc fa84 	bl	8001408 <HAL_GetTick>
 8004f00:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0308 	and.w	r3, r3, #8
 8004f0c:	2b08      	cmp	r3, #8
 8004f0e:	d10e      	bne.n	8004f2e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f10:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f14:	9300      	str	r3, [sp, #0]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 f82c 	bl	8004f7c <UART_WaitOnFlagUntilTimeout>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d001      	beq.n	8004f2e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e022      	b.n	8004f74 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0304 	and.w	r3, r3, #4
 8004f38:	2b04      	cmp	r3, #4
 8004f3a:	d10e      	bne.n	8004f5a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f40:	9300      	str	r3, [sp, #0]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 f816 	bl	8004f7c <UART_WaitOnFlagUntilTimeout>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d001      	beq.n	8004f5a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f56:	2303      	movs	r3, #3
 8004f58:	e00c      	b.n	8004f74 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2220      	movs	r2, #32
 8004f5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2220      	movs	r2, #32
 8004f66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3710      	adds	r7, #16
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	60f8      	str	r0, [r7, #12]
 8004f84:	60b9      	str	r1, [r7, #8]
 8004f86:	603b      	str	r3, [r7, #0]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f8c:	e062      	b.n	8005054 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f94:	d05e      	beq.n	8005054 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f96:	f7fc fa37 	bl	8001408 <HAL_GetTick>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	69ba      	ldr	r2, [r7, #24]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d302      	bcc.n	8004fac <UART_WaitOnFlagUntilTimeout+0x30>
 8004fa6:	69bb      	ldr	r3, [r7, #24]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d11d      	bne.n	8004fe8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004fba:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	689a      	ldr	r2, [r3, #8]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 0201 	bic.w	r2, r2, #1
 8004fca:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2220      	movs	r2, #32
 8004fd0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2220      	movs	r2, #32
 8004fd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e045      	b.n	8005074 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0304 	and.w	r3, r3, #4
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d02e      	beq.n	8005054 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	69db      	ldr	r3, [r3, #28]
 8004ffc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005000:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005004:	d126      	bne.n	8005054 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800500e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800501e:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689a      	ldr	r2, [r3, #8]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f022 0201 	bic.w	r2, r2, #1
 800502e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2220      	movs	r2, #32
 8005034:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2220      	movs	r2, #32
 800503c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2220      	movs	r2, #32
 8005044:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e00f      	b.n	8005074 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	69da      	ldr	r2, [r3, #28]
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	4013      	ands	r3, r2
 800505e:	68ba      	ldr	r2, [r7, #8]
 8005060:	429a      	cmp	r2, r3
 8005062:	bf0c      	ite	eq
 8005064:	2301      	moveq	r3, #1
 8005066:	2300      	movne	r3, #0
 8005068:	b2db      	uxtb	r3, r3
 800506a:	461a      	mov	r2, r3
 800506c:	79fb      	ldrb	r3, [r7, #7]
 800506e:	429a      	cmp	r2, r3
 8005070:	d08d      	beq.n	8004f8e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005072:	2300      	movs	r3, #0
}
 8005074:	4618      	mov	r0, r3
 8005076:	3710      	adds	r7, #16
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800507c:	b480      	push	{r7}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800508a:	2b01      	cmp	r3, #1
 800508c:	d101      	bne.n	8005092 <HAL_UARTEx_DisableFifoMode+0x16>
 800508e:	2302      	movs	r3, #2
 8005090:	e027      	b.n	80050e2 <HAL_UARTEx_DisableFifoMode+0x66>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2224      	movs	r2, #36	; 0x24
 800509e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f022 0201 	bic.w	r2, r2, #1
 80050b8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80050c0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2220      	movs	r2, #32
 80050d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3714      	adds	r7, #20
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr

080050ee <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80050ee:	b580      	push	{r7, lr}
 80050f0:	b084      	sub	sp, #16
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
 80050f6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d101      	bne.n	8005106 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005102:	2302      	movs	r3, #2
 8005104:	e02d      	b.n	8005162 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2201      	movs	r2, #1
 800510a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2224      	movs	r2, #36	; 0x24
 8005112:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f022 0201 	bic.w	r2, r2, #1
 800512c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	683a      	ldr	r2, [r7, #0]
 800513e:	430a      	orrs	r2, r1
 8005140:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 f850 	bl	80051e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	68fa      	ldr	r2, [r7, #12]
 800514e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2220      	movs	r2, #32
 8005154:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3710      	adds	r7, #16
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}

0800516a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800516a:	b580      	push	{r7, lr}
 800516c:	b084      	sub	sp, #16
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
 8005172:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800517a:	2b01      	cmp	r3, #1
 800517c:	d101      	bne.n	8005182 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800517e:	2302      	movs	r3, #2
 8005180:	e02d      	b.n	80051de <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2201      	movs	r2, #1
 8005186:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2224      	movs	r2, #36	; 0x24
 800518e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f022 0201 	bic.w	r2, r2, #1
 80051a8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	683a      	ldr	r2, [r7, #0]
 80051ba:	430a      	orrs	r2, r1
 80051bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 f812 	bl	80051e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2220      	movs	r2, #32
 80051d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3710      	adds	r7, #16
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
	...

080051e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b089      	sub	sp, #36	; 0x24
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80051f0:	4a2f      	ldr	r2, [pc, #188]	; (80052b0 <UARTEx_SetNbDataToProcess+0xc8>)
 80051f2:	f107 0314 	add.w	r3, r7, #20
 80051f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80051fa:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80051fe:	4a2d      	ldr	r2, [pc, #180]	; (80052b4 <UARTEx_SetNbDataToProcess+0xcc>)
 8005200:	f107 030c 	add.w	r3, r7, #12
 8005204:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005208:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005210:	2b00      	cmp	r3, #0
 8005212:	d108      	bne.n	8005226 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005224:	e03d      	b.n	80052a2 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005226:	2308      	movs	r3, #8
 8005228:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800522a:	2308      	movs	r3, #8
 800522c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	0e5b      	lsrs	r3, r3, #25
 8005236:	b2db      	uxtb	r3, r3
 8005238:	f003 0307 	and.w	r3, r3, #7
 800523c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	0f5b      	lsrs	r3, r3, #29
 8005246:	b2db      	uxtb	r3, r3
 8005248:	f003 0307 	and.w	r3, r3, #7
 800524c:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800524e:	7fbb      	ldrb	r3, [r7, #30]
 8005250:	7f3a      	ldrb	r2, [r7, #28]
 8005252:	f107 0120 	add.w	r1, r7, #32
 8005256:	440a      	add	r2, r1
 8005258:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800525c:	fb02 f303 	mul.w	r3, r2, r3
 8005260:	7f3a      	ldrb	r2, [r7, #28]
 8005262:	f107 0120 	add.w	r1, r7, #32
 8005266:	440a      	add	r2, r1
 8005268:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800526c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005270:	b29a      	uxth	r2, r3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8005278:	7ffb      	ldrb	r3, [r7, #31]
 800527a:	7f7a      	ldrb	r2, [r7, #29]
 800527c:	f107 0120 	add.w	r1, r7, #32
 8005280:	440a      	add	r2, r1
 8005282:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8005286:	fb02 f303 	mul.w	r3, r2, r3
 800528a:	7f7a      	ldrb	r2, [r7, #29]
 800528c:	f107 0120 	add.w	r1, r7, #32
 8005290:	440a      	add	r2, r1
 8005292:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8005296:	fb93 f3f2 	sdiv	r3, r3, r2
 800529a:	b29a      	uxth	r2, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80052a2:	bf00      	nop
 80052a4:	3724      	adds	r7, #36	; 0x24
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr
 80052ae:	bf00      	nop
 80052b0:	08005b74 	.word	0x08005b74
 80052b4:	08005b7c 	.word	0x08005b7c

080052b8 <__errno>:
 80052b8:	4b01      	ldr	r3, [pc, #4]	; (80052c0 <__errno+0x8>)
 80052ba:	6818      	ldr	r0, [r3, #0]
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	20000028 	.word	0x20000028

080052c4 <__libc_init_array>:
 80052c4:	b570      	push	{r4, r5, r6, lr}
 80052c6:	4e0d      	ldr	r6, [pc, #52]	; (80052fc <__libc_init_array+0x38>)
 80052c8:	4c0d      	ldr	r4, [pc, #52]	; (8005300 <__libc_init_array+0x3c>)
 80052ca:	1ba4      	subs	r4, r4, r6
 80052cc:	10a4      	asrs	r4, r4, #2
 80052ce:	2500      	movs	r5, #0
 80052d0:	42a5      	cmp	r5, r4
 80052d2:	d109      	bne.n	80052e8 <__libc_init_array+0x24>
 80052d4:	4e0b      	ldr	r6, [pc, #44]	; (8005304 <__libc_init_array+0x40>)
 80052d6:	4c0c      	ldr	r4, [pc, #48]	; (8005308 <__libc_init_array+0x44>)
 80052d8:	f000 fc26 	bl	8005b28 <_init>
 80052dc:	1ba4      	subs	r4, r4, r6
 80052de:	10a4      	asrs	r4, r4, #2
 80052e0:	2500      	movs	r5, #0
 80052e2:	42a5      	cmp	r5, r4
 80052e4:	d105      	bne.n	80052f2 <__libc_init_array+0x2e>
 80052e6:	bd70      	pop	{r4, r5, r6, pc}
 80052e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80052ec:	4798      	blx	r3
 80052ee:	3501      	adds	r5, #1
 80052f0:	e7ee      	b.n	80052d0 <__libc_init_array+0xc>
 80052f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80052f6:	4798      	blx	r3
 80052f8:	3501      	adds	r5, #1
 80052fa:	e7f2      	b.n	80052e2 <__libc_init_array+0x1e>
 80052fc:	08005c20 	.word	0x08005c20
 8005300:	08005c20 	.word	0x08005c20
 8005304:	08005c20 	.word	0x08005c20
 8005308:	08005c24 	.word	0x08005c24

0800530c <memset>:
 800530c:	4402      	add	r2, r0
 800530e:	4603      	mov	r3, r0
 8005310:	4293      	cmp	r3, r2
 8005312:	d100      	bne.n	8005316 <memset+0xa>
 8005314:	4770      	bx	lr
 8005316:	f803 1b01 	strb.w	r1, [r3], #1
 800531a:	e7f9      	b.n	8005310 <memset+0x4>

0800531c <siprintf>:
 800531c:	b40e      	push	{r1, r2, r3}
 800531e:	b500      	push	{lr}
 8005320:	b09c      	sub	sp, #112	; 0x70
 8005322:	ab1d      	add	r3, sp, #116	; 0x74
 8005324:	9002      	str	r0, [sp, #8]
 8005326:	9006      	str	r0, [sp, #24]
 8005328:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800532c:	4809      	ldr	r0, [pc, #36]	; (8005354 <siprintf+0x38>)
 800532e:	9107      	str	r1, [sp, #28]
 8005330:	9104      	str	r1, [sp, #16]
 8005332:	4909      	ldr	r1, [pc, #36]	; (8005358 <siprintf+0x3c>)
 8005334:	f853 2b04 	ldr.w	r2, [r3], #4
 8005338:	9105      	str	r1, [sp, #20]
 800533a:	6800      	ldr	r0, [r0, #0]
 800533c:	9301      	str	r3, [sp, #4]
 800533e:	a902      	add	r1, sp, #8
 8005340:	f000 f866 	bl	8005410 <_svfiprintf_r>
 8005344:	9b02      	ldr	r3, [sp, #8]
 8005346:	2200      	movs	r2, #0
 8005348:	701a      	strb	r2, [r3, #0]
 800534a:	b01c      	add	sp, #112	; 0x70
 800534c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005350:	b003      	add	sp, #12
 8005352:	4770      	bx	lr
 8005354:	20000028 	.word	0x20000028
 8005358:	ffff0208 	.word	0xffff0208

0800535c <__ssputs_r>:
 800535c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005360:	688e      	ldr	r6, [r1, #8]
 8005362:	429e      	cmp	r6, r3
 8005364:	4682      	mov	sl, r0
 8005366:	460c      	mov	r4, r1
 8005368:	4690      	mov	r8, r2
 800536a:	4699      	mov	r9, r3
 800536c:	d837      	bhi.n	80053de <__ssputs_r+0x82>
 800536e:	898a      	ldrh	r2, [r1, #12]
 8005370:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005374:	d031      	beq.n	80053da <__ssputs_r+0x7e>
 8005376:	6825      	ldr	r5, [r4, #0]
 8005378:	6909      	ldr	r1, [r1, #16]
 800537a:	1a6f      	subs	r7, r5, r1
 800537c:	6965      	ldr	r5, [r4, #20]
 800537e:	2302      	movs	r3, #2
 8005380:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005384:	fb95 f5f3 	sdiv	r5, r5, r3
 8005388:	f109 0301 	add.w	r3, r9, #1
 800538c:	443b      	add	r3, r7
 800538e:	429d      	cmp	r5, r3
 8005390:	bf38      	it	cc
 8005392:	461d      	movcc	r5, r3
 8005394:	0553      	lsls	r3, r2, #21
 8005396:	d530      	bpl.n	80053fa <__ssputs_r+0x9e>
 8005398:	4629      	mov	r1, r5
 800539a:	f000 fb2b 	bl	80059f4 <_malloc_r>
 800539e:	4606      	mov	r6, r0
 80053a0:	b950      	cbnz	r0, 80053b8 <__ssputs_r+0x5c>
 80053a2:	230c      	movs	r3, #12
 80053a4:	f8ca 3000 	str.w	r3, [sl]
 80053a8:	89a3      	ldrh	r3, [r4, #12]
 80053aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053ae:	81a3      	strh	r3, [r4, #12]
 80053b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80053b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053b8:	463a      	mov	r2, r7
 80053ba:	6921      	ldr	r1, [r4, #16]
 80053bc:	f000 faa8 	bl	8005910 <memcpy>
 80053c0:	89a3      	ldrh	r3, [r4, #12]
 80053c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80053c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053ca:	81a3      	strh	r3, [r4, #12]
 80053cc:	6126      	str	r6, [r4, #16]
 80053ce:	6165      	str	r5, [r4, #20]
 80053d0:	443e      	add	r6, r7
 80053d2:	1bed      	subs	r5, r5, r7
 80053d4:	6026      	str	r6, [r4, #0]
 80053d6:	60a5      	str	r5, [r4, #8]
 80053d8:	464e      	mov	r6, r9
 80053da:	454e      	cmp	r6, r9
 80053dc:	d900      	bls.n	80053e0 <__ssputs_r+0x84>
 80053de:	464e      	mov	r6, r9
 80053e0:	4632      	mov	r2, r6
 80053e2:	4641      	mov	r1, r8
 80053e4:	6820      	ldr	r0, [r4, #0]
 80053e6:	f000 fa9e 	bl	8005926 <memmove>
 80053ea:	68a3      	ldr	r3, [r4, #8]
 80053ec:	1b9b      	subs	r3, r3, r6
 80053ee:	60a3      	str	r3, [r4, #8]
 80053f0:	6823      	ldr	r3, [r4, #0]
 80053f2:	441e      	add	r6, r3
 80053f4:	6026      	str	r6, [r4, #0]
 80053f6:	2000      	movs	r0, #0
 80053f8:	e7dc      	b.n	80053b4 <__ssputs_r+0x58>
 80053fa:	462a      	mov	r2, r5
 80053fc:	f000 fb54 	bl	8005aa8 <_realloc_r>
 8005400:	4606      	mov	r6, r0
 8005402:	2800      	cmp	r0, #0
 8005404:	d1e2      	bne.n	80053cc <__ssputs_r+0x70>
 8005406:	6921      	ldr	r1, [r4, #16]
 8005408:	4650      	mov	r0, sl
 800540a:	f000 faa5 	bl	8005958 <_free_r>
 800540e:	e7c8      	b.n	80053a2 <__ssputs_r+0x46>

08005410 <_svfiprintf_r>:
 8005410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005414:	461d      	mov	r5, r3
 8005416:	898b      	ldrh	r3, [r1, #12]
 8005418:	061f      	lsls	r7, r3, #24
 800541a:	b09d      	sub	sp, #116	; 0x74
 800541c:	4680      	mov	r8, r0
 800541e:	460c      	mov	r4, r1
 8005420:	4616      	mov	r6, r2
 8005422:	d50f      	bpl.n	8005444 <_svfiprintf_r+0x34>
 8005424:	690b      	ldr	r3, [r1, #16]
 8005426:	b96b      	cbnz	r3, 8005444 <_svfiprintf_r+0x34>
 8005428:	2140      	movs	r1, #64	; 0x40
 800542a:	f000 fae3 	bl	80059f4 <_malloc_r>
 800542e:	6020      	str	r0, [r4, #0]
 8005430:	6120      	str	r0, [r4, #16]
 8005432:	b928      	cbnz	r0, 8005440 <_svfiprintf_r+0x30>
 8005434:	230c      	movs	r3, #12
 8005436:	f8c8 3000 	str.w	r3, [r8]
 800543a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800543e:	e0c8      	b.n	80055d2 <_svfiprintf_r+0x1c2>
 8005440:	2340      	movs	r3, #64	; 0x40
 8005442:	6163      	str	r3, [r4, #20]
 8005444:	2300      	movs	r3, #0
 8005446:	9309      	str	r3, [sp, #36]	; 0x24
 8005448:	2320      	movs	r3, #32
 800544a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800544e:	2330      	movs	r3, #48	; 0x30
 8005450:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005454:	9503      	str	r5, [sp, #12]
 8005456:	f04f 0b01 	mov.w	fp, #1
 800545a:	4637      	mov	r7, r6
 800545c:	463d      	mov	r5, r7
 800545e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005462:	b10b      	cbz	r3, 8005468 <_svfiprintf_r+0x58>
 8005464:	2b25      	cmp	r3, #37	; 0x25
 8005466:	d13e      	bne.n	80054e6 <_svfiprintf_r+0xd6>
 8005468:	ebb7 0a06 	subs.w	sl, r7, r6
 800546c:	d00b      	beq.n	8005486 <_svfiprintf_r+0x76>
 800546e:	4653      	mov	r3, sl
 8005470:	4632      	mov	r2, r6
 8005472:	4621      	mov	r1, r4
 8005474:	4640      	mov	r0, r8
 8005476:	f7ff ff71 	bl	800535c <__ssputs_r>
 800547a:	3001      	adds	r0, #1
 800547c:	f000 80a4 	beq.w	80055c8 <_svfiprintf_r+0x1b8>
 8005480:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005482:	4453      	add	r3, sl
 8005484:	9309      	str	r3, [sp, #36]	; 0x24
 8005486:	783b      	ldrb	r3, [r7, #0]
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 809d 	beq.w	80055c8 <_svfiprintf_r+0x1b8>
 800548e:	2300      	movs	r3, #0
 8005490:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005494:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005498:	9304      	str	r3, [sp, #16]
 800549a:	9307      	str	r3, [sp, #28]
 800549c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80054a0:	931a      	str	r3, [sp, #104]	; 0x68
 80054a2:	462f      	mov	r7, r5
 80054a4:	2205      	movs	r2, #5
 80054a6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80054aa:	4850      	ldr	r0, [pc, #320]	; (80055ec <_svfiprintf_r+0x1dc>)
 80054ac:	f7fa fea8 	bl	8000200 <memchr>
 80054b0:	9b04      	ldr	r3, [sp, #16]
 80054b2:	b9d0      	cbnz	r0, 80054ea <_svfiprintf_r+0xda>
 80054b4:	06d9      	lsls	r1, r3, #27
 80054b6:	bf44      	itt	mi
 80054b8:	2220      	movmi	r2, #32
 80054ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80054be:	071a      	lsls	r2, r3, #28
 80054c0:	bf44      	itt	mi
 80054c2:	222b      	movmi	r2, #43	; 0x2b
 80054c4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80054c8:	782a      	ldrb	r2, [r5, #0]
 80054ca:	2a2a      	cmp	r2, #42	; 0x2a
 80054cc:	d015      	beq.n	80054fa <_svfiprintf_r+0xea>
 80054ce:	9a07      	ldr	r2, [sp, #28]
 80054d0:	462f      	mov	r7, r5
 80054d2:	2000      	movs	r0, #0
 80054d4:	250a      	movs	r5, #10
 80054d6:	4639      	mov	r1, r7
 80054d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054dc:	3b30      	subs	r3, #48	; 0x30
 80054de:	2b09      	cmp	r3, #9
 80054e0:	d94d      	bls.n	800557e <_svfiprintf_r+0x16e>
 80054e2:	b1b8      	cbz	r0, 8005514 <_svfiprintf_r+0x104>
 80054e4:	e00f      	b.n	8005506 <_svfiprintf_r+0xf6>
 80054e6:	462f      	mov	r7, r5
 80054e8:	e7b8      	b.n	800545c <_svfiprintf_r+0x4c>
 80054ea:	4a40      	ldr	r2, [pc, #256]	; (80055ec <_svfiprintf_r+0x1dc>)
 80054ec:	1a80      	subs	r0, r0, r2
 80054ee:	fa0b f000 	lsl.w	r0, fp, r0
 80054f2:	4318      	orrs	r0, r3
 80054f4:	9004      	str	r0, [sp, #16]
 80054f6:	463d      	mov	r5, r7
 80054f8:	e7d3      	b.n	80054a2 <_svfiprintf_r+0x92>
 80054fa:	9a03      	ldr	r2, [sp, #12]
 80054fc:	1d11      	adds	r1, r2, #4
 80054fe:	6812      	ldr	r2, [r2, #0]
 8005500:	9103      	str	r1, [sp, #12]
 8005502:	2a00      	cmp	r2, #0
 8005504:	db01      	blt.n	800550a <_svfiprintf_r+0xfa>
 8005506:	9207      	str	r2, [sp, #28]
 8005508:	e004      	b.n	8005514 <_svfiprintf_r+0x104>
 800550a:	4252      	negs	r2, r2
 800550c:	f043 0302 	orr.w	r3, r3, #2
 8005510:	9207      	str	r2, [sp, #28]
 8005512:	9304      	str	r3, [sp, #16]
 8005514:	783b      	ldrb	r3, [r7, #0]
 8005516:	2b2e      	cmp	r3, #46	; 0x2e
 8005518:	d10c      	bne.n	8005534 <_svfiprintf_r+0x124>
 800551a:	787b      	ldrb	r3, [r7, #1]
 800551c:	2b2a      	cmp	r3, #42	; 0x2a
 800551e:	d133      	bne.n	8005588 <_svfiprintf_r+0x178>
 8005520:	9b03      	ldr	r3, [sp, #12]
 8005522:	1d1a      	adds	r2, r3, #4
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	9203      	str	r2, [sp, #12]
 8005528:	2b00      	cmp	r3, #0
 800552a:	bfb8      	it	lt
 800552c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005530:	3702      	adds	r7, #2
 8005532:	9305      	str	r3, [sp, #20]
 8005534:	4d2e      	ldr	r5, [pc, #184]	; (80055f0 <_svfiprintf_r+0x1e0>)
 8005536:	7839      	ldrb	r1, [r7, #0]
 8005538:	2203      	movs	r2, #3
 800553a:	4628      	mov	r0, r5
 800553c:	f7fa fe60 	bl	8000200 <memchr>
 8005540:	b138      	cbz	r0, 8005552 <_svfiprintf_r+0x142>
 8005542:	2340      	movs	r3, #64	; 0x40
 8005544:	1b40      	subs	r0, r0, r5
 8005546:	fa03 f000 	lsl.w	r0, r3, r0
 800554a:	9b04      	ldr	r3, [sp, #16]
 800554c:	4303      	orrs	r3, r0
 800554e:	3701      	adds	r7, #1
 8005550:	9304      	str	r3, [sp, #16]
 8005552:	7839      	ldrb	r1, [r7, #0]
 8005554:	4827      	ldr	r0, [pc, #156]	; (80055f4 <_svfiprintf_r+0x1e4>)
 8005556:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800555a:	2206      	movs	r2, #6
 800555c:	1c7e      	adds	r6, r7, #1
 800555e:	f7fa fe4f 	bl	8000200 <memchr>
 8005562:	2800      	cmp	r0, #0
 8005564:	d038      	beq.n	80055d8 <_svfiprintf_r+0x1c8>
 8005566:	4b24      	ldr	r3, [pc, #144]	; (80055f8 <_svfiprintf_r+0x1e8>)
 8005568:	bb13      	cbnz	r3, 80055b0 <_svfiprintf_r+0x1a0>
 800556a:	9b03      	ldr	r3, [sp, #12]
 800556c:	3307      	adds	r3, #7
 800556e:	f023 0307 	bic.w	r3, r3, #7
 8005572:	3308      	adds	r3, #8
 8005574:	9303      	str	r3, [sp, #12]
 8005576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005578:	444b      	add	r3, r9
 800557a:	9309      	str	r3, [sp, #36]	; 0x24
 800557c:	e76d      	b.n	800545a <_svfiprintf_r+0x4a>
 800557e:	fb05 3202 	mla	r2, r5, r2, r3
 8005582:	2001      	movs	r0, #1
 8005584:	460f      	mov	r7, r1
 8005586:	e7a6      	b.n	80054d6 <_svfiprintf_r+0xc6>
 8005588:	2300      	movs	r3, #0
 800558a:	3701      	adds	r7, #1
 800558c:	9305      	str	r3, [sp, #20]
 800558e:	4619      	mov	r1, r3
 8005590:	250a      	movs	r5, #10
 8005592:	4638      	mov	r0, r7
 8005594:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005598:	3a30      	subs	r2, #48	; 0x30
 800559a:	2a09      	cmp	r2, #9
 800559c:	d903      	bls.n	80055a6 <_svfiprintf_r+0x196>
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d0c8      	beq.n	8005534 <_svfiprintf_r+0x124>
 80055a2:	9105      	str	r1, [sp, #20]
 80055a4:	e7c6      	b.n	8005534 <_svfiprintf_r+0x124>
 80055a6:	fb05 2101 	mla	r1, r5, r1, r2
 80055aa:	2301      	movs	r3, #1
 80055ac:	4607      	mov	r7, r0
 80055ae:	e7f0      	b.n	8005592 <_svfiprintf_r+0x182>
 80055b0:	ab03      	add	r3, sp, #12
 80055b2:	9300      	str	r3, [sp, #0]
 80055b4:	4622      	mov	r2, r4
 80055b6:	4b11      	ldr	r3, [pc, #68]	; (80055fc <_svfiprintf_r+0x1ec>)
 80055b8:	a904      	add	r1, sp, #16
 80055ba:	4640      	mov	r0, r8
 80055bc:	f3af 8000 	nop.w
 80055c0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80055c4:	4681      	mov	r9, r0
 80055c6:	d1d6      	bne.n	8005576 <_svfiprintf_r+0x166>
 80055c8:	89a3      	ldrh	r3, [r4, #12]
 80055ca:	065b      	lsls	r3, r3, #25
 80055cc:	f53f af35 	bmi.w	800543a <_svfiprintf_r+0x2a>
 80055d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80055d2:	b01d      	add	sp, #116	; 0x74
 80055d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055d8:	ab03      	add	r3, sp, #12
 80055da:	9300      	str	r3, [sp, #0]
 80055dc:	4622      	mov	r2, r4
 80055de:	4b07      	ldr	r3, [pc, #28]	; (80055fc <_svfiprintf_r+0x1ec>)
 80055e0:	a904      	add	r1, sp, #16
 80055e2:	4640      	mov	r0, r8
 80055e4:	f000 f882 	bl	80056ec <_printf_i>
 80055e8:	e7ea      	b.n	80055c0 <_svfiprintf_r+0x1b0>
 80055ea:	bf00      	nop
 80055ec:	08005be4 	.word	0x08005be4
 80055f0:	08005bea 	.word	0x08005bea
 80055f4:	08005bee 	.word	0x08005bee
 80055f8:	00000000 	.word	0x00000000
 80055fc:	0800535d 	.word	0x0800535d

08005600 <_printf_common>:
 8005600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005604:	4691      	mov	r9, r2
 8005606:	461f      	mov	r7, r3
 8005608:	688a      	ldr	r2, [r1, #8]
 800560a:	690b      	ldr	r3, [r1, #16]
 800560c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005610:	4293      	cmp	r3, r2
 8005612:	bfb8      	it	lt
 8005614:	4613      	movlt	r3, r2
 8005616:	f8c9 3000 	str.w	r3, [r9]
 800561a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800561e:	4606      	mov	r6, r0
 8005620:	460c      	mov	r4, r1
 8005622:	b112      	cbz	r2, 800562a <_printf_common+0x2a>
 8005624:	3301      	adds	r3, #1
 8005626:	f8c9 3000 	str.w	r3, [r9]
 800562a:	6823      	ldr	r3, [r4, #0]
 800562c:	0699      	lsls	r1, r3, #26
 800562e:	bf42      	ittt	mi
 8005630:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005634:	3302      	addmi	r3, #2
 8005636:	f8c9 3000 	strmi.w	r3, [r9]
 800563a:	6825      	ldr	r5, [r4, #0]
 800563c:	f015 0506 	ands.w	r5, r5, #6
 8005640:	d107      	bne.n	8005652 <_printf_common+0x52>
 8005642:	f104 0a19 	add.w	sl, r4, #25
 8005646:	68e3      	ldr	r3, [r4, #12]
 8005648:	f8d9 2000 	ldr.w	r2, [r9]
 800564c:	1a9b      	subs	r3, r3, r2
 800564e:	42ab      	cmp	r3, r5
 8005650:	dc28      	bgt.n	80056a4 <_printf_common+0xa4>
 8005652:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005656:	6822      	ldr	r2, [r4, #0]
 8005658:	3300      	adds	r3, #0
 800565a:	bf18      	it	ne
 800565c:	2301      	movne	r3, #1
 800565e:	0692      	lsls	r2, r2, #26
 8005660:	d42d      	bmi.n	80056be <_printf_common+0xbe>
 8005662:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005666:	4639      	mov	r1, r7
 8005668:	4630      	mov	r0, r6
 800566a:	47c0      	blx	r8
 800566c:	3001      	adds	r0, #1
 800566e:	d020      	beq.n	80056b2 <_printf_common+0xb2>
 8005670:	6823      	ldr	r3, [r4, #0]
 8005672:	68e5      	ldr	r5, [r4, #12]
 8005674:	f8d9 2000 	ldr.w	r2, [r9]
 8005678:	f003 0306 	and.w	r3, r3, #6
 800567c:	2b04      	cmp	r3, #4
 800567e:	bf08      	it	eq
 8005680:	1aad      	subeq	r5, r5, r2
 8005682:	68a3      	ldr	r3, [r4, #8]
 8005684:	6922      	ldr	r2, [r4, #16]
 8005686:	bf0c      	ite	eq
 8005688:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800568c:	2500      	movne	r5, #0
 800568e:	4293      	cmp	r3, r2
 8005690:	bfc4      	itt	gt
 8005692:	1a9b      	subgt	r3, r3, r2
 8005694:	18ed      	addgt	r5, r5, r3
 8005696:	f04f 0900 	mov.w	r9, #0
 800569a:	341a      	adds	r4, #26
 800569c:	454d      	cmp	r5, r9
 800569e:	d11a      	bne.n	80056d6 <_printf_common+0xd6>
 80056a0:	2000      	movs	r0, #0
 80056a2:	e008      	b.n	80056b6 <_printf_common+0xb6>
 80056a4:	2301      	movs	r3, #1
 80056a6:	4652      	mov	r2, sl
 80056a8:	4639      	mov	r1, r7
 80056aa:	4630      	mov	r0, r6
 80056ac:	47c0      	blx	r8
 80056ae:	3001      	adds	r0, #1
 80056b0:	d103      	bne.n	80056ba <_printf_common+0xba>
 80056b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80056b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056ba:	3501      	adds	r5, #1
 80056bc:	e7c3      	b.n	8005646 <_printf_common+0x46>
 80056be:	18e1      	adds	r1, r4, r3
 80056c0:	1c5a      	adds	r2, r3, #1
 80056c2:	2030      	movs	r0, #48	; 0x30
 80056c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80056c8:	4422      	add	r2, r4
 80056ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80056ce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80056d2:	3302      	adds	r3, #2
 80056d4:	e7c5      	b.n	8005662 <_printf_common+0x62>
 80056d6:	2301      	movs	r3, #1
 80056d8:	4622      	mov	r2, r4
 80056da:	4639      	mov	r1, r7
 80056dc:	4630      	mov	r0, r6
 80056de:	47c0      	blx	r8
 80056e0:	3001      	adds	r0, #1
 80056e2:	d0e6      	beq.n	80056b2 <_printf_common+0xb2>
 80056e4:	f109 0901 	add.w	r9, r9, #1
 80056e8:	e7d8      	b.n	800569c <_printf_common+0x9c>
	...

080056ec <_printf_i>:
 80056ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80056f0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80056f4:	460c      	mov	r4, r1
 80056f6:	7e09      	ldrb	r1, [r1, #24]
 80056f8:	b085      	sub	sp, #20
 80056fa:	296e      	cmp	r1, #110	; 0x6e
 80056fc:	4617      	mov	r7, r2
 80056fe:	4606      	mov	r6, r0
 8005700:	4698      	mov	r8, r3
 8005702:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005704:	f000 80b3 	beq.w	800586e <_printf_i+0x182>
 8005708:	d822      	bhi.n	8005750 <_printf_i+0x64>
 800570a:	2963      	cmp	r1, #99	; 0x63
 800570c:	d036      	beq.n	800577c <_printf_i+0x90>
 800570e:	d80a      	bhi.n	8005726 <_printf_i+0x3a>
 8005710:	2900      	cmp	r1, #0
 8005712:	f000 80b9 	beq.w	8005888 <_printf_i+0x19c>
 8005716:	2958      	cmp	r1, #88	; 0x58
 8005718:	f000 8083 	beq.w	8005822 <_printf_i+0x136>
 800571c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005720:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005724:	e032      	b.n	800578c <_printf_i+0xa0>
 8005726:	2964      	cmp	r1, #100	; 0x64
 8005728:	d001      	beq.n	800572e <_printf_i+0x42>
 800572a:	2969      	cmp	r1, #105	; 0x69
 800572c:	d1f6      	bne.n	800571c <_printf_i+0x30>
 800572e:	6820      	ldr	r0, [r4, #0]
 8005730:	6813      	ldr	r3, [r2, #0]
 8005732:	0605      	lsls	r5, r0, #24
 8005734:	f103 0104 	add.w	r1, r3, #4
 8005738:	d52a      	bpl.n	8005790 <_printf_i+0xa4>
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	6011      	str	r1, [r2, #0]
 800573e:	2b00      	cmp	r3, #0
 8005740:	da03      	bge.n	800574a <_printf_i+0x5e>
 8005742:	222d      	movs	r2, #45	; 0x2d
 8005744:	425b      	negs	r3, r3
 8005746:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800574a:	486f      	ldr	r0, [pc, #444]	; (8005908 <_printf_i+0x21c>)
 800574c:	220a      	movs	r2, #10
 800574e:	e039      	b.n	80057c4 <_printf_i+0xd8>
 8005750:	2973      	cmp	r1, #115	; 0x73
 8005752:	f000 809d 	beq.w	8005890 <_printf_i+0x1a4>
 8005756:	d808      	bhi.n	800576a <_printf_i+0x7e>
 8005758:	296f      	cmp	r1, #111	; 0x6f
 800575a:	d020      	beq.n	800579e <_printf_i+0xb2>
 800575c:	2970      	cmp	r1, #112	; 0x70
 800575e:	d1dd      	bne.n	800571c <_printf_i+0x30>
 8005760:	6823      	ldr	r3, [r4, #0]
 8005762:	f043 0320 	orr.w	r3, r3, #32
 8005766:	6023      	str	r3, [r4, #0]
 8005768:	e003      	b.n	8005772 <_printf_i+0x86>
 800576a:	2975      	cmp	r1, #117	; 0x75
 800576c:	d017      	beq.n	800579e <_printf_i+0xb2>
 800576e:	2978      	cmp	r1, #120	; 0x78
 8005770:	d1d4      	bne.n	800571c <_printf_i+0x30>
 8005772:	2378      	movs	r3, #120	; 0x78
 8005774:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005778:	4864      	ldr	r0, [pc, #400]	; (800590c <_printf_i+0x220>)
 800577a:	e055      	b.n	8005828 <_printf_i+0x13c>
 800577c:	6813      	ldr	r3, [r2, #0]
 800577e:	1d19      	adds	r1, r3, #4
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6011      	str	r1, [r2, #0]
 8005784:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005788:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800578c:	2301      	movs	r3, #1
 800578e:	e08c      	b.n	80058aa <_printf_i+0x1be>
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	6011      	str	r1, [r2, #0]
 8005794:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005798:	bf18      	it	ne
 800579a:	b21b      	sxthne	r3, r3
 800579c:	e7cf      	b.n	800573e <_printf_i+0x52>
 800579e:	6813      	ldr	r3, [r2, #0]
 80057a0:	6825      	ldr	r5, [r4, #0]
 80057a2:	1d18      	adds	r0, r3, #4
 80057a4:	6010      	str	r0, [r2, #0]
 80057a6:	0628      	lsls	r0, r5, #24
 80057a8:	d501      	bpl.n	80057ae <_printf_i+0xc2>
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	e002      	b.n	80057b4 <_printf_i+0xc8>
 80057ae:	0668      	lsls	r0, r5, #25
 80057b0:	d5fb      	bpl.n	80057aa <_printf_i+0xbe>
 80057b2:	881b      	ldrh	r3, [r3, #0]
 80057b4:	4854      	ldr	r0, [pc, #336]	; (8005908 <_printf_i+0x21c>)
 80057b6:	296f      	cmp	r1, #111	; 0x6f
 80057b8:	bf14      	ite	ne
 80057ba:	220a      	movne	r2, #10
 80057bc:	2208      	moveq	r2, #8
 80057be:	2100      	movs	r1, #0
 80057c0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80057c4:	6865      	ldr	r5, [r4, #4]
 80057c6:	60a5      	str	r5, [r4, #8]
 80057c8:	2d00      	cmp	r5, #0
 80057ca:	f2c0 8095 	blt.w	80058f8 <_printf_i+0x20c>
 80057ce:	6821      	ldr	r1, [r4, #0]
 80057d0:	f021 0104 	bic.w	r1, r1, #4
 80057d4:	6021      	str	r1, [r4, #0]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d13d      	bne.n	8005856 <_printf_i+0x16a>
 80057da:	2d00      	cmp	r5, #0
 80057dc:	f040 808e 	bne.w	80058fc <_printf_i+0x210>
 80057e0:	4665      	mov	r5, ip
 80057e2:	2a08      	cmp	r2, #8
 80057e4:	d10b      	bne.n	80057fe <_printf_i+0x112>
 80057e6:	6823      	ldr	r3, [r4, #0]
 80057e8:	07db      	lsls	r3, r3, #31
 80057ea:	d508      	bpl.n	80057fe <_printf_i+0x112>
 80057ec:	6923      	ldr	r3, [r4, #16]
 80057ee:	6862      	ldr	r2, [r4, #4]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	bfde      	ittt	le
 80057f4:	2330      	movle	r3, #48	; 0x30
 80057f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80057fa:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80057fe:	ebac 0305 	sub.w	r3, ip, r5
 8005802:	6123      	str	r3, [r4, #16]
 8005804:	f8cd 8000 	str.w	r8, [sp]
 8005808:	463b      	mov	r3, r7
 800580a:	aa03      	add	r2, sp, #12
 800580c:	4621      	mov	r1, r4
 800580e:	4630      	mov	r0, r6
 8005810:	f7ff fef6 	bl	8005600 <_printf_common>
 8005814:	3001      	adds	r0, #1
 8005816:	d14d      	bne.n	80058b4 <_printf_i+0x1c8>
 8005818:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800581c:	b005      	add	sp, #20
 800581e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005822:	4839      	ldr	r0, [pc, #228]	; (8005908 <_printf_i+0x21c>)
 8005824:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005828:	6813      	ldr	r3, [r2, #0]
 800582a:	6821      	ldr	r1, [r4, #0]
 800582c:	1d1d      	adds	r5, r3, #4
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	6015      	str	r5, [r2, #0]
 8005832:	060a      	lsls	r2, r1, #24
 8005834:	d50b      	bpl.n	800584e <_printf_i+0x162>
 8005836:	07ca      	lsls	r2, r1, #31
 8005838:	bf44      	itt	mi
 800583a:	f041 0120 	orrmi.w	r1, r1, #32
 800583e:	6021      	strmi	r1, [r4, #0]
 8005840:	b91b      	cbnz	r3, 800584a <_printf_i+0x15e>
 8005842:	6822      	ldr	r2, [r4, #0]
 8005844:	f022 0220 	bic.w	r2, r2, #32
 8005848:	6022      	str	r2, [r4, #0]
 800584a:	2210      	movs	r2, #16
 800584c:	e7b7      	b.n	80057be <_printf_i+0xd2>
 800584e:	064d      	lsls	r5, r1, #25
 8005850:	bf48      	it	mi
 8005852:	b29b      	uxthmi	r3, r3
 8005854:	e7ef      	b.n	8005836 <_printf_i+0x14a>
 8005856:	4665      	mov	r5, ip
 8005858:	fbb3 f1f2 	udiv	r1, r3, r2
 800585c:	fb02 3311 	mls	r3, r2, r1, r3
 8005860:	5cc3      	ldrb	r3, [r0, r3]
 8005862:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005866:	460b      	mov	r3, r1
 8005868:	2900      	cmp	r1, #0
 800586a:	d1f5      	bne.n	8005858 <_printf_i+0x16c>
 800586c:	e7b9      	b.n	80057e2 <_printf_i+0xf6>
 800586e:	6813      	ldr	r3, [r2, #0]
 8005870:	6825      	ldr	r5, [r4, #0]
 8005872:	6961      	ldr	r1, [r4, #20]
 8005874:	1d18      	adds	r0, r3, #4
 8005876:	6010      	str	r0, [r2, #0]
 8005878:	0628      	lsls	r0, r5, #24
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	d501      	bpl.n	8005882 <_printf_i+0x196>
 800587e:	6019      	str	r1, [r3, #0]
 8005880:	e002      	b.n	8005888 <_printf_i+0x19c>
 8005882:	066a      	lsls	r2, r5, #25
 8005884:	d5fb      	bpl.n	800587e <_printf_i+0x192>
 8005886:	8019      	strh	r1, [r3, #0]
 8005888:	2300      	movs	r3, #0
 800588a:	6123      	str	r3, [r4, #16]
 800588c:	4665      	mov	r5, ip
 800588e:	e7b9      	b.n	8005804 <_printf_i+0x118>
 8005890:	6813      	ldr	r3, [r2, #0]
 8005892:	1d19      	adds	r1, r3, #4
 8005894:	6011      	str	r1, [r2, #0]
 8005896:	681d      	ldr	r5, [r3, #0]
 8005898:	6862      	ldr	r2, [r4, #4]
 800589a:	2100      	movs	r1, #0
 800589c:	4628      	mov	r0, r5
 800589e:	f7fa fcaf 	bl	8000200 <memchr>
 80058a2:	b108      	cbz	r0, 80058a8 <_printf_i+0x1bc>
 80058a4:	1b40      	subs	r0, r0, r5
 80058a6:	6060      	str	r0, [r4, #4]
 80058a8:	6863      	ldr	r3, [r4, #4]
 80058aa:	6123      	str	r3, [r4, #16]
 80058ac:	2300      	movs	r3, #0
 80058ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058b2:	e7a7      	b.n	8005804 <_printf_i+0x118>
 80058b4:	6923      	ldr	r3, [r4, #16]
 80058b6:	462a      	mov	r2, r5
 80058b8:	4639      	mov	r1, r7
 80058ba:	4630      	mov	r0, r6
 80058bc:	47c0      	blx	r8
 80058be:	3001      	adds	r0, #1
 80058c0:	d0aa      	beq.n	8005818 <_printf_i+0x12c>
 80058c2:	6823      	ldr	r3, [r4, #0]
 80058c4:	079b      	lsls	r3, r3, #30
 80058c6:	d413      	bmi.n	80058f0 <_printf_i+0x204>
 80058c8:	68e0      	ldr	r0, [r4, #12]
 80058ca:	9b03      	ldr	r3, [sp, #12]
 80058cc:	4298      	cmp	r0, r3
 80058ce:	bfb8      	it	lt
 80058d0:	4618      	movlt	r0, r3
 80058d2:	e7a3      	b.n	800581c <_printf_i+0x130>
 80058d4:	2301      	movs	r3, #1
 80058d6:	464a      	mov	r2, r9
 80058d8:	4639      	mov	r1, r7
 80058da:	4630      	mov	r0, r6
 80058dc:	47c0      	blx	r8
 80058de:	3001      	adds	r0, #1
 80058e0:	d09a      	beq.n	8005818 <_printf_i+0x12c>
 80058e2:	3501      	adds	r5, #1
 80058e4:	68e3      	ldr	r3, [r4, #12]
 80058e6:	9a03      	ldr	r2, [sp, #12]
 80058e8:	1a9b      	subs	r3, r3, r2
 80058ea:	42ab      	cmp	r3, r5
 80058ec:	dcf2      	bgt.n	80058d4 <_printf_i+0x1e8>
 80058ee:	e7eb      	b.n	80058c8 <_printf_i+0x1dc>
 80058f0:	2500      	movs	r5, #0
 80058f2:	f104 0919 	add.w	r9, r4, #25
 80058f6:	e7f5      	b.n	80058e4 <_printf_i+0x1f8>
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1ac      	bne.n	8005856 <_printf_i+0x16a>
 80058fc:	7803      	ldrb	r3, [r0, #0]
 80058fe:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005902:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005906:	e76c      	b.n	80057e2 <_printf_i+0xf6>
 8005908:	08005bf5 	.word	0x08005bf5
 800590c:	08005c06 	.word	0x08005c06

08005910 <memcpy>:
 8005910:	b510      	push	{r4, lr}
 8005912:	1e43      	subs	r3, r0, #1
 8005914:	440a      	add	r2, r1
 8005916:	4291      	cmp	r1, r2
 8005918:	d100      	bne.n	800591c <memcpy+0xc>
 800591a:	bd10      	pop	{r4, pc}
 800591c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005920:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005924:	e7f7      	b.n	8005916 <memcpy+0x6>

08005926 <memmove>:
 8005926:	4288      	cmp	r0, r1
 8005928:	b510      	push	{r4, lr}
 800592a:	eb01 0302 	add.w	r3, r1, r2
 800592e:	d807      	bhi.n	8005940 <memmove+0x1a>
 8005930:	1e42      	subs	r2, r0, #1
 8005932:	4299      	cmp	r1, r3
 8005934:	d00a      	beq.n	800594c <memmove+0x26>
 8005936:	f811 4b01 	ldrb.w	r4, [r1], #1
 800593a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800593e:	e7f8      	b.n	8005932 <memmove+0xc>
 8005940:	4283      	cmp	r3, r0
 8005942:	d9f5      	bls.n	8005930 <memmove+0xa>
 8005944:	1881      	adds	r1, r0, r2
 8005946:	1ad2      	subs	r2, r2, r3
 8005948:	42d3      	cmn	r3, r2
 800594a:	d100      	bne.n	800594e <memmove+0x28>
 800594c:	bd10      	pop	{r4, pc}
 800594e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005952:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005956:	e7f7      	b.n	8005948 <memmove+0x22>

08005958 <_free_r>:
 8005958:	b538      	push	{r3, r4, r5, lr}
 800595a:	4605      	mov	r5, r0
 800595c:	2900      	cmp	r1, #0
 800595e:	d045      	beq.n	80059ec <_free_r+0x94>
 8005960:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005964:	1f0c      	subs	r4, r1, #4
 8005966:	2b00      	cmp	r3, #0
 8005968:	bfb8      	it	lt
 800596a:	18e4      	addlt	r4, r4, r3
 800596c:	f000 f8d2 	bl	8005b14 <__malloc_lock>
 8005970:	4a1f      	ldr	r2, [pc, #124]	; (80059f0 <_free_r+0x98>)
 8005972:	6813      	ldr	r3, [r2, #0]
 8005974:	4610      	mov	r0, r2
 8005976:	b933      	cbnz	r3, 8005986 <_free_r+0x2e>
 8005978:	6063      	str	r3, [r4, #4]
 800597a:	6014      	str	r4, [r2, #0]
 800597c:	4628      	mov	r0, r5
 800597e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005982:	f000 b8c8 	b.w	8005b16 <__malloc_unlock>
 8005986:	42a3      	cmp	r3, r4
 8005988:	d90c      	bls.n	80059a4 <_free_r+0x4c>
 800598a:	6821      	ldr	r1, [r4, #0]
 800598c:	1862      	adds	r2, r4, r1
 800598e:	4293      	cmp	r3, r2
 8005990:	bf04      	itt	eq
 8005992:	681a      	ldreq	r2, [r3, #0]
 8005994:	685b      	ldreq	r3, [r3, #4]
 8005996:	6063      	str	r3, [r4, #4]
 8005998:	bf04      	itt	eq
 800599a:	1852      	addeq	r2, r2, r1
 800599c:	6022      	streq	r2, [r4, #0]
 800599e:	6004      	str	r4, [r0, #0]
 80059a0:	e7ec      	b.n	800597c <_free_r+0x24>
 80059a2:	4613      	mov	r3, r2
 80059a4:	685a      	ldr	r2, [r3, #4]
 80059a6:	b10a      	cbz	r2, 80059ac <_free_r+0x54>
 80059a8:	42a2      	cmp	r2, r4
 80059aa:	d9fa      	bls.n	80059a2 <_free_r+0x4a>
 80059ac:	6819      	ldr	r1, [r3, #0]
 80059ae:	1858      	adds	r0, r3, r1
 80059b0:	42a0      	cmp	r0, r4
 80059b2:	d10b      	bne.n	80059cc <_free_r+0x74>
 80059b4:	6820      	ldr	r0, [r4, #0]
 80059b6:	4401      	add	r1, r0
 80059b8:	1858      	adds	r0, r3, r1
 80059ba:	4282      	cmp	r2, r0
 80059bc:	6019      	str	r1, [r3, #0]
 80059be:	d1dd      	bne.n	800597c <_free_r+0x24>
 80059c0:	6810      	ldr	r0, [r2, #0]
 80059c2:	6852      	ldr	r2, [r2, #4]
 80059c4:	605a      	str	r2, [r3, #4]
 80059c6:	4401      	add	r1, r0
 80059c8:	6019      	str	r1, [r3, #0]
 80059ca:	e7d7      	b.n	800597c <_free_r+0x24>
 80059cc:	d902      	bls.n	80059d4 <_free_r+0x7c>
 80059ce:	230c      	movs	r3, #12
 80059d0:	602b      	str	r3, [r5, #0]
 80059d2:	e7d3      	b.n	800597c <_free_r+0x24>
 80059d4:	6820      	ldr	r0, [r4, #0]
 80059d6:	1821      	adds	r1, r4, r0
 80059d8:	428a      	cmp	r2, r1
 80059da:	bf04      	itt	eq
 80059dc:	6811      	ldreq	r1, [r2, #0]
 80059de:	6852      	ldreq	r2, [r2, #4]
 80059e0:	6062      	str	r2, [r4, #4]
 80059e2:	bf04      	itt	eq
 80059e4:	1809      	addeq	r1, r1, r0
 80059e6:	6021      	streq	r1, [r4, #0]
 80059e8:	605c      	str	r4, [r3, #4]
 80059ea:	e7c7      	b.n	800597c <_free_r+0x24>
 80059ec:	bd38      	pop	{r3, r4, r5, pc}
 80059ee:	bf00      	nop
 80059f0:	200000b4 	.word	0x200000b4

080059f4 <_malloc_r>:
 80059f4:	b570      	push	{r4, r5, r6, lr}
 80059f6:	1ccd      	adds	r5, r1, #3
 80059f8:	f025 0503 	bic.w	r5, r5, #3
 80059fc:	3508      	adds	r5, #8
 80059fe:	2d0c      	cmp	r5, #12
 8005a00:	bf38      	it	cc
 8005a02:	250c      	movcc	r5, #12
 8005a04:	2d00      	cmp	r5, #0
 8005a06:	4606      	mov	r6, r0
 8005a08:	db01      	blt.n	8005a0e <_malloc_r+0x1a>
 8005a0a:	42a9      	cmp	r1, r5
 8005a0c:	d903      	bls.n	8005a16 <_malloc_r+0x22>
 8005a0e:	230c      	movs	r3, #12
 8005a10:	6033      	str	r3, [r6, #0]
 8005a12:	2000      	movs	r0, #0
 8005a14:	bd70      	pop	{r4, r5, r6, pc}
 8005a16:	f000 f87d 	bl	8005b14 <__malloc_lock>
 8005a1a:	4a21      	ldr	r2, [pc, #132]	; (8005aa0 <_malloc_r+0xac>)
 8005a1c:	6814      	ldr	r4, [r2, #0]
 8005a1e:	4621      	mov	r1, r4
 8005a20:	b991      	cbnz	r1, 8005a48 <_malloc_r+0x54>
 8005a22:	4c20      	ldr	r4, [pc, #128]	; (8005aa4 <_malloc_r+0xb0>)
 8005a24:	6823      	ldr	r3, [r4, #0]
 8005a26:	b91b      	cbnz	r3, 8005a30 <_malloc_r+0x3c>
 8005a28:	4630      	mov	r0, r6
 8005a2a:	f000 f863 	bl	8005af4 <_sbrk_r>
 8005a2e:	6020      	str	r0, [r4, #0]
 8005a30:	4629      	mov	r1, r5
 8005a32:	4630      	mov	r0, r6
 8005a34:	f000 f85e 	bl	8005af4 <_sbrk_r>
 8005a38:	1c43      	adds	r3, r0, #1
 8005a3a:	d124      	bne.n	8005a86 <_malloc_r+0x92>
 8005a3c:	230c      	movs	r3, #12
 8005a3e:	6033      	str	r3, [r6, #0]
 8005a40:	4630      	mov	r0, r6
 8005a42:	f000 f868 	bl	8005b16 <__malloc_unlock>
 8005a46:	e7e4      	b.n	8005a12 <_malloc_r+0x1e>
 8005a48:	680b      	ldr	r3, [r1, #0]
 8005a4a:	1b5b      	subs	r3, r3, r5
 8005a4c:	d418      	bmi.n	8005a80 <_malloc_r+0x8c>
 8005a4e:	2b0b      	cmp	r3, #11
 8005a50:	d90f      	bls.n	8005a72 <_malloc_r+0x7e>
 8005a52:	600b      	str	r3, [r1, #0]
 8005a54:	50cd      	str	r5, [r1, r3]
 8005a56:	18cc      	adds	r4, r1, r3
 8005a58:	4630      	mov	r0, r6
 8005a5a:	f000 f85c 	bl	8005b16 <__malloc_unlock>
 8005a5e:	f104 000b 	add.w	r0, r4, #11
 8005a62:	1d23      	adds	r3, r4, #4
 8005a64:	f020 0007 	bic.w	r0, r0, #7
 8005a68:	1ac3      	subs	r3, r0, r3
 8005a6a:	d0d3      	beq.n	8005a14 <_malloc_r+0x20>
 8005a6c:	425a      	negs	r2, r3
 8005a6e:	50e2      	str	r2, [r4, r3]
 8005a70:	e7d0      	b.n	8005a14 <_malloc_r+0x20>
 8005a72:	428c      	cmp	r4, r1
 8005a74:	684b      	ldr	r3, [r1, #4]
 8005a76:	bf16      	itet	ne
 8005a78:	6063      	strne	r3, [r4, #4]
 8005a7a:	6013      	streq	r3, [r2, #0]
 8005a7c:	460c      	movne	r4, r1
 8005a7e:	e7eb      	b.n	8005a58 <_malloc_r+0x64>
 8005a80:	460c      	mov	r4, r1
 8005a82:	6849      	ldr	r1, [r1, #4]
 8005a84:	e7cc      	b.n	8005a20 <_malloc_r+0x2c>
 8005a86:	1cc4      	adds	r4, r0, #3
 8005a88:	f024 0403 	bic.w	r4, r4, #3
 8005a8c:	42a0      	cmp	r0, r4
 8005a8e:	d005      	beq.n	8005a9c <_malloc_r+0xa8>
 8005a90:	1a21      	subs	r1, r4, r0
 8005a92:	4630      	mov	r0, r6
 8005a94:	f000 f82e 	bl	8005af4 <_sbrk_r>
 8005a98:	3001      	adds	r0, #1
 8005a9a:	d0cf      	beq.n	8005a3c <_malloc_r+0x48>
 8005a9c:	6025      	str	r5, [r4, #0]
 8005a9e:	e7db      	b.n	8005a58 <_malloc_r+0x64>
 8005aa0:	200000b4 	.word	0x200000b4
 8005aa4:	200000b8 	.word	0x200000b8

08005aa8 <_realloc_r>:
 8005aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aaa:	4607      	mov	r7, r0
 8005aac:	4614      	mov	r4, r2
 8005aae:	460e      	mov	r6, r1
 8005ab0:	b921      	cbnz	r1, 8005abc <_realloc_r+0x14>
 8005ab2:	4611      	mov	r1, r2
 8005ab4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005ab8:	f7ff bf9c 	b.w	80059f4 <_malloc_r>
 8005abc:	b922      	cbnz	r2, 8005ac8 <_realloc_r+0x20>
 8005abe:	f7ff ff4b 	bl	8005958 <_free_r>
 8005ac2:	4625      	mov	r5, r4
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ac8:	f000 f826 	bl	8005b18 <_malloc_usable_size_r>
 8005acc:	42a0      	cmp	r0, r4
 8005ace:	d20f      	bcs.n	8005af0 <_realloc_r+0x48>
 8005ad0:	4621      	mov	r1, r4
 8005ad2:	4638      	mov	r0, r7
 8005ad4:	f7ff ff8e 	bl	80059f4 <_malloc_r>
 8005ad8:	4605      	mov	r5, r0
 8005ada:	2800      	cmp	r0, #0
 8005adc:	d0f2      	beq.n	8005ac4 <_realloc_r+0x1c>
 8005ade:	4631      	mov	r1, r6
 8005ae0:	4622      	mov	r2, r4
 8005ae2:	f7ff ff15 	bl	8005910 <memcpy>
 8005ae6:	4631      	mov	r1, r6
 8005ae8:	4638      	mov	r0, r7
 8005aea:	f7ff ff35 	bl	8005958 <_free_r>
 8005aee:	e7e9      	b.n	8005ac4 <_realloc_r+0x1c>
 8005af0:	4635      	mov	r5, r6
 8005af2:	e7e7      	b.n	8005ac4 <_realloc_r+0x1c>

08005af4 <_sbrk_r>:
 8005af4:	b538      	push	{r3, r4, r5, lr}
 8005af6:	4c06      	ldr	r4, [pc, #24]	; (8005b10 <_sbrk_r+0x1c>)
 8005af8:	2300      	movs	r3, #0
 8005afa:	4605      	mov	r5, r0
 8005afc:	4608      	mov	r0, r1
 8005afe:	6023      	str	r3, [r4, #0]
 8005b00:	f7fb fbc0 	bl	8001284 <_sbrk>
 8005b04:	1c43      	adds	r3, r0, #1
 8005b06:	d102      	bne.n	8005b0e <_sbrk_r+0x1a>
 8005b08:	6823      	ldr	r3, [r4, #0]
 8005b0a:	b103      	cbz	r3, 8005b0e <_sbrk_r+0x1a>
 8005b0c:	602b      	str	r3, [r5, #0]
 8005b0e:	bd38      	pop	{r3, r4, r5, pc}
 8005b10:	2000038c 	.word	0x2000038c

08005b14 <__malloc_lock>:
 8005b14:	4770      	bx	lr

08005b16 <__malloc_unlock>:
 8005b16:	4770      	bx	lr

08005b18 <_malloc_usable_size_r>:
 8005b18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b1c:	1f18      	subs	r0, r3, #4
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	bfbc      	itt	lt
 8005b22:	580b      	ldrlt	r3, [r1, r0]
 8005b24:	18c0      	addlt	r0, r0, r3
 8005b26:	4770      	bx	lr

08005b28 <_init>:
 8005b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b2a:	bf00      	nop
 8005b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b2e:	bc08      	pop	{r3}
 8005b30:	469e      	mov	lr, r3
 8005b32:	4770      	bx	lr

08005b34 <_fini>:
 8005b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b36:	bf00      	nop
 8005b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b3a:	bc08      	pop	{r3}
 8005b3c:	469e      	mov	lr, r3
 8005b3e:	4770      	bx	lr
