
Micromouse v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003774  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  0800390c  0800390c  0001390c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003948  08003948  00013948  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800394c  0800394c  0001394c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000001c  20000000  08003950  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002001c  2**0
                  CONTENTS
  7 .bss          0000027c  2000001c  2000001c  0002001c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000298  20000298  0002001c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 10 .debug_line   00007512  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00019a5b  00000000  00000000  0002755e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002baf  00000000  00000000  00040fb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000bc0  00000000  00000000  00043b68  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001028  00000000  00000000  00044728  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0000a546  00000000  00000000  00045750  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004a18  00000000  00000000  0004fc96  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000546ae  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000261c  00000000  00000000  0005472c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000001c 	.word	0x2000001c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080038f4 	.word	0x080038f4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000020 	.word	0x20000020
 80001d4:	080038f4 	.word	0x080038f4

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2f>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a84:	bf24      	itt	cs
 8000a86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8e:	d90d      	bls.n	8000aac <__aeabi_d2f+0x30>
 8000a90:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a9c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa4:	bf08      	it	eq
 8000aa6:	f020 0001 	biceq.w	r0, r0, #1
 8000aaa:	4770      	bx	lr
 8000aac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab0:	d121      	bne.n	8000af6 <__aeabi_d2f+0x7a>
 8000ab2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab6:	bfbc      	itt	lt
 8000ab8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	4770      	bxlt	lr
 8000abe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ac2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac6:	f1c2 0218 	rsb	r2, r2, #24
 8000aca:	f1c2 0c20 	rsb	ip, r2, #32
 8000ace:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	f040 0001 	orrne.w	r0, r0, #1
 8000adc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae8:	ea40 000c 	orr.w	r0, r0, ip
 8000aec:	fa23 f302 	lsr.w	r3, r3, r2
 8000af0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af4:	e7cc      	b.n	8000a90 <__aeabi_d2f+0x14>
 8000af6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afa:	d107      	bne.n	8000b0c <__aeabi_d2f+0x90>
 8000afc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b00:	bf1e      	ittt	ne
 8000b02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b0a:	4770      	bxne	lr
 8000b0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b54 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000b20:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000b22:	e003      	b.n	8000b2c <LoopCopyDataInit>

08000b24 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000b24:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000b26:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000b28:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000b2a:	3104      	adds	r1, #4

08000b2c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000b2c:	480b      	ldr	r0, [pc, #44]	; (8000b5c <LoopForever+0xa>)
	ldr	r3, =_edata
 8000b2e:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000b30:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000b32:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000b34:	d3f6      	bcc.n	8000b24 <CopyDataInit>
	ldr	r2, =_sbss
 8000b36:	4a0b      	ldr	r2, [pc, #44]	; (8000b64 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000b38:	e002      	b.n	8000b40 <LoopFillZerobss>

08000b3a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000b3a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000b3c:	f842 3b04 	str.w	r3, [r2], #4

08000b40 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000b40:	4b09      	ldr	r3, [pc, #36]	; (8000b68 <LoopForever+0x16>)
	cmp	r2, r3
 8000b42:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000b44:	d3f9      	bcc.n	8000b3a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000b46:	f000 fdfb 	bl	8001740 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b4a:	f002 feaf 	bl	80038ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b4e:	f000 fa97 	bl	8001080 <main>

08000b52 <LoopForever>:

LoopForever:
    b LoopForever
 8000b52:	e7fe      	b.n	8000b52 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b54:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8000b58:	08003950 	.word	0x08003950
	ldr	r0, =_sdata
 8000b5c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000b60:	2000001c 	.word	0x2000001c
	ldr	r2, =_sbss
 8000b64:	2000001c 	.word	0x2000001c
	ldr	r3, = _ebss
 8000b68:	20000298 	.word	0x20000298

08000b6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b6c:	e7fe      	b.n	8000b6c <ADC1_2_IRQHandler>
	...

08000b70 <HAL_SYSTICK_Callback>:
                                

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/

void HAL_SYSTICK_Callback(void){
 8000b70:	b5d0      	push	{r4, r6, r7, lr}
if(fabsf(Xw)>0.1){
 8000b72:	4b5d      	ldr	r3, [pc, #372]	; (8000ce8 <HAL_SYSTICK_Callback+0x178>)
void HAL_SYSTICK_Callback(void){
 8000b74:	ed2d 8b02 	vpush	{d8}
if(fabsf(Xw)>0.1){
 8000b78:	ed93 8a00 	vldr	s16, [r3]
 8000b7c:	eef0 7ac8 	vabs.f32	s15, s16
 8000b80:	ee17 0a90 	vmov	r0, s15
 8000b84:	f7ff fc8c 	bl	80004a0 <__aeabi_f2d>
 8000b88:	a353      	add	r3, pc, #332	; (adr r3, 8000cd8 <HAL_SYSTICK_Callback+0x168>)
 8000b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b8e:	f7ff ff6b 	bl	8000a68 <__aeabi_dcmpgt>
 8000b92:	2800      	cmp	r0, #0
 8000b94:	d066      	beq.n	8000c64 <HAL_SYSTICK_Callback+0xf4>
			angle=angle + Xw*0.01;
 8000b96:	4c55      	ldr	r4, [pc, #340]	; (8000cec <HAL_SYSTICK_Callback+0x17c>)
 8000b98:	6820      	ldr	r0, [r4, #0]
 8000b9a:	f7ff fc81 	bl	80004a0 <__aeabi_f2d>
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	ee18 0a10 	vmov	r0, s16
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc7b 	bl	80004a0 <__aeabi_f2d>
 8000baa:	a34d      	add	r3, pc, #308	; (adr r3, 8000ce0 <HAL_SYSTICK_Callback+0x170>)
 8000bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bb0:	f7ff fcca 	bl	8000548 <__aeabi_dmul>
 8000bb4:	4602      	mov	r2, r0
 8000bb6:	460b      	mov	r3, r1
 8000bb8:	4630      	mov	r0, r6
 8000bba:	4639      	mov	r1, r7
 8000bbc:	f7ff fb12 	bl	80001e4 <__adddf3>
 8000bc0:	f7ff ff5c 	bl	8000a7c <__aeabi_d2f>
			e= angle-main_angle;
 8000bc4:	4b4a      	ldr	r3, [pc, #296]	; (8000cf0 <HAL_SYSTICK_Callback+0x180>)
			e_sum=e_sum +e;
			if(e_sum>100.0) e_sum=100.0;
			if(e_sum<-100.0) e_sum=-100.0;

			u = kp*e + ki*e_sum + kd*(e - e_last); //PID
 8000bc6:	494b      	ldr	r1, [pc, #300]	; (8000cf4 <HAL_SYSTICK_Callback+0x184>)
			e= angle-main_angle;
 8000bc8:	edd3 7a00 	vldr	s15, [r3]
 8000bcc:	4b4a      	ldr	r3, [pc, #296]	; (8000cf8 <HAL_SYSTICK_Callback+0x188>)
			u = kp*e + ki*e_sum + kd*(e - e_last); //PID
 8000bce:	4a4b      	ldr	r2, [pc, #300]	; (8000cfc <HAL_SYSTICK_Callback+0x18c>)
			angle=angle + Xw*0.01;
 8000bd0:	6020      	str	r0, [r4, #0]
 8000bd2:	ee07 0a10 	vmov	s14, r0
			e= angle-main_angle;
 8000bd6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000bda:	ed83 7a00 	vstr	s14, [r3]
			e_sum=e_sum +e;
 8000bde:	4b48      	ldr	r3, [pc, #288]	; (8000d00 <HAL_SYSTICK_Callback+0x190>)
 8000be0:	edd3 7a00 	vldr	s15, [r3]
 8000be4:	ee77 6a27 	vadd.f32	s13, s14, s15
			if(e_sum>100.0) e_sum=100.0;
 8000be8:	eddf 7a46 	vldr	s15, [pc, #280]	; 8000d04 <HAL_SYSTICK_Callback+0x194>
			e_sum=e_sum +e;
 8000bec:	eef4 6ae7 	vcmpe.f32	s13, s15
 8000bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bf4:	bfd8      	it	le
 8000bf6:	eef0 7a66 	vmovle.f32	s15, s13
			if(e_sum<-100.0) e_sum=-100.0;
 8000bfa:	eddf 6a43 	vldr	s13, [pc, #268]	; 8000d08 <HAL_SYSTICK_Callback+0x198>
			e_sum=e_sum +e;
 8000bfe:	edc3 7a00 	vstr	s15, [r3]
			if(e_sum<-100.0) e_sum=-100.0;
 8000c02:	eef4 7ae6 	vcmpe.f32	s15, s13
 8000c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c0a:	bf48      	it	mi
 8000c0c:	edc3 6a00 	vstrmi	s13, [r3]
			u = kp*e + ki*e_sum + kd*(e - e_last); //PID
 8000c10:	ed93 6a00 	vldr	s12, [r3]
 8000c14:	edd1 7a00 	vldr	s15, [r1]
 8000c18:	4b3c      	ldr	r3, [pc, #240]	; (8000d0c <HAL_SYSTICK_Callback+0x19c>)
 8000c1a:	edd2 6a00 	vldr	s13, [r2]
 8000c1e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8000c22:	ed93 6a00 	vldr	s12, [r3]
 8000c26:	4b3a      	ldr	r3, [pc, #232]	; (8000d10 <HAL_SYSTICK_Callback+0x1a0>)
 8000c28:	eee7 7a06 	vfma.f32	s15, s14, s12
 8000c2c:	ee77 6a66 	vsub.f32	s13, s14, s13
 8000c30:	ed93 6a00 	vldr	s12, [r3]
 8000c34:	4b37      	ldr	r3, [pc, #220]	; (8000d14 <HAL_SYSTICK_Callback+0x1a4>)
 8000c36:	eee6 7a86 	vfma.f32	s15, s13, s12
			 if(dystans1<=15){
 8000c3a:	eef2 6a0e 	vmov.f32	s13, #46	; 0x41700000  15.0
			u = kp*e + ki*e_sum + kd*(e - e_last); //PID
 8000c3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c42:	edc3 7a00 	vstr	s15, [r3]
			 if(dystans1<=15){
 8000c46:	4b34      	ldr	r3, [pc, #208]	; (8000d18 <HAL_SYSTICK_Callback+0x1a8>)
 8000c48:	ed93 6a00 	vldr	s12, [r3]
 8000c4c:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8000c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c54:	d809      	bhi.n	8000c6a <HAL_SYSTICK_Callback+0xfa>
				 for(int v = 180; v > 0;v = v - 30)

				 {
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, v);
 8000c56:	4b31      	ldr	r3, [pc, #196]	; (8000d1c <HAL_SYSTICK_Callback+0x1ac>)
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	23b4      	movs	r3, #180	; 0xb4
 8000c5c:	6353      	str	r3, [r2, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, v);
 8000c5e:	6393      	str	r3, [r2, #56]	; 0x38
				 for(int v = 180; v > 0;v = v - 30)
 8000c60:	3b1e      	subs	r3, #30
 8000c62:	d1fb      	bne.n	8000c5c <HAL_SYSTICK_Callback+0xec>
	/*if(fabsf(Xaxis)<=0.1){
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 500);
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 500);
	}*/

}
 8000c64:	ecbd 8b02 	vpop	{d8}
 8000c68:	bdd0      	pop	{r4, r6, r7, pc}
			if(fabsf(e)<80.0){
 8000c6a:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8000d20 <HAL_SYSTICK_Callback+0x1b0>
 8000c6e:	eef0 6ac7 	vabs.f32	s13, s14
 8000c72:	eef4 6ac6 	vcmpe.f32	s13, s12
 8000c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c7a:	d529      	bpl.n	8000cd0 <HAL_SYSTICK_Callback+0x160>
				if(e>0){
 8000c7c:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8000c80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c84:	dd0f      	ble.n	8000ca6 <HAL_SYSTICK_Callback+0x136>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 200+fabsf(u));//prawe
 8000c86:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000c8a:	ed9f 6a26 	vldr	s12, [pc, #152]	; 8000d24 <HAL_SYSTICK_Callback+0x1b4>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 200);//lewe
 8000c8e:	4b23      	ldr	r3, [pc, #140]	; (8000d1c <HAL_SYSTICK_Callback+0x1ac>)
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 200+fabsf(u));//prawe
 8000c90:	eef0 6ae6 	vabs.f32	s13, s13
 8000c94:	ee76 6a86 	vadd.f32	s13, s13, s12
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 200);//lewe
 8000c98:	681b      	ldr	r3, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 200+fabsf(u));//prawe
 8000c9a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 200);//lewe
 8000c9e:	21c8      	movs	r1, #200	; 0xc8
 8000ca0:	6359      	str	r1, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 200+fabsf(u));//prawe
 8000ca2:	edc3 6a0e 	vstr	s13, [r3, #56]	; 0x38
				if(e<0){
 8000ca6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8000caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cae:	d50f      	bpl.n	8000cd0 <HAL_SYSTICK_Callback+0x160>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 200+fabsf(u));
 8000cb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cb4:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8000d24 <HAL_SYSTICK_Callback+0x1b4>
 8000cb8:	4b18      	ldr	r3, [pc, #96]	; (8000d1c <HAL_SYSTICK_Callback+0x1ac>)
 8000cba:	eef0 7ae7 	vabs.f32	s15, s15
 8000cbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 200);
 8000cc8:	21c8      	movs	r1, #200	; 0xc8
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 200+fabsf(u));
 8000cca:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 200);
 8000cce:	6399      	str	r1, [r3, #56]	; 0x38
			e_last=e;
 8000cd0:	ed82 7a00 	vstr	s14, [r2]
}
 8000cd4:	e7c6      	b.n	8000c64 <HAL_SYSTICK_Callback+0xf4>
 8000cd6:	bf00      	nop
 8000cd8:	9999999a 	.word	0x9999999a
 8000cdc:	3fb99999 	.word	0x3fb99999
 8000ce0:	47ae147b 	.word	0x47ae147b
 8000ce4:	3f847ae1 	.word	0x3f847ae1
 8000ce8:	20000108 	.word	0x20000108
 8000cec:	2000003c 	.word	0x2000003c
 8000cf0:	20000058 	.word	0x20000058
 8000cf4:	20000008 	.word	0x20000008
 8000cf8:	20000040 	.word	0x20000040
 8000cfc:	20000044 	.word	0x20000044
 8000d00:	20000048 	.word	0x20000048
 8000d04:	42c80000 	.word	0x42c80000
 8000d08:	c2c80000 	.word	0xc2c80000
 8000d0c:	2000000c 	.word	0x2000000c
 8000d10:	20000004 	.word	0x20000004
 8000d14:	20000068 	.word	0x20000068
 8000d18:	20000150 	.word	0x20000150
 8000d1c:	20000160 	.word	0x20000160
 8000d20:	42a00000 	.word	0x42a00000
 8000d24:	43480000 	.word	0x43480000

08000d28 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	static uint16_t i = 0; // licznik
	if (htim->Instance == TIM17){ //przerwanie wysylajace sygnal na pin trigger czujnika odleglosci
 8000d28:	6802      	ldr	r2, [r0, #0]
 8000d2a:	4b18      	ldr	r3, [pc, #96]	; (8000d8c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000d2c:	429a      	cmp	r2, r3
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000d2e:	b510      	push	{r4, lr}
	if (htim->Instance == TIM17){ //przerwanie wysylajace sygnal na pin trigger czujnika odleglosci
 8000d30:	d10d      	bne.n	8000d4e <HAL_TIM_PeriodElapsedCallback+0x26>

	switch (i)
 8000d32:	4c17      	ldr	r4, [pc, #92]	; (8000d90 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000d34:	8823      	ldrh	r3, [r4, #0]
 8000d36:	b15b      	cbz	r3, 8000d50 <HAL_TIM_PeriodElapsedCallback+0x28>
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d01a      	beq.n	8000d72 <HAL_TIM_PeriodElapsedCallback+0x4a>
		HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, RESET);
		HAL_GPIO_WritePin(TRIG2_GPIO_Port, TRIG2_Pin, RESET);
		HAL_GPIO_WritePin(TRIG3_GPIO_Port, TRIG3_Pin, RESET);
		break;
	}
	i++;
 8000d3c:	8823      	ldrh	r3, [r4, #0]
 8000d3e:	3301      	adds	r3, #1
 8000d40:	b29b      	uxth	r3, r3
	if (i==6000) i=0;
 8000d42:	f241 7270 	movw	r2, #6000	; 0x1770
 8000d46:	4293      	cmp	r3, r2
 8000d48:	bf08      	it	eq
 8000d4a:	2300      	moveq	r3, #0
 8000d4c:	8023      	strh	r3, [r4, #0]
 8000d4e:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, SET);
 8000d50:	2201      	movs	r2, #1
 8000d52:	2102      	movs	r1, #2
 8000d54:	480f      	ldr	r0, [pc, #60]	; (8000d94 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000d56:	f000 febd 	bl	8001ad4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TRIG2_GPIO_Port, TRIG2_Pin, SET);
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	2104      	movs	r1, #4
 8000d5e:	480d      	ldr	r0, [pc, #52]	; (8000d94 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000d60:	f000 feb8 	bl	8001ad4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TRIG3_GPIO_Port, TRIG3_Pin, SET);
 8000d64:	2201      	movs	r2, #1
		HAL_GPIO_WritePin(TRIG3_GPIO_Port, TRIG3_Pin, RESET);
 8000d66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d6a:	480b      	ldr	r0, [pc, #44]	; (8000d98 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000d6c:	f000 feb2 	bl	8001ad4 <HAL_GPIO_WritePin>
		break;
 8000d70:	e7e4      	b.n	8000d3c <HAL_TIM_PeriodElapsedCallback+0x14>
		HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, RESET);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2102      	movs	r1, #2
 8000d76:	4807      	ldr	r0, [pc, #28]	; (8000d94 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000d78:	f000 feac 	bl	8001ad4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TRIG2_GPIO_Port, TRIG2_Pin, RESET);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2104      	movs	r1, #4
 8000d80:	4804      	ldr	r0, [pc, #16]	; (8000d94 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000d82:	f000 fea7 	bl	8001ad4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TRIG3_GPIO_Port, TRIG3_Pin, RESET);
 8000d86:	2200      	movs	r2, #0
 8000d88:	e7ed      	b.n	8000d66 <HAL_TIM_PeriodElapsedCallback+0x3e>
 8000d8a:	bf00      	nop
 8000d8c:	40014800 	.word	0x40014800
 8000d90:	2000004c 	.word	0x2000004c
 8000d94:	48000800 	.word	0x48000800
 8000d98:	48000400 	.word	0x48000400

08000d9c <HAL_GPIO_EXTI_Callback>:
	}

}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) //przerwanie odbierajace sygnal z echo czujnika odleglosci
{	static uint16_t i = 0;
 8000d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	static uint16_t j = 0;
	static uint16_t k = 0;
//if(pomiary==1){
if(GPIO_Pin == ECHO1_Pin){ //czujnik 1
 8000d9e:	2801      	cmp	r0, #1
{	static uint16_t i = 0;
 8000da0:	ed2d 8b02 	vpush	{d8}
 8000da4:	4601      	mov	r1, r0
if(GPIO_Pin == ECHO1_Pin){ //czujnik 1
 8000da6:	d154      	bne.n	8000e52 <HAL_GPIO_EXTI_Callback+0xb6>
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0)==GPIO_PIN_SET)
 8000da8:	4879      	ldr	r0, [pc, #484]	; (8000f90 <HAL_GPIO_EXTI_Callback+0x1f4>)
 8000daa:	f000 fe8d 	bl	8001ac8 <HAL_GPIO_ReadPin>
 8000dae:	2801      	cmp	r0, #1
		__HAL_TIM_SET_COUNTER(&htim16, 0);
 8000db0:	bf08      	it	eq
 8000db2:	4b78      	ldreq	r3, [pc, #480]	; (8000f94 <HAL_GPIO_EXTI_Callback+0x1f8>)
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0)==GPIO_PIN_RESET)
 8000db4:	4876      	ldr	r0, [pc, #472]	; (8000f90 <HAL_GPIO_EXTI_Callback+0x1f4>)
		__HAL_TIM_SET_COUNTER(&htim16, 0);
 8000db6:	bf02      	ittt	eq
 8000db8:	681b      	ldreq	r3, [r3, #0]
 8000dba:	2200      	moveq	r2, #0
 8000dbc:	625a      	streq	r2, [r3, #36]	; 0x24
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0)==GPIO_PIN_RESET)
 8000dbe:	2101      	movs	r1, #1
 8000dc0:	f000 fe82 	bl	8001ac8 <HAL_GPIO_ReadPin>
 8000dc4:	bb78      	cbnz	r0, 8000e26 <HAL_GPIO_EXTI_Callback+0x8a>
	{
		time:
		time1 = __HAL_TIM_GET_COUNTER(&htim16);
 8000dc6:	4b73      	ldr	r3, [pc, #460]	; (8000f94 <HAL_GPIO_EXTI_Callback+0x1f8>)
		dystans1 = time1/58.;
 8000dc8:	4f73      	ldr	r7, [pc, #460]	; (8000f98 <HAL_GPIO_EXTI_Callback+0x1fc>)
		time1 = __HAL_TIM_GET_COUNTER(&htim16);
 8000dca:	681d      	ldr	r5, [r3, #0]
		if(dystans1>300.0 || dystans1<3.5) goto time; //wstepna redukcja szumow
 8000dcc:	eddf 8a73 	vldr	s17, [pc, #460]	; 8000f9c <HAL_GPIO_EXTI_Callback+0x200>
		dystans1 = time1/58.;
 8000dd0:	2600      	movs	r6, #0
		if(dystans1>300.0 || dystans1<3.5) goto time; //wstepna redukcja szumow
 8000dd2:	eeb0 8a0c 	vmov.f32	s16, #12	; 0x40600000  3.5
		time1 = __HAL_TIM_GET_COUNTER(&htim16);
 8000dd6:	6a6c      	ldr	r4, [r5, #36]	; 0x24
		dystans1 = time1/58.;
 8000dd8:	4620      	mov	r0, r4
 8000dda:	f7ff fb3f 	bl	800045c <__aeabi_ui2d>
 8000dde:	4632      	mov	r2, r6
 8000de0:	463b      	mov	r3, r7
 8000de2:	f7ff fcdb 	bl	800079c <__aeabi_ddiv>
 8000de6:	f7ff fe49 	bl	8000a7c <__aeabi_d2f>
 8000dea:	ee07 0a90 	vmov	s15, r0
		if(dystans1>300.0 || dystans1<3.5) goto time; //wstepna redukcja szumow
 8000dee:	eef4 7ae8 	vcmpe.f32	s15, s17
 8000df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000df6:	dcee      	bgt.n	8000dd6 <HAL_GPIO_EXTI_Callback+0x3a>
 8000df8:	eef4 7ac8 	vcmpe.f32	s15, s16
 8000dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e00:	d4e9      	bmi.n	8000dd6 <HAL_GPIO_EXTI_Callback+0x3a>
 8000e02:	4b67      	ldr	r3, [pc, #412]	; (8000fa0 <HAL_GPIO_EXTI_Callback+0x204>)

		//if(dystans1<= 10.0) forward =0;
		//drugi etap redukcji szumw
		srednia1=srednia1+dystans1;
		i++;
 8000e04:	4967      	ldr	r1, [pc, #412]	; (8000fa4 <HAL_GPIO_EXTI_Callback+0x208>)
 8000e06:	601c      	str	r4, [r3, #0]
 8000e08:	4b67      	ldr	r3, [pc, #412]	; (8000fa8 <HAL_GPIO_EXTI_Callback+0x20c>)
		srednia1=srednia1+dystans1;
 8000e0a:	4a68      	ldr	r2, [pc, #416]	; (8000fac <HAL_GPIO_EXTI_Callback+0x210>)
 8000e0c:	6018      	str	r0, [r3, #0]
		i++;
 8000e0e:	880b      	ldrh	r3, [r1, #0]
		srednia1=srednia1+dystans1;
 8000e10:	ed92 7a00 	vldr	s14, [r2]
		i++;
 8000e14:	3301      	adds	r3, #1
		srednia1=srednia1+dystans1;
 8000e16:	ee37 7a87 	vadd.f32	s14, s15, s14
		i++;
 8000e1a:	b29b      	uxth	r3, r3
		if(i==10){
 8000e1c:	2b0a      	cmp	r3, #10
		srednia1=srednia1+dystans1;
 8000e1e:	ed82 7a00 	vstr	s14, [r2]
		if(i==10){
 8000e22:	d003      	beq.n	8000e2c <HAL_GPIO_EXTI_Callback+0x90>
		i++;
 8000e24:	800b      	strh	r3, [r1, #0]

}

//}

}
 8000e26:	ecbd 8b02 	vpop	{d8}
 8000e2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			odleglosc1=srednia1/10;
 8000e2c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8000e30:	ee87 6a26 	vdiv.f32	s12, s14, s13
			i=0;
 8000e34:	2300      	movs	r3, #0
 8000e36:	800b      	strh	r3, [r1, #0]
			odleglosc1=srednia1/10;
 8000e38:	495d      	ldr	r1, [pc, #372]	; (8000fb0 <HAL_GPIO_EXTI_Callback+0x214>)
			if(dystans1<= 10.0) forward =0;
 8000e3a:	eef4 7ae6 	vcmpe.f32	s15, s13
 8000e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			odleglosc1=srednia1/10;
 8000e42:	ed81 6a00 	vstr	s12, [r1]
			if(dystans1<= 10.0) forward =0;
 8000e46:	d801      	bhi.n	8000e4c <HAL_GPIO_EXTI_Callback+0xb0>
 8000e48:	495a      	ldr	r1, [pc, #360]	; (8000fb4 <HAL_GPIO_EXTI_Callback+0x218>)
 8000e4a:	600b      	str	r3, [r1, #0]
				srednia3=0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	6013      	str	r3, [r2, #0]
}
 8000e50:	e7e9      	b.n	8000e26 <HAL_GPIO_EXTI_Callback+0x8a>
if(GPIO_Pin == ECHO2_Pin){ //czujnik 2
 8000e52:	2808      	cmp	r0, #8
 8000e54:	d149      	bne.n	8000eea <HAL_GPIO_EXTI_Callback+0x14e>
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3)==GPIO_PIN_SET)
 8000e56:	484e      	ldr	r0, [pc, #312]	; (8000f90 <HAL_GPIO_EXTI_Callback+0x1f4>)
 8000e58:	f000 fe36 	bl	8001ac8 <HAL_GPIO_ReadPin>
 8000e5c:	2801      	cmp	r0, #1
		__HAL_TIM_SET_COUNTER(&htim7, 0);
 8000e5e:	bf08      	it	eq
 8000e60:	4b55      	ldreq	r3, [pc, #340]	; (8000fb8 <HAL_GPIO_EXTI_Callback+0x21c>)
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3)==GPIO_PIN_RESET)
 8000e62:	484b      	ldr	r0, [pc, #300]	; (8000f90 <HAL_GPIO_EXTI_Callback+0x1f4>)
		__HAL_TIM_SET_COUNTER(&htim7, 0);
 8000e64:	bf02      	ittt	eq
 8000e66:	681b      	ldreq	r3, [r3, #0]
 8000e68:	2200      	moveq	r2, #0
 8000e6a:	625a      	streq	r2, [r3, #36]	; 0x24
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3)==GPIO_PIN_RESET)
 8000e6c:	2108      	movs	r1, #8
 8000e6e:	f000 fe2b 	bl	8001ac8 <HAL_GPIO_ReadPin>
 8000e72:	2800      	cmp	r0, #0
 8000e74:	d1d7      	bne.n	8000e26 <HAL_GPIO_EXTI_Callback+0x8a>
			time2 = __HAL_TIM_GET_COUNTER(&htim7);
 8000e76:	4b50      	ldr	r3, [pc, #320]	; (8000fb8 <HAL_GPIO_EXTI_Callback+0x21c>)
			dystans2 = time2/58.;
 8000e78:	4f47      	ldr	r7, [pc, #284]	; (8000f98 <HAL_GPIO_EXTI_Callback+0x1fc>)
			time2 = __HAL_TIM_GET_COUNTER(&htim7);
 8000e7a:	681d      	ldr	r5, [r3, #0]
			if(dystans2>300.0 || dystans2<3.5) goto time2;
 8000e7c:	eddf 8a47 	vldr	s17, [pc, #284]	; 8000f9c <HAL_GPIO_EXTI_Callback+0x200>
			dystans2 = time2/58.;
 8000e80:	2600      	movs	r6, #0
			if(dystans2>300.0 || dystans2<3.5) goto time2;
 8000e82:	eeb0 8a0c 	vmov.f32	s16, #12	; 0x40600000  3.5
			time2 = __HAL_TIM_GET_COUNTER(&htim7);
 8000e86:	6a6c      	ldr	r4, [r5, #36]	; 0x24
			dystans2 = time2/58.;
 8000e88:	4620      	mov	r0, r4
 8000e8a:	f7ff fae7 	bl	800045c <__aeabi_ui2d>
 8000e8e:	4632      	mov	r2, r6
 8000e90:	463b      	mov	r3, r7
 8000e92:	f7ff fc83 	bl	800079c <__aeabi_ddiv>
 8000e96:	f7ff fdf1 	bl	8000a7c <__aeabi_d2f>
 8000e9a:	ee07 0a90 	vmov	s15, r0
			if(dystans2>300.0 || dystans2<3.5) goto time2;
 8000e9e:	eef4 7ae8 	vcmpe.f32	s15, s17
 8000ea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea6:	dcee      	bgt.n	8000e86 <HAL_GPIO_EXTI_Callback+0xea>
 8000ea8:	eef4 7ac8 	vcmpe.f32	s15, s16
 8000eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eb0:	d4e9      	bmi.n	8000e86 <HAL_GPIO_EXTI_Callback+0xea>
 8000eb2:	4b42      	ldr	r3, [pc, #264]	; (8000fbc <HAL_GPIO_EXTI_Callback+0x220>)
			j++;
 8000eb4:	4942      	ldr	r1, [pc, #264]	; (8000fc0 <HAL_GPIO_EXTI_Callback+0x224>)
 8000eb6:	601c      	str	r4, [r3, #0]
 8000eb8:	4b42      	ldr	r3, [pc, #264]	; (8000fc4 <HAL_GPIO_EXTI_Callback+0x228>)
			srednia2=srednia2+dystans2;
 8000eba:	4a43      	ldr	r2, [pc, #268]	; (8000fc8 <HAL_GPIO_EXTI_Callback+0x22c>)
 8000ebc:	6018      	str	r0, [r3, #0]
			j++;
 8000ebe:	880b      	ldrh	r3, [r1, #0]
			srednia2=srednia2+dystans2;
 8000ec0:	ed92 7a00 	vldr	s14, [r2]
			j++;
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	b29b      	uxth	r3, r3
			srednia2=srednia2+dystans2;
 8000ec8:	ee77 7a87 	vadd.f32	s15, s15, s14
			if(j==10){
 8000ecc:	2b0a      	cmp	r3, #10
			srednia2=srednia2+dystans2;
 8000ece:	edc2 7a00 	vstr	s15, [r2]
			j++;
 8000ed2:	800b      	strh	r3, [r1, #0]
			if(j==10){
 8000ed4:	d1a7      	bne.n	8000e26 <HAL_GPIO_EXTI_Callback+0x8a>
				odleglosc2 = srednia2/10;
 8000ed6:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8000eda:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000ede:	4b3b      	ldr	r3, [pc, #236]	; (8000fcc <HAL_GPIO_EXTI_Callback+0x230>)
 8000ee0:	ed83 7a00 	vstr	s14, [r3]
				k=0;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	800b      	strh	r3, [r1, #0]
 8000ee8:	e7b0      	b.n	8000e4c <HAL_GPIO_EXTI_Callback+0xb0>
if(GPIO_Pin == ECHO3_Pin) { //czujnik 3
 8000eea:	2840      	cmp	r0, #64	; 0x40
 8000eec:	d19b      	bne.n	8000e26 <HAL_GPIO_EXTI_Callback+0x8a>
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6)==GPIO_PIN_SET)
 8000eee:	4828      	ldr	r0, [pc, #160]	; (8000f90 <HAL_GPIO_EXTI_Callback+0x1f4>)
 8000ef0:	f000 fdea 	bl	8001ac8 <HAL_GPIO_ReadPin>
 8000ef4:	2801      	cmp	r0, #1
		__HAL_TIM_SET_COUNTER(&htim6, 0);
 8000ef6:	bf08      	it	eq
 8000ef8:	4b35      	ldreq	r3, [pc, #212]	; (8000fd0 <HAL_GPIO_EXTI_Callback+0x234>)
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6)==GPIO_PIN_RESET)
 8000efa:	4825      	ldr	r0, [pc, #148]	; (8000f90 <HAL_GPIO_EXTI_Callback+0x1f4>)
		__HAL_TIM_SET_COUNTER(&htim6, 0);
 8000efc:	bf02      	ittt	eq
 8000efe:	681b      	ldreq	r3, [r3, #0]
 8000f00:	2200      	moveq	r2, #0
 8000f02:	625a      	streq	r2, [r3, #36]	; 0x24
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6)==GPIO_PIN_RESET)
 8000f04:	2140      	movs	r1, #64	; 0x40
 8000f06:	f000 fddf 	bl	8001ac8 <HAL_GPIO_ReadPin>
 8000f0a:	2800      	cmp	r0, #0
 8000f0c:	d18b      	bne.n	8000e26 <HAL_GPIO_EXTI_Callback+0x8a>
			time3 = __HAL_TIM_GET_COUNTER(&htim6);
 8000f0e:	4b30      	ldr	r3, [pc, #192]	; (8000fd0 <HAL_GPIO_EXTI_Callback+0x234>)
			dystans3 = time3/58.;
 8000f10:	4f21      	ldr	r7, [pc, #132]	; (8000f98 <HAL_GPIO_EXTI_Callback+0x1fc>)
			time3 = __HAL_TIM_GET_COUNTER(&htim6);
 8000f12:	681d      	ldr	r5, [r3, #0]
			if(dystans3>200.0 || dystans3<3.5) goto time3;
 8000f14:	eddf 8a2f 	vldr	s17, [pc, #188]	; 8000fd4 <HAL_GPIO_EXTI_Callback+0x238>
			dystans3 = time3/58.;
 8000f18:	2600      	movs	r6, #0
			if(dystans3>200.0 || dystans3<3.5) goto time3;
 8000f1a:	eeb0 8a0c 	vmov.f32	s16, #12	; 0x40600000  3.5
			time3 = __HAL_TIM_GET_COUNTER(&htim6);
 8000f1e:	6a6c      	ldr	r4, [r5, #36]	; 0x24
			dystans3 = time3/58.;
 8000f20:	4620      	mov	r0, r4
 8000f22:	f7ff fa9b 	bl	800045c <__aeabi_ui2d>
 8000f26:	4632      	mov	r2, r6
 8000f28:	463b      	mov	r3, r7
 8000f2a:	f7ff fc37 	bl	800079c <__aeabi_ddiv>
 8000f2e:	f7ff fda5 	bl	8000a7c <__aeabi_d2f>
 8000f32:	ee07 0a90 	vmov	s15, r0
			if(dystans3>200.0 || dystans3<3.5) goto time3;
 8000f36:	eef4 7ae8 	vcmpe.f32	s15, s17
 8000f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f3e:	dcee      	bgt.n	8000f1e <HAL_GPIO_EXTI_Callback+0x182>
 8000f40:	eef4 7ac8 	vcmpe.f32	s15, s16
 8000f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f48:	d4e9      	bmi.n	8000f1e <HAL_GPIO_EXTI_Callback+0x182>
 8000f4a:	4b23      	ldr	r3, [pc, #140]	; (8000fd8 <HAL_GPIO_EXTI_Callback+0x23c>)
			k++;
 8000f4c:	4923      	ldr	r1, [pc, #140]	; (8000fdc <HAL_GPIO_EXTI_Callback+0x240>)
 8000f4e:	601c      	str	r4, [r3, #0]
 8000f50:	4b23      	ldr	r3, [pc, #140]	; (8000fe0 <HAL_GPIO_EXTI_Callback+0x244>)
			srednia3=srednia3+dystans3;
 8000f52:	4a24      	ldr	r2, [pc, #144]	; (8000fe4 <HAL_GPIO_EXTI_Callback+0x248>)
 8000f54:	6018      	str	r0, [r3, #0]
			k++;
 8000f56:	880b      	ldrh	r3, [r1, #0]
			srednia3=srednia3+dystans3;
 8000f58:	ed92 7a00 	vldr	s14, [r2]
			k++;
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	b29b      	uxth	r3, r3
			srednia3=srednia3+dystans3;
 8000f60:	ee77 7a87 	vadd.f32	s15, s15, s14
			if(k==10){
 8000f64:	2b0a      	cmp	r3, #10
			srednia3=srednia3+dystans3;
 8000f66:	edc2 7a00 	vstr	s15, [r2]
			k++;
 8000f6a:	800b      	strh	r3, [r1, #0]
			if(k==10){
 8000f6c:	f47f af5b 	bne.w	8000e26 <HAL_GPIO_EXTI_Callback+0x8a>
				odleglosc3 = srednia3/10;
 8000f70:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000f74:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000f78:	4b1b      	ldr	r3, [pc, #108]	; (8000fe8 <HAL_GPIO_EXTI_Callback+0x24c>)
				if(odleglosc3>10.0) left = 1;
 8000f7a:	eef4 6ac7 	vcmpe.f32	s13, s14
 8000f7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				odleglosc3 = srednia3/10;
 8000f82:	edc3 6a00 	vstr	s13, [r3]
				if(odleglosc3>10.0) left = 1;
 8000f86:	bfc2      	ittt	gt
 8000f88:	4b18      	ldrgt	r3, [pc, #96]	; (8000fec <HAL_GPIO_EXTI_Callback+0x250>)
 8000f8a:	2001      	movgt	r0, #1
 8000f8c:	6018      	strgt	r0, [r3, #0]
 8000f8e:	e7a9      	b.n	8000ee4 <HAL_GPIO_EXTI_Callback+0x148>
 8000f90:	48000800 	.word	0x48000800
 8000f94:	20000210 	.word	0x20000210
 8000f98:	404d0000 	.word	0x404d0000
 8000f9c:	43960000 	.word	0x43960000
 8000fa0:	2000010c 	.word	0x2000010c
 8000fa4:	2000004e 	.word	0x2000004e
 8000fa8:	20000150 	.word	0x20000150
 8000fac:	2000005c 	.word	0x2000005c
 8000fb0:	20000154 	.word	0x20000154
 8000fb4:	20000000 	.word	0x20000000
 8000fb8:	20000254 	.word	0x20000254
 8000fbc:	20000250 	.word	0x20000250
 8000fc0:	20000050 	.word	0x20000050
 8000fc4:	20000158 	.word	0x20000158
 8000fc8:	20000060 	.word	0x20000060
 8000fcc:	2000006c 	.word	0x2000006c
 8000fd0:	20000110 	.word	0x20000110
 8000fd4:	43480000 	.word	0x43480000
 8000fd8:	2000015c 	.word	0x2000015c
 8000fdc:	20000052 	.word	0x20000052
 8000fe0:	20000100 	.word	0x20000100
 8000fe4:	20000064 	.word	0x20000064
 8000fe8:	20000104 	.word	0x20000104
 8000fec:	20000054 	.word	0x20000054

08000ff0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ff0:	b510      	push	{r4, lr}
 8000ff2:	b0a6      	sub	sp, #152	; 0x98
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000ff8:	2310      	movs	r3, #16
 8000ffa:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ffc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001000:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001002:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001006:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001008:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100a:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800100c:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800100e:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001010:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001012:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001014:	f001 f8d8 	bl	80021c8 <HAL_RCC_OscConfig>
 8001018:	b100      	cbz	r0, 800101c <SystemClock_Config+0x2c>
 800101a:	e7fe      	b.n	800101a <SystemClock_Config+0x2a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800101c:	230f      	movs	r3, #15
 800101e:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001020:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001022:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001026:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001028:	4621      	mov	r1, r4
 800102a:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800102c:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800102e:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001030:	f001 fb78 	bl	8002724 <HAL_RCC_ClockConfig>
 8001034:	b100      	cbz	r0, 8001038 <SystemClock_Config+0x48>
 8001036:	e7fe      	b.n	8001036 <SystemClock_Config+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8001038:	4b0f      	ldr	r3, [pc, #60]	; (8001078 <SystemClock_Config+0x88>)
                              |RCC_PERIPHCLK_TIM16|RCC_PERIPHCLK_TIM17
                              |RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800103a:	9013      	str	r0, [sp, #76]	; 0x4c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800103c:	9017      	str	r0, [sp, #92]	; 0x5c
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 800103e:	9022      	str	r0, [sp, #136]	; 0x88
  PeriphClkInit.Tim17ClockSelection = RCC_TIM17CLK_HCLK;
 8001040:	9023      	str	r0, [sp, #140]	; 0x8c
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8001042:	901e      	str	r0, [sp, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001044:	a810      	add	r0, sp, #64	; 0x40
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8001046:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001048:	f001 fc4c 	bl	80028e4 <HAL_RCCEx_PeriphCLKConfig>
 800104c:	4604      	mov	r4, r0
 800104e:	b100      	cbz	r0, 8001052 <SystemClock_Config+0x62>
 8001050:	e7fe      	b.n	8001050 <SystemClock_Config+0x60>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001052:	f001 fc11 	bl	8002878 <HAL_RCC_GetHCLKFreq>
 8001056:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800105a:	fbb0 f0f3 	udiv	r0, r0, r3
 800105e:	f000 fc3d 	bl	80018dc <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001062:	2004      	movs	r0, #4
 8001064:	f000 fc50 	bl	8001908 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001068:	4622      	mov	r2, r4
 800106a:	4621      	mov	r1, r4
 800106c:	f04f 30ff 	mov.w	r0, #4294967295
 8001070:	f000 fbf4 	bl	800185c <HAL_NVIC_SetPriority>
}
 8001074:	b026      	add	sp, #152	; 0x98
 8001076:	bd10      	pop	{r4, pc}
 8001078:	01900022 	.word	0x01900022
 800107c:	00000000 	.word	0x00000000

08001080 <main>:
{
 8001080:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8001084:	b097      	sub	sp, #92	; 0x5c
  HAL_Init();
 8001086:	f000 fbb3 	bl	80017f0 <HAL_Init>
  SystemClock_Config();
 800108a:	f7ff ffb1 	bl	8000ff0 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800108e:	4b95      	ldr	r3, [pc, #596]	; (80012e4 <main+0x264>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TRIG1_Pin|TRIG2_Pin|L_ENGINE_2_Pin|L_ENGINE_1_Pin 
 8001090:	4895      	ldr	r0, [pc, #596]	; (80012e8 <main+0x268>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001092:	695a      	ldr	r2, [r3, #20]
 8001094:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001098:	615a      	str	r2, [r3, #20]
 800109a:	695a      	ldr	r2, [r3, #20]
 800109c:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 80010a0:	9204      	str	r2, [sp, #16]
 80010a2:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010a4:	695a      	ldr	r2, [r3, #20]
 80010a6:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80010aa:	615a      	str	r2, [r3, #20]
 80010ac:	695a      	ldr	r2, [r3, #20]
 80010ae:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80010b2:	9205      	str	r2, [sp, #20]
 80010b4:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b6:	695a      	ldr	r2, [r3, #20]
 80010b8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80010bc:	615a      	str	r2, [r3, #20]
 80010be:	695a      	ldr	r2, [r3, #20]
 80010c0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80010c4:	9206      	str	r2, [sp, #24]
 80010c6:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c8:	695a      	ldr	r2, [r3, #20]
 80010ca:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80010ce:	615a      	str	r2, [r3, #20]
 80010d0:	695b      	ldr	r3, [r3, #20]
 80010d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010d6:	9307      	str	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOC, TRIG1_Pin|TRIG2_Pin|L_ENGINE_2_Pin|L_ENGINE_1_Pin 
 80010d8:	2200      	movs	r2, #0
 80010da:	f640 7106 	movw	r1, #3846	; 0xf06
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010de:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOC, TRIG1_Pin|TRIG2_Pin|L_ENGINE_2_Pin|L_ENGINE_1_Pin 
 80010e0:	f000 fcf8 	bl	8001ad4 <HAL_GPIO_WritePin>
                          |R_ENGINE_1_Pin|R_ENGINE_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG3_GPIO_Port, TRIG3_Pin, GPIO_PIN_RESET);
 80010e4:	2200      	movs	r2, #0
 80010e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010ea:	4880      	ldr	r0, [pc, #512]	; (80012ec <main+0x26c>)
 80010ec:	f000 fcf2 	bl	8001ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ECHO1_Pin ECHO2_Pin ECHO3_Pin */
  GPIO_InitStruct.Pin = ECHO1_Pin|ECHO2_Pin|ECHO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010f0:	ae0f      	add	r6, sp, #60	; 0x3c
  GPIO_InitStruct.Pin = ECHO1_Pin|ECHO2_Pin|ECHO3_Pin;
 80010f2:	2349      	movs	r3, #73	; 0x49
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = ECHO1_Pin|ECHO2_Pin|ECHO3_Pin;
 80010f6:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010f8:	4631      	mov	r1, r6
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80010fa:	4b7d      	ldr	r3, [pc, #500]	; (80012f0 <main+0x270>)
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010fc:	487a      	ldr	r0, [pc, #488]	; (80012e8 <main+0x268>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80010fe:	9310      	str	r3, [sp, #64]	; 0x40

  /*Configure GPIO pins : TRIG1_Pin TRIG2_Pin L_ENGINE_2_Pin L_ENGINE_1_Pin 
                           R_ENGINE_1_Pin R_ENGINE_2_Pin */
  GPIO_InitStruct.Pin = TRIG1_Pin|TRIG2_Pin|L_ENGINE_2_Pin|L_ENGINE_1_Pin 
                          |R_ENGINE_1_Pin|R_ENGINE_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001100:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	9411      	str	r4, [sp, #68]	; 0x44
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001104:	f000 fc10 	bl	8001928 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TRIG1_Pin|TRIG2_Pin|L_ENGINE_2_Pin|L_ENGINE_1_Pin 
 8001108:	f640 7306 	movw	r3, #3846	; 0xf06
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800110c:	4631      	mov	r1, r6
 800110e:	4876      	ldr	r0, [pc, #472]	; (80012e8 <main+0x268>)
  GPIO_InitStruct.Pin = TRIG1_Pin|TRIG2_Pin|L_ENGINE_2_Pin|L_ENGINE_1_Pin 
 8001110:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001112:	9510      	str	r5, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	9411      	str	r4, [sp, #68]	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001116:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001118:	f000 fc06 	bl	8001928 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG3_Pin */
  GPIO_InitStruct.Pin = TRIG3_Pin;
 800111c:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(TRIG3_GPIO_Port, &GPIO_InitStruct);
 8001120:	4631      	mov	r1, r6
 8001122:	4872      	ldr	r0, [pc, #456]	; (80012ec <main+0x26c>)
  GPIO_InitStruct.Pin = TRIG3_Pin;
 8001124:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001126:	9510      	str	r5, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	9411      	str	r4, [sp, #68]	; 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112a:	9412      	str	r4, [sp, #72]	; 0x48
  HAL_GPIO_Init(TRIG3_GPIO_Port, &GPIO_InitStruct);
 800112c:	f000 fbfc 	bl	8001928 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001130:	4622      	mov	r2, r4
 8001132:	4621      	mov	r1, r4
 8001134:	2006      	movs	r0, #6
 8001136:	f000 fb91 	bl	800185c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800113a:	2006      	movs	r0, #6
 800113c:	f000 fbc2 	bl	80018c4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001140:	4622      	mov	r2, r4
 8001142:	4621      	mov	r1, r4
 8001144:	2009      	movs	r0, #9
 8001146:	f000 fb89 	bl	800185c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800114a:	2009      	movs	r0, #9
 800114c:	f000 fbba 	bl	80018c4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001150:	4622      	mov	r2, r4
 8001152:	4621      	mov	r1, r4
 8001154:	2017      	movs	r0, #23
 8001156:	f000 fb81 	bl	800185c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800115a:	2017      	movs	r0, #23
 800115c:	f000 fbb2 	bl	80018c4 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 8001160:	4864      	ldr	r0, [pc, #400]	; (80012f4 <main+0x274>)
  huart2.Init.BaudRate = 38400;
 8001162:	4b65      	ldr	r3, [pc, #404]	; (80012f8 <main+0x278>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001164:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 38400;
 8001166:	f44f 4e16 	mov.w	lr, #38400	; 0x9600
 800116a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.Mode = UART_MODE_TX_RX;
 800116e:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001170:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001172:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001174:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001176:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001178:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800117a:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800117c:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800117e:	f002 fb62 	bl	8003846 <HAL_UART_Init>
 8001182:	b100      	cbz	r0, 8001186 <main+0x106>
 8001184:	e7fe      	b.n	8001184 <main+0x104>
  hi2c1.Instance = I2C1;
 8001186:	4c5d      	ldr	r4, [pc, #372]	; (80012fc <main+0x27c>)
  hi2c1.Init.Timing = 0x2000090E;
 8001188:	4b5d      	ldr	r3, [pc, #372]	; (8001300 <main+0x280>)
 800118a:	4f5e      	ldr	r7, [pc, #376]	; (8001304 <main+0x284>)
  hi2c1.Init.OwnAddress1 = 0;
 800118c:	60a0      	str	r0, [r4, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800118e:	6120      	str	r0, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001190:	6160      	str	r0, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001192:	61a0      	str	r0, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001194:	61e0      	str	r0, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001196:	6220      	str	r0, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001198:	4620      	mov	r0, r4
  hi2c1.Init.Timing = 0x2000090E;
 800119a:	e884 0088 	stmia.w	r4, {r3, r7}
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800119e:	60e5      	str	r5, [r4, #12]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011a0:	f000 fdf1 	bl	8001d86 <HAL_I2C_Init>
 80011a4:	4601      	mov	r1, r0
 80011a6:	b100      	cbz	r0, 80011aa <main+0x12a>
 80011a8:	e7fe      	b.n	80011a8 <main+0x128>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011aa:	4620      	mov	r0, r4
 80011ac:	f000 ffb2 	bl	8002114 <HAL_I2CEx_ConfigAnalogFilter>
 80011b0:	4601      	mov	r1, r0
 80011b2:	b100      	cbz	r0, 80011b6 <main+0x136>
 80011b4:	e7fe      	b.n	80011b4 <main+0x134>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011b6:	4620      	mov	r0, r4
 80011b8:	f000 ffd2 	bl	8002160 <HAL_I2CEx_ConfigDigitalFilter>
 80011bc:	b100      	cbz	r0, 80011c0 <main+0x140>
 80011be:	e7fe      	b.n	80011be <main+0x13e>
  htim2.Instance = TIM2;
 80011c0:	4c51      	ldr	r4, [pc, #324]	; (8001308 <main+0x288>)
  htim2.Init.Prescaler = 7199;
 80011c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011c6:	f641 451f 	movw	r5, #7199	; 0x1c1f
 80011ca:	e884 0028 	stmia.w	r4, {r3, r5}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ce:	60a0      	str	r0, [r4, #8]
  htim2.Init.Period = 999;
 80011d0:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011d4:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011d6:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011d8:	4620      	mov	r0, r4
  htim2.Init.Period = 999;
 80011da:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011dc:	f001 fdfe 	bl	8002ddc <HAL_TIM_Base_Init>
 80011e0:	46a2      	mov	sl, r4
 80011e2:	b100      	cbz	r0, 80011e6 <main+0x166>
 80011e4:	e7fe      	b.n	80011e4 <main+0x164>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011e6:	a916      	add	r1, sp, #88	; 0x58
 80011e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ec:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011f0:	4620      	mov	r0, r4
 80011f2:	f001 ff57 	bl	80030a4 <HAL_TIM_ConfigClockSource>
 80011f6:	b100      	cbz	r0, 80011fa <main+0x17a>
 80011f8:	e7fe      	b.n	80011f8 <main+0x178>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80011fa:	4620      	mov	r0, r4
 80011fc:	f001 fe08 	bl	8002e10 <HAL_TIM_PWM_Init>
 8001200:	b100      	cbz	r0, 8001204 <main+0x184>
 8001202:	e7fe      	b.n	8001202 <main+0x182>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001204:	9008      	str	r0, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001206:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001208:	a908      	add	r1, sp, #32
 800120a:	4620      	mov	r0, r4
 800120c:	f002 f92e 	bl	800346c <HAL_TIMEx_MasterConfigSynchronization>
 8001210:	4602      	mov	r2, r0
 8001212:	b100      	cbz	r0, 8001216 <main+0x196>
 8001214:	e7fe      	b.n	8001214 <main+0x194>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001216:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 8001218:	9010      	str	r0, [sp, #64]	; 0x40
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800121a:	9011      	str	r0, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800121c:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800121e:	4631      	mov	r1, r6
 8001220:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001222:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001224:	f002 f89a 	bl	800335c <HAL_TIM_PWM_ConfigChannel>
 8001228:	b100      	cbz	r0, 800122c <main+0x1ac>
 800122a:	e7fe      	b.n	800122a <main+0x1aa>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800122c:	2204      	movs	r2, #4
 800122e:	4631      	mov	r1, r6
 8001230:	4620      	mov	r0, r4
 8001232:	f002 f893 	bl	800335c <HAL_TIM_PWM_ConfigChannel>
 8001236:	b100      	cbz	r0, 800123a <main+0x1ba>
 8001238:	e7fe      	b.n	8001238 <main+0x1b8>
  HAL_TIM_MspPostInit(&htim2);
 800123a:	4833      	ldr	r0, [pc, #204]	; (8001308 <main+0x288>)
  htim17.Instance = TIM17;
 800123c:	4c33      	ldr	r4, [pc, #204]	; (800130c <main+0x28c>)
  HAL_TIM_MspPostInit(&htim2);
 800123e:	f000 fa13 	bl	8001668 <HAL_TIM_MspPostInit>
  htim17.Init.Prescaler = 71;
 8001242:	4b33      	ldr	r3, [pc, #204]	; (8001310 <main+0x290>)
 8001244:	f04f 0947 	mov.w	r9, #71	; 0x47
 8001248:	e884 0208 	stmia.w	r4, {r3, r9}
  htim17.Init.Period = 9;
 800124c:	2209      	movs	r2, #9
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800124e:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001250:	4620      	mov	r0, r4
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001252:	60a3      	str	r3, [r4, #8]
  htim17.Init.Period = 9;
 8001254:	60e2      	str	r2, [r4, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001256:	6123      	str	r3, [r4, #16]
  htim17.Init.RepetitionCounter = 0;
 8001258:	6163      	str	r3, [r4, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800125a:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800125c:	f001 fdbe 	bl	8002ddc <HAL_TIM_Base_Init>
 8001260:	b100      	cbz	r0, 8001264 <main+0x1e4>
 8001262:	e7fe      	b.n	8001262 <main+0x1e2>
  htim16.Instance = TIM16;
 8001264:	4d2b      	ldr	r5, [pc, #172]	; (8001314 <main+0x294>)
 8001266:	4b2c      	ldr	r3, [pc, #176]	; (8001318 <main+0x298>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001268:	60a8      	str	r0, [r5, #8]
  htim16.Init.Period = 65535;
 800126a:	f64f 7bff 	movw	fp, #65535	; 0xffff
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800126e:	6128      	str	r0, [r5, #16]
  htim16.Init.RepetitionCounter = 0;
 8001270:	6168      	str	r0, [r5, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001272:	61a8      	str	r0, [r5, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001274:	4628      	mov	r0, r5
  htim16.Init.Prescaler = 71;
 8001276:	e885 0208 	stmia.w	r5, {r3, r9}
  htim16.Init.Period = 65535;
 800127a:	f8c5 b00c 	str.w	fp, [r5, #12]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800127e:	f001 fdad 	bl	8002ddc <HAL_TIM_Base_Init>
 8001282:	b100      	cbz	r0, 8001286 <main+0x206>
 8001284:	e7fe      	b.n	8001284 <main+0x204>
  htim7.Instance = TIM7;
 8001286:	4f25      	ldr	r7, [pc, #148]	; (800131c <main+0x29c>)
 8001288:	4b25      	ldr	r3, [pc, #148]	; (8001320 <main+0x2a0>)
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800128a:	60b8      	str	r0, [r7, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800128c:	61b8      	str	r0, [r7, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800128e:	4638      	mov	r0, r7
  htim7.Init.Prescaler = 71;
 8001290:	e887 0208 	stmia.w	r7, {r3, r9}
  htim7.Init.Period = 65535;
 8001294:	f8c7 b00c 	str.w	fp, [r7, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001298:	f001 fda0 	bl	8002ddc <HAL_TIM_Base_Init>
 800129c:	b100      	cbz	r0, 80012a0 <main+0x220>
 800129e:	e7fe      	b.n	800129e <main+0x21e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a0:	900f      	str	r0, [sp, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012a2:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80012a4:	4631      	mov	r1, r6
 80012a6:	4638      	mov	r0, r7
 80012a8:	f002 f8e0 	bl	800346c <HAL_TIMEx_MasterConfigSynchronization>
 80012ac:	b100      	cbz	r0, 80012b0 <main+0x230>
 80012ae:	e7fe      	b.n	80012ae <main+0x22e>
  htim6.Instance = TIM6;
 80012b0:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8001328 <main+0x2a8>
 80012b4:	4b1b      	ldr	r3, [pc, #108]	; (8001324 <main+0x2a4>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012b6:	f8c8 0008 	str.w	r0, [r8, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ba:	f8c8 0018 	str.w	r0, [r8, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80012be:	4640      	mov	r0, r8
  htim6.Init.Prescaler = 71;
 80012c0:	e888 0208 	stmia.w	r8, {r3, r9}
  htim6.Init.Period = 65535;
 80012c4:	f8c8 b00c 	str.w	fp, [r8, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80012c8:	f001 fd88 	bl	8002ddc <HAL_TIM_Base_Init>
 80012cc:	b100      	cbz	r0, 80012d0 <main+0x250>
 80012ce:	e7fe      	b.n	80012ce <main+0x24e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012d0:	900f      	str	r0, [sp, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d2:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80012d4:	4631      	mov	r1, r6
 80012d6:	4640      	mov	r0, r8
 80012d8:	f002 f8c8 	bl	800346c <HAL_TIMEx_MasterConfigSynchronization>
 80012dc:	4681      	mov	r9, r0
 80012de:	b328      	cbz	r0, 800132c <main+0x2ac>
 80012e0:	e7fe      	b.n	80012e0 <main+0x260>
 80012e2:	bf00      	nop
 80012e4:	40021000 	.word	0x40021000
 80012e8:	48000800 	.word	0x48000800
 80012ec:	48000400 	.word	0x48000400
 80012f0:	10310000 	.word	0x10310000
 80012f4:	200001a0 	.word	0x200001a0
 80012f8:	40004400 	.word	0x40004400
 80012fc:	20000070 	.word	0x20000070
 8001300:	40005400 	.word	0x40005400
 8001304:	2000090e 	.word	0x2000090e
 8001308:	20000160 	.word	0x20000160
 800130c:	200000bc 	.word	0x200000bc
 8001310:	40014800 	.word	0x40014800
 8001314:	20000210 	.word	0x20000210
 8001318:	40014400 	.word	0x40014400
 800131c:	20000254 	.word	0x20000254
 8001320:	40001400 	.word	0x40001400
 8001324:	40001000 	.word	0x40001000
 8001328:	20000110 	.word	0x20000110
    HAL_TIM_Base_Start(&htim2);
 800132c:	484c      	ldr	r0, [pc, #304]	; (8001460 <main+0x3e0>)
 800132e:	f001 fc1d 	bl	8002b6c <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start(&htim6);
 8001332:	4640      	mov	r0, r8
 8001334:	f001 fc1a 	bl	8002b6c <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start(&htim7);
 8001338:	4638      	mov	r0, r7
 800133a:	f001 fc17 	bl	8002b6c <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start(&htim16);
 800133e:	4628      	mov	r0, r5
 8001340:	f001 fc14 	bl	8002b6c <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start_IT(&htim17);
 8001344:	4620      	mov	r0, r4
 8001346:	f001 fc1e 	bl	8002b86 <HAL_TIM_Base_Start_IT>
    uint8_t Settings = LSM6DS33_G_104Hz | LSM6DS33_G_125dps; // ustawienia rejsetsru zyroskopu (suma bitowa)
 800134a:	2342      	movs	r3, #66	; 0x42
    HAL_I2C_Mem_Write(&hi2c1, LSM6DS33_gyro_adress, LSM6DS33_CTRL2_G_register, 1, &Settings, 1, 100);// wpisanie wartosci do rejsetru stawien zyroskopu
 800134c:	2401      	movs	r4, #1
    uint8_t Settings = LSM6DS33_G_104Hz | LSM6DS33_G_125dps; // ustawienia rejsetsru zyroskopu (suma bitowa)
 800134e:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
    HAL_I2C_Mem_Write(&hi2c1, LSM6DS33_gyro_adress, LSM6DS33_CTRL2_G_register, 1, &Settings, 1, 100);// wpisanie wartosci do rejsetru stawien zyroskopu
 8001352:	2364      	movs	r3, #100	; 0x64
 8001354:	9302      	str	r3, [sp, #8]
 8001356:	9401      	str	r4, [sp, #4]
 8001358:	4623      	mov	r3, r4
 800135a:	9600      	str	r6, [sp, #0]
 800135c:	2211      	movs	r2, #17
 800135e:	21d4      	movs	r1, #212	; 0xd4
 8001360:	4840      	ldr	r0, [pc, #256]	; (8001464 <main+0x3e4>)
		  	  HAL_I2C_Mem_Read(&hi2c1, LSM6DS33_gyro_adress, LSM6DS33_WHO_AM_I, 1, &whoami, 1 ,100);
 8001362:	f8df 8100 	ldr.w	r8, [pc, #256]	; 8001464 <main+0x3e4>
		  	  Xw= Xaxis*125.0/(float)INT16_MAX/8;
 8001366:	4f40      	ldr	r7, [pc, #256]	; (8001468 <main+0x3e8>)
    HAL_I2C_Mem_Write(&hi2c1, LSM6DS33_gyro_adress, LSM6DS33_CTRL2_G_register, 1, &Settings, 1, 100);// wpisanie wartosci do rejsetru stawien zyroskopu
 8001368:	f000 fd5e 	bl	8001e28 <HAL_I2C_Mem_Write>
      HAL_GPIO_WritePin(L_ENGINE_1_GPIO_Port, L_ENGINE_1_Pin, RESET);
 800136c:	464a      	mov	r2, r9
 800136e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001372:	483e      	ldr	r0, [pc, #248]	; (800146c <main+0x3ec>)
 8001374:	f000 fbae 	bl	8001ad4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(L_ENGINE_2_GPIO_Port, L_ENGINE_2_Pin, SET);
 8001378:	4622      	mov	r2, r4
 800137a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800137e:	483b      	ldr	r0, [pc, #236]	; (800146c <main+0x3ec>)
 8001380:	f000 fba8 	bl	8001ad4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(R_ENGINE_1_GPIO_Port, R_ENGINE_1_Pin, SET);
 8001384:	4622      	mov	r2, r4
 8001386:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800138a:	4838      	ldr	r0, [pc, #224]	; (800146c <main+0x3ec>)
 800138c:	f000 fba2 	bl	8001ad4 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(R_ENGINE_2_GPIO_Port, R_ENGINE_2_Pin, RESET);
 8001390:	464a      	mov	r2, r9
 8001392:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001396:	4835      	ldr	r0, [pc, #212]	; (800146c <main+0x3ec>)
 8001398:	f000 fb9c 	bl	8001ad4 <HAL_GPIO_WritePin>
      HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800139c:	4649      	mov	r1, r9
 800139e:	4830      	ldr	r0, [pc, #192]	; (8001460 <main+0x3e0>)
 80013a0:	f001 ff42 	bl	8003228 <HAL_TIM_PWM_Start>
      HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80013a4:	2104      	movs	r1, #4
 80013a6:	482e      	ldr	r0, [pc, #184]	; (8001460 <main+0x3e0>)
 80013a8:	f001 ff3e 	bl	8003228 <HAL_TIM_PWM_Start>
		  	  Xw= Xaxis*125.0/(float)INT16_MAX/8;
 80013ac:	a52a      	add	r5, pc, #168	; (adr r5, 8001458 <main+0x3d8>)
 80013ae:	e9d5 4500 	ldrd	r4, r5, [r5]
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80013b2:	f8da 3000 	ldr.w	r3, [sl]
		  	  Xw= Xaxis*125.0/(float)INT16_MAX/8;
 80013b6:	2600      	movs	r6, #0
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80013b8:	f8c3 9034 	str.w	r9, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80013bc:	f8c3 9038 	str.w	r9, [r3, #56]	; 0x38
		  	  HAL_I2C_Mem_Read(&hi2c1, LSM6DS33_gyro_adress, LSM6DS33_WHO_AM_I, 1, &whoami, 1 ,100);
 80013c0:	2364      	movs	r3, #100	; 0x64
 80013c2:	f04f 0a01 	mov.w	sl, #1
 80013c6:	9302      	str	r3, [sp, #8]
 80013c8:	4b29      	ldr	r3, [pc, #164]	; (8001470 <main+0x3f0>)
 80013ca:	9300      	str	r3, [sp, #0]
		  	  HAL_I2C_Mem_Read(&hi2c1, LSM6DS33_gyro_adress, LSM6DS33_OUTX_H_G, 1, &DataX1, 1 ,10);
 80013cc:	f04f 0b0a 	mov.w	fp, #10
		  	  HAL_I2C_Mem_Read(&hi2c1, LSM6DS33_gyro_adress, LSM6DS33_WHO_AM_I, 1, &whoami, 1 ,100);
 80013d0:	4653      	mov	r3, sl
 80013d2:	220f      	movs	r2, #15
 80013d4:	21d4      	movs	r1, #212	; 0xd4
		  	  HAL_I2C_Mem_Read(&hi2c1, LSM6DS33_gyro_adress, LSM6DS33_OUTX_H_G, 1, &DataX1, 1 ,10);
 80013d6:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 800147c <main+0x3fc>
		  	  HAL_I2C_Mem_Read(&hi2c1, LSM6DS33_gyro_adress, LSM6DS33_WHO_AM_I, 1, &whoami, 1 ,100);
 80013da:	f8cd a004 	str.w	sl, [sp, #4]
 80013de:	4640      	mov	r0, r8
 80013e0:	f000 fdda 	bl	8001f98 <HAL_I2C_Mem_Read>
		  	  HAL_I2C_Mem_Read(&hi2c1, LSM6DS33_gyro_adress, LSM6DS33_OUTX_H_G, 1, &DataX1, 1 ,10);
 80013e4:	f8cd b008 	str.w	fp, [sp, #8]
 80013e8:	4653      	mov	r3, sl
 80013ea:	2223      	movs	r2, #35	; 0x23
 80013ec:	21d4      	movs	r1, #212	; 0xd4
 80013ee:	f8cd a004 	str.w	sl, [sp, #4]
 80013f2:	f8cd 9000 	str.w	r9, [sp]
 80013f6:	4640      	mov	r0, r8
 80013f8:	f000 fdce 	bl	8001f98 <HAL_I2C_Mem_Read>
		  	  HAL_I2C_Mem_Read(&hi2c1, LSM6DS33_gyro_adress, LSM6DS33_OUTX_L_G, 1, &DataX2, 1 ,10);
 80013fc:	f8cd b008 	str.w	fp, [sp, #8]
 8001400:	f8df b07c 	ldr.w	fp, [pc, #124]	; 8001480 <main+0x400>
 8001404:	f8cd a004 	str.w	sl, [sp, #4]
 8001408:	2222      	movs	r2, #34	; 0x22
 800140a:	4653      	mov	r3, sl
 800140c:	21d4      	movs	r1, #212	; 0xd4
 800140e:	f8cd b000 	str.w	fp, [sp]
 8001412:	4640      	mov	r0, r8
 8001414:	f000 fdc0 	bl	8001f98 <HAL_I2C_Mem_Read>
		  	  Xaxis = (DataX1 << 8) + DataX2 - 1260;
 8001418:	f89b 0000 	ldrb.w	r0, [fp]
 800141c:	f899 3000 	ldrb.w	r3, [r9]
 8001420:	f2a0 40ec 	subw	r0, r0, #1260	; 0x4ec
 8001424:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 8001428:	4b12      	ldr	r3, [pc, #72]	; (8001474 <main+0x3f4>)
 800142a:	b200      	sxth	r0, r0
 800142c:	8018      	strh	r0, [r3, #0]
		  	  Xw= Xaxis*125.0/(float)INT16_MAX/8;
 800142e:	f7ff f825 	bl	800047c <__aeabi_i2d>
 8001432:	4632      	mov	r2, r6
 8001434:	463b      	mov	r3, r7
 8001436:	f7ff f887 	bl	8000548 <__aeabi_dmul>
 800143a:	4622      	mov	r2, r4
 800143c:	462b      	mov	r3, r5
 800143e:	f7ff f9ad 	bl	800079c <__aeabi_ddiv>
 8001442:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8001446:	2200      	movs	r2, #0
 8001448:	f7ff f87e 	bl	8000548 <__aeabi_dmul>
 800144c:	f7ff fb16 	bl	8000a7c <__aeabi_d2f>
 8001450:	4b09      	ldr	r3, [pc, #36]	; (8001478 <main+0x3f8>)
 8001452:	6018      	str	r0, [r3, #0]
 8001454:	e7b4      	b.n	80013c0 <main+0x340>
 8001456:	bf00      	nop
 8001458:	00000000 	.word	0x00000000
 800145c:	40dfffc0 	.word	0x40dfffc0
 8001460:	20000160 	.word	0x20000160
 8001464:	20000070 	.word	0x20000070
 8001468:	405f4000 	.word	0x405f4000
 800146c:	48000800 	.word	0x48000800
 8001470:	200000fc 	.word	0x200000fc
 8001474:	2000003a 	.word	0x2000003a
 8001478:	20000108 	.word	0x20000108
 800147c:	20000038 	.word	0x20000038
 8001480:	20000039 	.word	0x20000039

08001484 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001484:	4b25      	ldr	r3, [pc, #148]	; (800151c <HAL_MspInit+0x98>)
{
 8001486:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001488:	699a      	ldr	r2, [r3, #24]
 800148a:	f042 0201 	orr.w	r2, r2, #1
 800148e:	619a      	str	r2, [r3, #24]
 8001490:	699a      	ldr	r2, [r3, #24]
 8001492:	f002 0201 	and.w	r2, r2, #1
 8001496:	9200      	str	r2, [sp, #0]
 8001498:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800149a:	69da      	ldr	r2, [r3, #28]
 800149c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80014a0:	61da      	str	r2, [r3, #28]
 80014a2:	69db      	ldr	r3, [r3, #28]
 80014a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a8:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80014aa:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ac:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80014ae:	f000 f9c3 	bl	8001838 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80014b2:	2200      	movs	r2, #0
 80014b4:	4611      	mov	r1, r2
 80014b6:	f06f 000b 	mvn.w	r0, #11
 80014ba:	f000 f9cf 	bl	800185c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80014be:	2200      	movs	r2, #0
 80014c0:	4611      	mov	r1, r2
 80014c2:	f06f 000a 	mvn.w	r0, #10
 80014c6:	f000 f9c9 	bl	800185c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80014ca:	2200      	movs	r2, #0
 80014cc:	4611      	mov	r1, r2
 80014ce:	f06f 0009 	mvn.w	r0, #9
 80014d2:	f000 f9c3 	bl	800185c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80014d6:	2200      	movs	r2, #0
 80014d8:	4611      	mov	r1, r2
 80014da:	f06f 0004 	mvn.w	r0, #4
 80014de:	f000 f9bd 	bl	800185c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80014e2:	2200      	movs	r2, #0
 80014e4:	4611      	mov	r1, r2
 80014e6:	f06f 0003 	mvn.w	r0, #3
 80014ea:	f000 f9b7 	bl	800185c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80014ee:	2200      	movs	r2, #0
 80014f0:	4611      	mov	r1, r2
 80014f2:	f06f 0001 	mvn.w	r0, #1
 80014f6:	f000 f9b1 	bl	800185c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80014fa:	2200      	movs	r2, #0
 80014fc:	4611      	mov	r1, r2
 80014fe:	f04f 30ff 	mov.w	r0, #4294967295
 8001502:	f000 f9ab 	bl	800185c <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 8001506:	2200      	movs	r2, #0
 8001508:	4611      	mov	r1, r2
 800150a:	2001      	movs	r0, #1
 800150c:	f000 f9a6 	bl	800185c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8001510:	2001      	movs	r0, #1
 8001512:	f000 f9d7 	bl	80018c4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001516:	b003      	add	sp, #12
 8001518:	f85d fb04 	ldr.w	pc, [sp], #4
 800151c:	40021000 	.word	0x40021000

08001520 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001520:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8001522:	6802      	ldr	r2, [r0, #0]
 8001524:	4b15      	ldr	r3, [pc, #84]	; (800157c <HAL_I2C_MspInit+0x5c>)
 8001526:	429a      	cmp	r2, r3
{
 8001528:	b087      	sub	sp, #28
  if(hi2c->Instance==I2C1)
 800152a:	d125      	bne.n	8001578 <HAL_I2C_MspInit+0x58>
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800152c:	2404      	movs	r4, #4
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800152e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001532:	2712      	movs	r7, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001534:	2601      	movs	r6, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001536:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001538:	eb0d 0104 	add.w	r1, sp, r4
 800153c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001540:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001542:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001544:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001546:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001548:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154a:	f000 f9ed 	bl	8001928 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800154e:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001550:	eb0d 0104 	add.w	r1, sp, r4
 8001554:	480a      	ldr	r0, [pc, #40]	; (8001580 <HAL_I2C_MspInit+0x60>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001556:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001558:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800155a:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800155c:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800155e:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001560:	f000 f9e2 	bl	8001928 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001564:	4b07      	ldr	r3, [pc, #28]	; (8001584 <HAL_I2C_MspInit+0x64>)
 8001566:	69da      	ldr	r2, [r3, #28]
 8001568:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800156c:	61da      	str	r2, [r3, #28]
 800156e:	69db      	ldr	r3, [r3, #28]
 8001570:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001574:	9300      	str	r3, [sp, #0]
 8001576:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001578:	b007      	add	sp, #28
 800157a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800157c:	40005400 	.word	0x40005400
 8001580:	48000400 	.word	0x48000400
 8001584:	40021000 	.word	0x40021000

08001588 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001588:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  if(htim_base->Instance==TIM2)
 800158a:	6803      	ldr	r3, [r0, #0]
 800158c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001590:	d10d      	bne.n	80015ae <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001592:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001596:	69da      	ldr	r2, [r3, #28]
 8001598:	f042 0201 	orr.w	r2, r2, #1
 800159c:	61da      	str	r2, [r3, #28]
 800159e:	69db      	ldr	r3, [r3, #28]
 80015a0:	f003 0301 	and.w	r3, r3, #1
 80015a4:	9301      	str	r3, [sp, #4]
 80015a6:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80015a8:	b007      	add	sp, #28
 80015aa:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM6)
 80015ae:	4a29      	ldr	r2, [pc, #164]	; (8001654 <HAL_TIM_Base_MspInit+0xcc>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d112      	bne.n	80015da <HAL_TIM_Base_MspInit+0x52>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80015b4:	4b28      	ldr	r3, [pc, #160]	; (8001658 <HAL_TIM_Base_MspInit+0xd0>)
 80015b6:	69da      	ldr	r2, [r3, #28]
 80015b8:	f042 0210 	orr.w	r2, r2, #16
 80015bc:	61da      	str	r2, [r3, #28]
 80015be:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80015c0:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 80015c2:	f003 0310 	and.w	r3, r3, #16
 80015c6:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80015c8:	2036      	movs	r0, #54	; 0x36
 80015ca:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 80015cc:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80015ce:	f000 f945 	bl	800185c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015d2:	2036      	movs	r0, #54	; 0x36
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80015d4:	f000 f976 	bl	80018c4 <HAL_NVIC_EnableIRQ>
}
 80015d8:	e7e6      	b.n	80015a8 <HAL_TIM_Base_MspInit+0x20>
  else if(htim_base->Instance==TIM7)
 80015da:	4a20      	ldr	r2, [pc, #128]	; (800165c <HAL_TIM_Base_MspInit+0xd4>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d110      	bne.n	8001602 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80015e0:	4b1d      	ldr	r3, [pc, #116]	; (8001658 <HAL_TIM_Base_MspInit+0xd0>)
 80015e2:	69da      	ldr	r2, [r3, #28]
 80015e4:	f042 0220 	orr.w	r2, r2, #32
 80015e8:	61da      	str	r2, [r3, #28]
 80015ea:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80015ec:	2200      	movs	r2, #0
    __HAL_RCC_TIM7_CLK_ENABLE();
 80015ee:	f003 0320 	and.w	r3, r3, #32
 80015f2:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80015f4:	2037      	movs	r0, #55	; 0x37
 80015f6:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 80015f8:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80015fa:	f000 f92f 	bl	800185c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80015fe:	2037      	movs	r0, #55	; 0x37
 8001600:	e7e8      	b.n	80015d4 <HAL_TIM_Base_MspInit+0x4c>
  else if(htim_base->Instance==TIM16)
 8001602:	4a17      	ldr	r2, [pc, #92]	; (8001660 <HAL_TIM_Base_MspInit+0xd8>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d110      	bne.n	800162a <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001608:	4b13      	ldr	r3, [pc, #76]	; (8001658 <HAL_TIM_Base_MspInit+0xd0>)
 800160a:	699a      	ldr	r2, [r3, #24]
 800160c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001610:	619a      	str	r2, [r3, #24]
 8001612:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001614:	2200      	movs	r2, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800161a:	9304      	str	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800161c:	2019      	movs	r0, #25
 800161e:	4611      	mov	r1, r2
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001620:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001622:	f000 f91b 	bl	800185c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001626:	2019      	movs	r0, #25
 8001628:	e7d4      	b.n	80015d4 <HAL_TIM_Base_MspInit+0x4c>
  else if(htim_base->Instance==TIM17)
 800162a:	4a0e      	ldr	r2, [pc, #56]	; (8001664 <HAL_TIM_Base_MspInit+0xdc>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d1bb      	bne.n	80015a8 <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001630:	4b09      	ldr	r3, [pc, #36]	; (8001658 <HAL_TIM_Base_MspInit+0xd0>)
 8001632:	699a      	ldr	r2, [r3, #24]
 8001634:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001638:	619a      	str	r2, [r3, #24]
 800163a:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 800163c:	2200      	movs	r2, #0
    __HAL_RCC_TIM17_CLK_ENABLE();
 800163e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001642:	9305      	str	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001644:	201a      	movs	r0, #26
 8001646:	4611      	mov	r1, r2
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001648:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 800164a:	f000 f907 	bl	800185c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800164e:	201a      	movs	r0, #26
 8001650:	e7c0      	b.n	80015d4 <HAL_TIM_Base_MspInit+0x4c>
 8001652:	bf00      	nop
 8001654:	40001000 	.word	0x40001000
 8001658:	40021000 	.word	0x40021000
 800165c:	40001400 	.word	0x40001400
 8001660:	40014400 	.word	0x40014400
 8001664:	40014800 	.word	0x40014800

08001668 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001668:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM2)
 800166a:	6803      	ldr	r3, [r0, #0]
 800166c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001670:	d10d      	bne.n	800168e <HAL_TIM_MspPostInit+0x26>
  
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = PWM_L_Pin|PWM_R_Pin;
 8001672:	2303      	movs	r3, #3
 8001674:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001676:	2302      	movs	r3, #2
 8001678:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001680:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001682:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001684:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001688:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800168a:	f000 f94d 	bl	8001928 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800168e:	b007      	add	sp, #28
 8001690:	f85d fb04 	ldr.w	pc, [sp], #4

08001694 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001694:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8001696:	6802      	ldr	r2, [r0, #0]
 8001698:	4b0f      	ldr	r3, [pc, #60]	; (80016d8 <HAL_UART_MspInit+0x44>)
 800169a:	429a      	cmp	r2, r3
 800169c:	d118      	bne.n	80016d0 <HAL_UART_MspInit+0x3c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800169e:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a2:	a901      	add	r1, sp, #4
    __HAL_RCC_USART2_CLK_ENABLE();
 80016a4:	69da      	ldr	r2, [r3, #28]
 80016a6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80016aa:	61da      	str	r2, [r3, #28]
 80016ac:	69db      	ldr	r3, [r3, #28]
 80016ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016b6:	230c      	movs	r3, #12
 80016b8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ba:	2302      	movs	r3, #2
 80016bc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c2:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016c8:	2307      	movs	r3, #7
 80016ca:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016cc:	f000 f92c 	bl	8001928 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80016d0:	b007      	add	sp, #28
 80016d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80016d6:	bf00      	nop
 80016d8:	40004400 	.word	0x40004400

080016dc <NMI_Handler>:
 80016dc:	4770      	bx	lr

080016de <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80016de:	e7fe      	b.n	80016de <HardFault_Handler>

080016e0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80016e0:	e7fe      	b.n	80016e0 <MemManage_Handler>

080016e2 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80016e2:	e7fe      	b.n	80016e2 <BusFault_Handler>

080016e4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80016e4:	e7fe      	b.n	80016e4 <UsageFault_Handler>

080016e6 <SVC_Handler>:
 80016e6:	4770      	bx	lr

080016e8 <DebugMon_Handler>:
 80016e8:	4770      	bx	lr

080016ea <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80016ea:	4770      	bx	lr

080016ec <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80016ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ee:	f000 f891 	bl	8001814 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80016f6:	f000 b913 	b.w	8001920 <HAL_SYSTICK_IRQHandler>

080016fa <PVD_IRQHandler>:
void PVD_IRQHandler(void)
{
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 80016fa:	f000 bd57 	b.w	80021ac <HAL_PWR_PVD_IRQHandler>

080016fe <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80016fe:	2001      	movs	r0, #1
 8001700:	f000 b9ee 	b.w	8001ae0 <HAL_GPIO_EXTI_IRQHandler>

08001704 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001704:	2008      	movs	r0, #8
 8001706:	f000 b9eb 	b.w	8001ae0 <HAL_GPIO_EXTI_IRQHandler>

0800170a <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800170a:	2040      	movs	r0, #64	; 0x40
 800170c:	f000 b9e8 	b.w	8001ae0 <HAL_GPIO_EXTI_IRQHandler>

08001710 <TIM1_UP_TIM16_IRQHandler>:
void TIM1_UP_TIM16_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001710:	4801      	ldr	r0, [pc, #4]	; (8001718 <TIM1_UP_TIM16_IRQHandler+0x8>)
 8001712:	f001 ba48 	b.w	8002ba6 <HAL_TIM_IRQHandler>
 8001716:	bf00      	nop
 8001718:	20000210 	.word	0x20000210

0800171c <TIM1_TRG_COM_TIM17_IRQHandler>:
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800171c:	4801      	ldr	r0, [pc, #4]	; (8001724 <TIM1_TRG_COM_TIM17_IRQHandler+0x8>)
 800171e:	f001 ba42 	b.w	8002ba6 <HAL_TIM_IRQHandler>
 8001722:	bf00      	nop
 8001724:	200000bc 	.word	0x200000bc

08001728 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001728:	4801      	ldr	r0, [pc, #4]	; (8001730 <TIM6_DAC_IRQHandler+0x8>)
 800172a:	f001 ba3c 	b.w	8002ba6 <HAL_TIM_IRQHandler>
 800172e:	bf00      	nop
 8001730:	20000110 	.word	0x20000110

08001734 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001734:	4801      	ldr	r0, [pc, #4]	; (800173c <TIM7_IRQHandler+0x8>)
 8001736:	f001 ba36 	b.w	8002ba6 <HAL_TIM_IRQHandler>
 800173a:	bf00      	nop
 800173c:	20000254 	.word	0x20000254

08001740 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001740:	4915      	ldr	r1, [pc, #84]	; (8001798 <SystemInit+0x58>)
 8001742:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001746:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800174a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800174e:	4b13      	ldr	r3, [pc, #76]	; (800179c <SystemInit+0x5c>)
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	f042 0201 	orr.w	r2, r2, #1
 8001756:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8001758:	6858      	ldr	r0, [r3, #4]
 800175a:	4a11      	ldr	r2, [pc, #68]	; (80017a0 <SystemInit+0x60>)
 800175c:	4002      	ands	r2, r0
 800175e:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001766:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800176a:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001772:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001774:	685a      	ldr	r2, [r3, #4]
 8001776:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800177a:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 800177c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800177e:	f022 020f 	bic.w	r2, r2, #15
 8001782:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8001784:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001786:	4a07      	ldr	r2, [pc, #28]	; (80017a4 <SystemInit+0x64>)
 8001788:	4002      	ands	r2, r0
 800178a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800178c:	2200      	movs	r2, #0
 800178e:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001790:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001794:	608b      	str	r3, [r1, #8]
 8001796:	4770      	bx	lr
 8001798:	e000ed00 	.word	0xe000ed00
 800179c:	40021000 	.word	0x40021000
 80017a0:	f87fc00c 	.word	0xf87fc00c
 80017a4:	ff00fccc 	.word	0xff00fccc

080017a8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017a8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017aa:	4a0e      	ldr	r2, [pc, #56]	; (80017e4 <HAL_InitTick+0x3c>)
 80017ac:	4b0e      	ldr	r3, [pc, #56]	; (80017e8 <HAL_InitTick+0x40>)
{
 80017ae:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017b0:	7818      	ldrb	r0, [r3, #0]
 80017b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017b6:	fbb3 f3f0 	udiv	r3, r3, r0
 80017ba:	6810      	ldr	r0, [r2, #0]
 80017bc:	fbb0 f0f3 	udiv	r0, r0, r3
 80017c0:	f000 f88c 	bl	80018dc <HAL_SYSTICK_Config>
 80017c4:	4604      	mov	r4, r0
 80017c6:	b958      	cbnz	r0, 80017e0 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017c8:	2d0f      	cmp	r5, #15
 80017ca:	d809      	bhi.n	80017e0 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017cc:	4602      	mov	r2, r0
 80017ce:	4629      	mov	r1, r5
 80017d0:	f04f 30ff 	mov.w	r0, #4294967295
 80017d4:	f000 f842 	bl	800185c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017d8:	4b04      	ldr	r3, [pc, #16]	; (80017ec <HAL_InitTick+0x44>)
 80017da:	4620      	mov	r0, r4
 80017dc:	601d      	str	r5, [r3, #0]
 80017de:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80017e0:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 80017e2:	bd38      	pop	{r3, r4, r5, pc}
 80017e4:	20000010 	.word	0x20000010
 80017e8:	20000014 	.word	0x20000014
 80017ec:	20000018 	.word	0x20000018

080017f0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f0:	4a07      	ldr	r2, [pc, #28]	; (8001810 <HAL_Init+0x20>)
{
 80017f2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f4:	6813      	ldr	r3, [r2, #0]
 80017f6:	f043 0310 	orr.w	r3, r3, #16
 80017fa:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017fc:	2003      	movs	r0, #3
 80017fe:	f000 f81b 	bl	8001838 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001802:	2000      	movs	r0, #0
 8001804:	f7ff ffd0 	bl	80017a8 <HAL_InitTick>
  HAL_MspInit();
 8001808:	f7ff fe3c 	bl	8001484 <HAL_MspInit>
}
 800180c:	2000      	movs	r0, #0
 800180e:	bd08      	pop	{r3, pc}
 8001810:	40022000 	.word	0x40022000

08001814 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001814:	4a03      	ldr	r2, [pc, #12]	; (8001824 <HAL_IncTick+0x10>)
 8001816:	4b04      	ldr	r3, [pc, #16]	; (8001828 <HAL_IncTick+0x14>)
 8001818:	6811      	ldr	r1, [r2, #0]
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	440b      	add	r3, r1
 800181e:	6013      	str	r3, [r2, #0]
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	20000294 	.word	0x20000294
 8001828:	20000014 	.word	0x20000014

0800182c <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 800182c:	4b01      	ldr	r3, [pc, #4]	; (8001834 <HAL_GetTick+0x8>)
 800182e:	6818      	ldr	r0, [r3, #0]
}
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	20000294 	.word	0x20000294

08001838 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001838:	4a07      	ldr	r2, [pc, #28]	; (8001858 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800183a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800183c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001840:	041b      	lsls	r3, r3, #16
 8001842:	0c1b      	lsrs	r3, r3, #16
 8001844:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001848:	0200      	lsls	r0, r0, #8
 800184a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800184e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001852:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001854:	60d3      	str	r3, [r2, #12]
 8001856:	4770      	bx	lr
 8001858:	e000ed00 	.word	0xe000ed00

0800185c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800185c:	4b17      	ldr	r3, [pc, #92]	; (80018bc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800185e:	b530      	push	{r4, r5, lr}
 8001860:	68dc      	ldr	r4, [r3, #12]
 8001862:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001866:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800186a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800186c:	2b04      	cmp	r3, #4
 800186e:	bf28      	it	cs
 8001870:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001872:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001874:	f04f 0501 	mov.w	r5, #1
 8001878:	fa05 f303 	lsl.w	r3, r5, r3
 800187c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001880:	bf8c      	ite	hi
 8001882:	3c03      	subhi	r4, #3
 8001884:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001886:	4019      	ands	r1, r3
 8001888:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800188a:	fa05 f404 	lsl.w	r4, r5, r4
 800188e:	3c01      	subs	r4, #1
 8001890:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001892:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001894:	ea42 0201 	orr.w	r2, r2, r1
 8001898:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800189c:	bfaf      	iteee	ge
 800189e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018a2:	f000 000f 	andlt.w	r0, r0, #15
 80018a6:	4b06      	ldrlt	r3, [pc, #24]	; (80018c0 <HAL_NVIC_SetPriority+0x64>)
 80018a8:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018aa:	bfa5      	ittet	ge
 80018ac:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80018b0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018b2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018b4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80018b8:	bd30      	pop	{r4, r5, pc}
 80018ba:	bf00      	nop
 80018bc:	e000ed00 	.word	0xe000ed00
 80018c0:	e000ed14 	.word	0xe000ed14

080018c4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80018c4:	0942      	lsrs	r2, r0, #5
 80018c6:	2301      	movs	r3, #1
 80018c8:	f000 001f 	and.w	r0, r0, #31
 80018cc:	fa03 f000 	lsl.w	r0, r3, r0
 80018d0:	4b01      	ldr	r3, [pc, #4]	; (80018d8 <HAL_NVIC_EnableIRQ+0x14>)
 80018d2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80018d6:	4770      	bx	lr
 80018d8:	e000e100 	.word	0xe000e100

080018dc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018dc:	3801      	subs	r0, #1
 80018de:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80018e2:	d20a      	bcs.n	80018fa <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018e4:	4b06      	ldr	r3, [pc, #24]	; (8001900 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e6:	4a07      	ldr	r2, [pc, #28]	; (8001904 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018e8:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ea:	21f0      	movs	r1, #240	; 0xf0
 80018ec:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018f0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018f2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018f4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018f6:	601a      	str	r2, [r3, #0]
 80018f8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80018fa:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	e000e010 	.word	0xe000e010
 8001904:	e000ed00 	.word	0xe000ed00

08001908 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001908:	4b04      	ldr	r3, [pc, #16]	; (800191c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800190a:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800190c:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800190e:	bf0c      	ite	eq
 8001910:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001914:	f022 0204 	bicne.w	r2, r2, #4
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	4770      	bx	lr
 800191c:	e000e010 	.word	0xe000e010

08001920 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001920:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001922:	f7ff f925 	bl	8000b70 <HAL_SYSTICK_Callback>
 8001926:	bd08      	pop	{r3, pc}

08001928 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001928:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800192c:	f8d1 8000 	ldr.w	r8, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001930:	f8df 9190 	ldr.w	r9, [pc, #400]	; 8001ac4 <HAL_GPIO_Init+0x19c>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001934:	4a61      	ldr	r2, [pc, #388]	; (8001abc <HAL_GPIO_Init+0x194>)
  uint32_t position = 0x00U;
 8001936:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001938:	fa38 f403 	lsrs.w	r4, r8, r3
 800193c:	d102      	bne.n	8001944 <HAL_GPIO_Init+0x1c>
      }
    }
    
    position++;
  }
}
 800193e:	b003      	add	sp, #12
 8001940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001944:	f04f 0e01 	mov.w	lr, #1
 8001948:	fa0e fe03 	lsl.w	lr, lr, r3
    if(iocurrent)
 800194c:	ea18 060e 	ands.w	r6, r8, lr
 8001950:	f000 80a6 	beq.w	8001aa0 <HAL_GPIO_Init+0x178>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001954:	684c      	ldr	r4, [r1, #4]
 8001956:	f024 0710 	bic.w	r7, r4, #16
 800195a:	2f02      	cmp	r7, #2
 800195c:	d116      	bne.n	800198c <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3];
 800195e:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001962:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001966:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 800196a:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800196e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001972:	f04f 0c0f 	mov.w	ip, #15
 8001976:	fa0c fc0b 	lsl.w	ip, ip, fp
 800197a:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800197e:	690d      	ldr	r5, [r1, #16]
 8001980:	fa05 f50b 	lsl.w	r5, r5, fp
 8001984:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8001988:	f8ca 5020 	str.w	r5, [sl, #32]
 800198c:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001990:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001992:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001996:	fa05 f50a 	lsl.w	r5, r5, sl
 800199a:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800199c:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019a0:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019a4:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019a8:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019aa:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019ae:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80019b0:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019b4:	d811      	bhi.n	80019da <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 80019b6:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019b8:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019bc:	68cf      	ldr	r7, [r1, #12]
 80019be:	fa07 fc0a 	lsl.w	ip, r7, sl
 80019c2:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80019c6:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80019c8:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019ca:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80019ce:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80019d2:	409f      	lsls	r7, r3
 80019d4:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80019d8:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80019da:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019dc:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019de:	688f      	ldr	r7, [r1, #8]
 80019e0:	fa07 f70a 	lsl.w	r7, r7, sl
 80019e4:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80019e6:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019e8:	00e5      	lsls	r5, r4, #3
 80019ea:	d559      	bpl.n	8001aa0 <HAL_GPIO_Init+0x178>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ec:	f8d9 5018 	ldr.w	r5, [r9, #24]
 80019f0:	f045 0501 	orr.w	r5, r5, #1
 80019f4:	f8c9 5018 	str.w	r5, [r9, #24]
 80019f8:	f8d9 5018 	ldr.w	r5, [r9, #24]
 80019fc:	f023 0703 	bic.w	r7, r3, #3
 8001a00:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001a04:	f005 0501 	and.w	r5, r5, #1
 8001a08:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001a0c:	9501      	str	r5, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001a0e:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a12:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001a14:	68bd      	ldr	r5, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001a16:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001a1a:	f04f 0e0f 	mov.w	lr, #15
 8001a1e:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001a22:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001a26:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001a2a:	d03b      	beq.n	8001aa4 <HAL_GPIO_Init+0x17c>
 8001a2c:	4d24      	ldr	r5, [pc, #144]	; (8001ac0 <HAL_GPIO_Init+0x198>)
 8001a2e:	42a8      	cmp	r0, r5
 8001a30:	d03a      	beq.n	8001aa8 <HAL_GPIO_Init+0x180>
 8001a32:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a36:	42a8      	cmp	r0, r5
 8001a38:	d038      	beq.n	8001aac <HAL_GPIO_Init+0x184>
 8001a3a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a3e:	42a8      	cmp	r0, r5
 8001a40:	d036      	beq.n	8001ab0 <HAL_GPIO_Init+0x188>
 8001a42:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a46:	42a8      	cmp	r0, r5
 8001a48:	d034      	beq.n	8001ab4 <HAL_GPIO_Init+0x18c>
 8001a4a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a4e:	42a8      	cmp	r0, r5
 8001a50:	d032      	beq.n	8001ab8 <HAL_GPIO_Init+0x190>
 8001a52:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001a56:	42a8      	cmp	r0, r5
 8001a58:	bf14      	ite	ne
 8001a5a:	2507      	movne	r5, #7
 8001a5c:	2506      	moveq	r5, #6
 8001a5e:	fa05 f50c 	lsl.w	r5, r5, ip
 8001a62:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8001a66:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001a68:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001a6a:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a6c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001a70:	bf0c      	ite	eq
 8001a72:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001a74:	4335      	orrne	r5, r6
        EXTI->IMR = temp;
 8001a76:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8001a78:	6855      	ldr	r5, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a7a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001a7e:	bf0c      	ite	eq
 8001a80:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001a82:	4335      	orrne	r5, r6
        EXTI->EMR = temp;
 8001a84:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8001a86:	6895      	ldr	r5, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a88:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001a8c:	bf0c      	ite	eq
 8001a8e:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001a90:	4335      	orrne	r5, r6
        EXTI->RTSR = temp;
 8001a92:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8001a94:	68d5      	ldr	r5, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a96:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001a98:	bf54      	ite	pl
 8001a9a:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8001a9c:	4335      	orrmi	r5, r6
        EXTI->FTSR = temp;
 8001a9e:	60d5      	str	r5, [r2, #12]
    position++;
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	e749      	b.n	8001938 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001aa4:	2500      	movs	r5, #0
 8001aa6:	e7da      	b.n	8001a5e <HAL_GPIO_Init+0x136>
 8001aa8:	2501      	movs	r5, #1
 8001aaa:	e7d8      	b.n	8001a5e <HAL_GPIO_Init+0x136>
 8001aac:	2502      	movs	r5, #2
 8001aae:	e7d6      	b.n	8001a5e <HAL_GPIO_Init+0x136>
 8001ab0:	2503      	movs	r5, #3
 8001ab2:	e7d4      	b.n	8001a5e <HAL_GPIO_Init+0x136>
 8001ab4:	2504      	movs	r5, #4
 8001ab6:	e7d2      	b.n	8001a5e <HAL_GPIO_Init+0x136>
 8001ab8:	2505      	movs	r5, #5
 8001aba:	e7d0      	b.n	8001a5e <HAL_GPIO_Init+0x136>
 8001abc:	40010400 	.word	0x40010400
 8001ac0:	48000400 	.word	0x48000400
 8001ac4:	40021000 	.word	0x40021000

08001ac8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ac8:	6903      	ldr	r3, [r0, #16]
 8001aca:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001acc:	bf14      	ite	ne
 8001ace:	2001      	movne	r0, #1
 8001ad0:	2000      	moveq	r0, #0
 8001ad2:	4770      	bx	lr

08001ad4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ad4:	b10a      	cbz	r2, 8001ada <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ad6:	6181      	str	r1, [r0, #24]
 8001ad8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ada:	6281      	str	r1, [r0, #40]	; 0x28
 8001adc:	4770      	bx	lr
	...

08001ae0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ae0:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001ae2:	4b04      	ldr	r3, [pc, #16]	; (8001af4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001ae4:	6959      	ldr	r1, [r3, #20]
 8001ae6:	4201      	tst	r1, r0
 8001ae8:	d002      	beq.n	8001af0 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001aea:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001aec:	f7ff f956 	bl	8000d9c <HAL_GPIO_EXTI_Callback>
 8001af0:	bd08      	pop	{r3, pc}
 8001af2:	bf00      	nop
 8001af4:	40010400 	.word	0x40010400

08001af8 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001af8:	6803      	ldr	r3, [r0, #0]
 8001afa:	699a      	ldr	r2, [r3, #24]
 8001afc:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8001afe:	bf44      	itt	mi
 8001b00:	2200      	movmi	r2, #0
 8001b02:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b04:	699a      	ldr	r2, [r3, #24]
 8001b06:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001b08:	bf5e      	ittt	pl
 8001b0a:	699a      	ldrpl	r2, [r3, #24]
 8001b0c:	f042 0201 	orrpl.w	r2, r2, #1
 8001b10:	619a      	strpl	r2, [r3, #24]
 8001b12:	4770      	bx	lr

08001b14 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001b14:	b530      	push	{r4, r5, lr}
 8001b16:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001b18:	6805      	ldr	r5, [r0, #0]
 8001b1a:	4323      	orrs	r3, r4
 8001b1c:	0d64      	lsrs	r4, r4, #21
 8001b1e:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8001b22:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8001b26:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8001b2a:	6868      	ldr	r0, [r5, #4]
 8001b2c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001b30:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8001b34:	4319      	orrs	r1, r3
 8001b36:	f044 0403 	orr.w	r4, r4, #3
 8001b3a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001b3e:	ea20 0404 	bic.w	r4, r0, r4
 8001b42:	4321      	orrs	r1, r4
 8001b44:	6069      	str	r1, [r5, #4]
 8001b46:	bd30      	pop	{r4, r5, pc}

08001b48 <I2C_WaitOnFlagUntilTimeout>:
{
 8001b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b4c:	9f06      	ldr	r7, [sp, #24]
 8001b4e:	4604      	mov	r4, r0
 8001b50:	4688      	mov	r8, r1
 8001b52:	4616      	mov	r6, r2
 8001b54:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b56:	6822      	ldr	r2, [r4, #0]
 8001b58:	6993      	ldr	r3, [r2, #24]
 8001b5a:	ea38 0303 	bics.w	r3, r8, r3
 8001b5e:	bf0c      	ite	eq
 8001b60:	2301      	moveq	r3, #1
 8001b62:	2300      	movne	r3, #0
 8001b64:	42b3      	cmp	r3, r6
 8001b66:	d002      	beq.n	8001b6e <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8001b68:	2000      	movs	r0, #0
}
 8001b6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001b6e:	1c6b      	adds	r3, r5, #1
 8001b70:	d0f2      	beq.n	8001b58 <I2C_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001b72:	b955      	cbnz	r5, 8001b8a <I2C_WaitOnFlagUntilTimeout+0x42>
        hi2c->State = HAL_I2C_STATE_READY;
 8001b74:	2320      	movs	r3, #32
 8001b76:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8001b80:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8001b84:	2003      	movs	r0, #3
 8001b86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001b8a:	f7ff fe4f 	bl	800182c <HAL_GetTick>
 8001b8e:	1bc0      	subs	r0, r0, r7
 8001b90:	4285      	cmp	r5, r0
 8001b92:	d2e0      	bcs.n	8001b56 <I2C_WaitOnFlagUntilTimeout+0xe>
 8001b94:	e7ee      	b.n	8001b74 <I2C_WaitOnFlagUntilTimeout+0x2c>

08001b96 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b96:	6803      	ldr	r3, [r0, #0]
{
 8001b98:	b570      	push	{r4, r5, r6, lr}
 8001b9a:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b9c:	6998      	ldr	r0, [r3, #24]
 8001b9e:	f010 0010 	ands.w	r0, r0, #16
{
 8001ba2:	460d      	mov	r5, r1
 8001ba4:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001ba6:	d112      	bne.n	8001bce <I2C_IsAcknowledgeFailed+0x38>
 8001ba8:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8001baa:	1c69      	adds	r1, r5, #1
 8001bac:	d010      	beq.n	8001bd0 <I2C_IsAcknowledgeFailed+0x3a>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001bae:	b94d      	cbnz	r5, 8001bc4 <I2C_IsAcknowledgeFailed+0x2e>
          hi2c->State = HAL_I2C_STATE_READY;
 8001bb0:	2320      	movs	r3, #32
 8001bb2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8001bbc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_TIMEOUT;
 8001bc0:	2003      	movs	r0, #3
 8001bc2:	bd70      	pop	{r4, r5, r6, pc}
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001bc4:	f7ff fe32 	bl	800182c <HAL_GetTick>
 8001bc8:	1b80      	subs	r0, r0, r6
 8001bca:	4285      	cmp	r5, r0
 8001bcc:	d3f0      	bcc.n	8001bb0 <I2C_IsAcknowledgeFailed+0x1a>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001bce:	6823      	ldr	r3, [r4, #0]
 8001bd0:	6999      	ldr	r1, [r3, #24]
 8001bd2:	068a      	lsls	r2, r1, #26
 8001bd4:	d5e9      	bpl.n	8001baa <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001bd6:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001bd8:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001bda:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001bdc:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001bde:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001be0:	f7ff ff8a 	bl	8001af8 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001be4:	6822      	ldr	r2, [r4, #0]
 8001be6:	6853      	ldr	r3, [r2, #4]
 8001be8:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8001bec:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8001bf0:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8001bf4:	f023 0301 	bic.w	r3, r3, #1
 8001bf8:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001bfa:	2304      	movs	r3, #4
 8001bfc:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bfe:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001c00:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001c04:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    return HAL_ERROR;
 8001c0c:	2001      	movs	r0, #1
}
 8001c0e:	bd70      	pop	{r4, r5, r6, pc}

08001c10 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001c10:	b570      	push	{r4, r5, r6, lr}
 8001c12:	4604      	mov	r4, r0
 8001c14:	460d      	mov	r5, r1
 8001c16:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c18:	6823      	ldr	r3, [r4, #0]
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	079b      	lsls	r3, r3, #30
 8001c1e:	d501      	bpl.n	8001c24 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8001c20:	2000      	movs	r0, #0
 8001c22:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c24:	4632      	mov	r2, r6
 8001c26:	4629      	mov	r1, r5
 8001c28:	4620      	mov	r0, r4
 8001c2a:	f7ff ffb4 	bl	8001b96 <I2C_IsAcknowledgeFailed>
 8001c2e:	b9b0      	cbnz	r0, 8001c5e <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8001c30:	1c6a      	adds	r2, r5, #1
 8001c32:	d0f1      	beq.n	8001c18 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c34:	b96d      	cbnz	r5, 8001c52 <I2C_WaitOnTXISFlagUntilTimeout+0x42>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c36:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001c38:	f043 0320 	orr.w	r3, r3, #32
 8001c3c:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001c3e:	2320      	movs	r3, #32
 8001c40:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c44:	2300      	movs	r3, #0
 8001c46:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001c4a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001c4e:	2003      	movs	r0, #3
 8001c50:	bd70      	pop	{r4, r5, r6, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c52:	f7ff fdeb 	bl	800182c <HAL_GetTick>
 8001c56:	1b80      	subs	r0, r0, r6
 8001c58:	4285      	cmp	r5, r0
 8001c5a:	d2dd      	bcs.n	8001c18 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
 8001c5c:	e7eb      	b.n	8001c36 <I2C_WaitOnTXISFlagUntilTimeout+0x26>
      return HAL_ERROR;
 8001c5e:	2001      	movs	r0, #1
}
 8001c60:	bd70      	pop	{r4, r5, r6, pc}
	...

08001c64 <I2C_RequestMemoryWrite>:
{
 8001c64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001c66:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001c68:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001c6a:	4b18      	ldr	r3, [pc, #96]	; (8001ccc <I2C_RequestMemoryWrite+0x68>)
 8001c6c:	9300      	str	r3, [sp, #0]
{
 8001c6e:	4604      	mov	r4, r0
 8001c70:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001c72:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c76:	b2fa      	uxtb	r2, r7
 8001c78:	f7ff ff4c 	bl	8001b14 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c7c:	4632      	mov	r2, r6
 8001c7e:	9908      	ldr	r1, [sp, #32]
 8001c80:	4620      	mov	r0, r4
 8001c82:	f7ff ffc5 	bl	8001c10 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c86:	b128      	cbz	r0, 8001c94 <I2C_RequestMemoryWrite+0x30>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c88:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001c8a:	2b04      	cmp	r3, #4
 8001c8c:	d110      	bne.n	8001cb0 <I2C_RequestMemoryWrite+0x4c>
      return HAL_ERROR;
 8001c8e:	2001      	movs	r0, #1
}
 8001c90:	b003      	add	sp, #12
 8001c92:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c94:	2f01      	cmp	r7, #1
 8001c96:	6823      	ldr	r3, [r4, #0]
 8001c98:	d10c      	bne.n	8001cb4 <I2C_RequestMemoryWrite+0x50>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c9a:	b2ed      	uxtb	r5, r5
 8001c9c:	629d      	str	r5, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001c9e:	9b08      	ldr	r3, [sp, #32]
 8001ca0:	9600      	str	r6, [sp, #0]
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2180      	movs	r1, #128	; 0x80
 8001ca6:	4620      	mov	r0, r4
 8001ca8:	f7ff ff4e 	bl	8001b48 <I2C_WaitOnFlagUntilTimeout>
 8001cac:	2800      	cmp	r0, #0
 8001cae:	d0ef      	beq.n	8001c90 <I2C_RequestMemoryWrite+0x2c>
      return HAL_TIMEOUT;
 8001cb0:	2003      	movs	r0, #3
 8001cb2:	e7ed      	b.n	8001c90 <I2C_RequestMemoryWrite+0x2c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001cb4:	0a2a      	lsrs	r2, r5, #8
 8001cb6:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cb8:	9908      	ldr	r1, [sp, #32]
 8001cba:	4632      	mov	r2, r6
 8001cbc:	4620      	mov	r0, r4
 8001cbe:	f7ff ffa7 	bl	8001c10 <I2C_WaitOnTXISFlagUntilTimeout>
 8001cc2:	2800      	cmp	r0, #0
 8001cc4:	d1e0      	bne.n	8001c88 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001cc6:	6823      	ldr	r3, [r4, #0]
 8001cc8:	e7e7      	b.n	8001c9a <I2C_RequestMemoryWrite+0x36>
 8001cca:	bf00      	nop
 8001ccc:	80002000 	.word	0x80002000

08001cd0 <I2C_RequestMemoryRead>:
{
 8001cd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001cd2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001cd4:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001cd6:	4b17      	ldr	r3, [pc, #92]	; (8001d34 <I2C_RequestMemoryRead+0x64>)
 8001cd8:	9300      	str	r3, [sp, #0]
{
 8001cda:	4604      	mov	r4, r0
 8001cdc:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001cde:	2300      	movs	r3, #0
 8001ce0:	b2fa      	uxtb	r2, r7
 8001ce2:	f7ff ff17 	bl	8001b14 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ce6:	4632      	mov	r2, r6
 8001ce8:	9908      	ldr	r1, [sp, #32]
 8001cea:	4620      	mov	r0, r4
 8001cec:	f7ff ff90 	bl	8001c10 <I2C_WaitOnTXISFlagUntilTimeout>
 8001cf0:	b128      	cbz	r0, 8001cfe <I2C_RequestMemoryRead+0x2e>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001cf2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001cf4:	2b04      	cmp	r3, #4
 8001cf6:	d110      	bne.n	8001d1a <I2C_RequestMemoryRead+0x4a>
      return HAL_ERROR;
 8001cf8:	2001      	movs	r0, #1
}
 8001cfa:	b003      	add	sp, #12
 8001cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001cfe:	2f01      	cmp	r7, #1
 8001d00:	6823      	ldr	r3, [r4, #0]
 8001d02:	d10c      	bne.n	8001d1e <I2C_RequestMemoryRead+0x4e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d04:	b2ed      	uxtb	r5, r5
 8001d06:	629d      	str	r5, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001d08:	9b08      	ldr	r3, [sp, #32]
 8001d0a:	9600      	str	r6, [sp, #0]
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	2140      	movs	r1, #64	; 0x40
 8001d10:	4620      	mov	r0, r4
 8001d12:	f7ff ff19 	bl	8001b48 <I2C_WaitOnFlagUntilTimeout>
 8001d16:	2800      	cmp	r0, #0
 8001d18:	d0ef      	beq.n	8001cfa <I2C_RequestMemoryRead+0x2a>
      return HAL_TIMEOUT;
 8001d1a:	2003      	movs	r0, #3
 8001d1c:	e7ed      	b.n	8001cfa <I2C_RequestMemoryRead+0x2a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001d1e:	0a2a      	lsrs	r2, r5, #8
 8001d20:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d22:	9908      	ldr	r1, [sp, #32]
 8001d24:	4632      	mov	r2, r6
 8001d26:	4620      	mov	r0, r4
 8001d28:	f7ff ff72 	bl	8001c10 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d2c:	2800      	cmp	r0, #0
 8001d2e:	d1e0      	bne.n	8001cf2 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d30:	6823      	ldr	r3, [r4, #0]
 8001d32:	e7e7      	b.n	8001d04 <I2C_RequestMemoryRead+0x34>
 8001d34:	80002000 	.word	0x80002000

08001d38 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001d38:	b570      	push	{r4, r5, r6, lr}
 8001d3a:	4604      	mov	r4, r0
 8001d3c:	460d      	mov	r5, r1
 8001d3e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d40:	6823      	ldr	r3, [r4, #0]
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	069b      	lsls	r3, r3, #26
 8001d46:	d501      	bpl.n	8001d4c <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8001d48:	2000      	movs	r0, #0
 8001d4a:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d4c:	4632      	mov	r2, r6
 8001d4e:	4629      	mov	r1, r5
 8001d50:	4620      	mov	r0, r4
 8001d52:	f7ff ff20 	bl	8001b96 <I2C_IsAcknowledgeFailed>
 8001d56:	b9a0      	cbnz	r0, 8001d82 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d58:	b96d      	cbnz	r5, 8001d76 <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d5a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001d5c:	f043 0320 	orr.w	r3, r3, #32
 8001d60:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001d62:	2320      	movs	r3, #32
 8001d64:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001d6e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001d72:	2003      	movs	r0, #3
 8001d74:	bd70      	pop	{r4, r5, r6, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d76:	f7ff fd59 	bl	800182c <HAL_GetTick>
 8001d7a:	1b80      	subs	r0, r0, r6
 8001d7c:	4285      	cmp	r5, r0
 8001d7e:	d2df      	bcs.n	8001d40 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
 8001d80:	e7eb      	b.n	8001d5a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001d82:	2001      	movs	r0, #1
}
 8001d84:	bd70      	pop	{r4, r5, r6, pc}

08001d86 <HAL_I2C_Init>:
{
 8001d86:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8001d88:	4604      	mov	r4, r0
 8001d8a:	2800      	cmp	r0, #0
 8001d8c:	d04a      	beq.n	8001e24 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d8e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001d92:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001d96:	b91b      	cbnz	r3, 8001da0 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8001d98:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001d9c:	f7ff fbc0 	bl	8001520 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001da0:	2324      	movs	r3, #36	; 0x24
 8001da2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8001da6:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001da8:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	f022 0201 	bic.w	r2, r2, #1
 8001db0:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001db2:	6862      	ldr	r2, [r4, #4]
 8001db4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001db8:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001dba:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001dbc:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001dbe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001dc2:	609a      	str	r2, [r3, #8]
 8001dc4:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001dc6:	d124      	bne.n	8001e12 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001dc8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001dcc:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001dce:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001dd0:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001dd2:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001dd6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001dda:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ddc:	68da      	ldr	r2, [r3, #12]
 8001dde:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001de2:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001de4:	6922      	ldr	r2, [r4, #16]
 8001de6:	430a      	orrs	r2, r1
 8001de8:	69a1      	ldr	r1, [r4, #24]
 8001dea:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001dee:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001df0:	6a21      	ldr	r1, [r4, #32]
 8001df2:	69e2      	ldr	r2, [r4, #28]
 8001df4:	430a      	orrs	r2, r1
 8001df6:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	f042 0201 	orr.w	r2, r2, #1
 8001dfe:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e00:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001e02:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e04:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001e06:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e0a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e0c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001e10:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e12:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e16:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e18:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001e1a:	bf04      	itt	eq
 8001e1c:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8001e20:	605a      	streq	r2, [r3, #4]
 8001e22:	e7d4      	b.n	8001dce <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8001e24:	2001      	movs	r0, #1
}
 8001e26:	bd10      	pop	{r4, pc}

08001e28 <HAL_I2C_Mem_Write>:
{
 8001e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e2c:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e2e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001e32:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e34:	2b20      	cmp	r3, #32
{
 8001e36:	4604      	mov	r4, r0
 8001e38:	460f      	mov	r7, r1
 8001e3a:	9203      	str	r2, [sp, #12]
 8001e3c:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8001e40:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e44:	f040 80a6 	bne.w	8001f94 <HAL_I2C_Mem_Write+0x16c>
    if ((pData == NULL) || (Size == 0U))
 8001e48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001e4a:	b91b      	cbnz	r3, 8001e54 <HAL_I2C_Mem_Write+0x2c>
      return  HAL_ERROR;
 8001e4c:	2001      	movs	r0, #1
}
 8001e4e:	b005      	add	sp, #20
 8001e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((pData == NULL) || (Size == 0U))
 8001e54:	f1ba 0f00 	cmp.w	sl, #0
 8001e58:	d0f8      	beq.n	8001e4c <HAL_I2C_Mem_Write+0x24>
    __HAL_LOCK(hi2c);
 8001e5a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	f000 8098 	beq.w	8001f94 <HAL_I2C_Mem_Write+0x16c>
 8001e64:	2501      	movs	r5, #1
 8001e66:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001e6a:	f7ff fcdf 	bl	800182c <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e6e:	2319      	movs	r3, #25
 8001e70:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001e72:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e74:	462a      	mov	r2, r5
 8001e76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e7a:	4620      	mov	r0, r4
 8001e7c:	f7ff fe64 	bl	8001b48 <I2C_WaitOnFlagUntilTimeout>
 8001e80:	4680      	mov	r8, r0
 8001e82:	b9d0      	cbnz	r0, 8001eba <HAL_I2C_Mem_Write+0x92>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e84:	2321      	movs	r3, #33	; 0x21
 8001e86:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e8a:	2340      	movs	r3, #64	; 0x40
 8001e8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001e90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e92:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8001e94:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8001e96:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8001e98:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e9c:	9601      	str	r6, [sp, #4]
 8001e9e:	f8cd 9000 	str.w	r9, [sp]
 8001ea2:	465b      	mov	r3, fp
 8001ea4:	9a03      	ldr	r2, [sp, #12]
 8001ea6:	4639      	mov	r1, r7
 8001ea8:	4620      	mov	r0, r4
 8001eaa:	f7ff fedb 	bl	8001c64 <I2C_RequestMemoryWrite>
 8001eae:	b130      	cbz	r0, 8001ebe <HAL_I2C_Mem_Write+0x96>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001eb0:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8001eb2:	f884 8040 	strb.w	r8, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001eb6:	2b04      	cmp	r3, #4
 8001eb8:	d0c8      	beq.n	8001e4c <HAL_I2C_Mem_Write+0x24>
          return HAL_TIMEOUT;
 8001eba:	2003      	movs	r0, #3
 8001ebc:	e7c7      	b.n	8001e4e <HAL_I2C_Mem_Write+0x26>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ebe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	2bff      	cmp	r3, #255	; 0xff
 8001ec4:	d910      	bls.n	8001ee8 <HAL_I2C_Mem_Write+0xc0>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ec6:	22ff      	movs	r2, #255	; 0xff
 8001ec8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001eca:	9000      	str	r0, [sp, #0]
 8001ecc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ed0:	4639      	mov	r1, r7
 8001ed2:	4620      	mov	r0, r4
 8001ed4:	f7ff fe1e 	bl	8001b14 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ed8:	4632      	mov	r2, r6
 8001eda:	4649      	mov	r1, r9
 8001edc:	4620      	mov	r0, r4
 8001ede:	f7ff fe97 	bl	8001c10 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ee2:	b148      	cbz	r0, 8001ef8 <HAL_I2C_Mem_Write+0xd0>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ee4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001ee6:	e7e6      	b.n	8001eb6 <HAL_I2C_Mem_Write+0x8e>
      hi2c->XferSize = hi2c->XferCount;
 8001ee8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001eea:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001eec:	b292      	uxth	r2, r2
 8001eee:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ef0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ef4:	b2d2      	uxtb	r2, r2
 8001ef6:	e7eb      	b.n	8001ed0 <HAL_I2C_Mem_Write+0xa8>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8001ef8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001efa:	6822      	ldr	r2, [r4, #0]
 8001efc:	1c59      	adds	r1, r3, #1
 8001efe:	6261      	str	r1, [r4, #36]	; 0x24
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8001f04:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001f06:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001f08:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8001f0a:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8001f0c:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001f0e:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8001f10:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001f12:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8001f14:	b9ba      	cbnz	r2, 8001f46 <HAL_I2C_Mem_Write+0x11e>
 8001f16:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	b1a3      	cbz	r3, 8001f46 <HAL_I2C_Mem_Write+0x11e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001f1c:	9600      	str	r6, [sp, #0]
 8001f1e:	464b      	mov	r3, r9
 8001f20:	2180      	movs	r1, #128	; 0x80
 8001f22:	4620      	mov	r0, r4
 8001f24:	f7ff fe10 	bl	8001b48 <I2C_WaitOnFlagUntilTimeout>
 8001f28:	2800      	cmp	r0, #0
 8001f2a:	d1c6      	bne.n	8001eba <HAL_I2C_Mem_Write+0x92>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f2c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	2bff      	cmp	r3, #255	; 0xff
 8001f32:	d927      	bls.n	8001f84 <HAL_I2C_Mem_Write+0x15c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f34:	22ff      	movs	r2, #255	; 0xff
 8001f36:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001f38:	9000      	str	r0, [sp, #0]
 8001f3a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001f3e:	4639      	mov	r1, r7
 8001f40:	4620      	mov	r0, r4
 8001f42:	f7ff fde7 	bl	8001b14 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8001f46:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d1c4      	bne.n	8001ed8 <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f4e:	4632      	mov	r2, r6
 8001f50:	4649      	mov	r1, r9
 8001f52:	4620      	mov	r0, r4
 8001f54:	f7ff fef0 	bl	8001d38 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f58:	2800      	cmp	r0, #0
 8001f5a:	d1c3      	bne.n	8001ee4 <HAL_I2C_Mem_Write+0xbc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f5c:	6823      	ldr	r3, [r4, #0]
 8001f5e:	2120      	movs	r1, #32
 8001f60:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001f62:	685a      	ldr	r2, [r3, #4]
 8001f64:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001f68:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001f6c:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001f70:	f022 0201 	bic.w	r2, r2, #1
 8001f74:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001f76:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001f7a:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f7e:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001f82:	e764      	b.n	8001e4e <HAL_I2C_Mem_Write+0x26>
          hi2c->XferSize = hi2c->XferCount;
 8001f84:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001f86:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001f88:	b292      	uxth	r2, r2
 8001f8a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001f8c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f90:	b2d2      	uxtb	r2, r2
 8001f92:	e7d4      	b.n	8001f3e <HAL_I2C_Mem_Write+0x116>
    return HAL_BUSY;
 8001f94:	2002      	movs	r0, #2
 8001f96:	e75a      	b.n	8001e4e <HAL_I2C_Mem_Write+0x26>

08001f98 <HAL_I2C_Mem_Read>:
{
 8001f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f9c:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f9e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001fa2:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fa4:	2b20      	cmp	r3, #32
{
 8001fa6:	4604      	mov	r4, r0
 8001fa8:	460f      	mov	r7, r1
 8001faa:	9203      	str	r2, [sp, #12]
 8001fac:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8001fb0:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fb4:	f040 80a9 	bne.w	800210a <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 8001fb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001fba:	b91b      	cbnz	r3, 8001fc4 <HAL_I2C_Mem_Read+0x2c>
      return  HAL_ERROR;
 8001fbc:	2001      	movs	r0, #1
}
 8001fbe:	b005      	add	sp, #20
 8001fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((pData == NULL) || (Size == 0U))
 8001fc4:	f1ba 0f00 	cmp.w	sl, #0
 8001fc8:	d0f8      	beq.n	8001fbc <HAL_I2C_Mem_Read+0x24>
    __HAL_LOCK(hi2c);
 8001fca:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	f000 809b 	beq.w	800210a <HAL_I2C_Mem_Read+0x172>
 8001fd4:	2501      	movs	r5, #1
 8001fd6:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001fda:	f7ff fc27 	bl	800182c <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001fde:	2319      	movs	r3, #25
 8001fe0:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001fe2:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001fe4:	462a      	mov	r2, r5
 8001fe6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001fea:	4620      	mov	r0, r4
 8001fec:	f7ff fdac 	bl	8001b48 <I2C_WaitOnFlagUntilTimeout>
 8001ff0:	4680      	mov	r8, r0
 8001ff2:	b9d0      	cbnz	r0, 800202a <HAL_I2C_Mem_Read+0x92>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001ff4:	2322      	movs	r3, #34	; 0x22
 8001ff6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ffa:	2340      	movs	r3, #64	; 0x40
 8001ffc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8002000:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002002:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8002004:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8002006:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8002008:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800200c:	9601      	str	r6, [sp, #4]
 800200e:	f8cd 9000 	str.w	r9, [sp]
 8002012:	465b      	mov	r3, fp
 8002014:	9a03      	ldr	r2, [sp, #12]
 8002016:	4639      	mov	r1, r7
 8002018:	4620      	mov	r0, r4
 800201a:	f7ff fe59 	bl	8001cd0 <I2C_RequestMemoryRead>
 800201e:	b130      	cbz	r0, 800202e <HAL_I2C_Mem_Read+0x96>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002020:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8002022:	f884 8040 	strb.w	r8, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002026:	2b04      	cmp	r3, #4
 8002028:	d0c8      	beq.n	8001fbc <HAL_I2C_Mem_Read+0x24>
        return HAL_TIMEOUT;
 800202a:	2003      	movs	r0, #3
 800202c:	e7c7      	b.n	8001fbe <HAL_I2C_Mem_Read+0x26>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800202e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002030:	b29b      	uxth	r3, r3
 8002032:	2bff      	cmp	r3, #255	; 0xff
 8002034:	4b36      	ldr	r3, [pc, #216]	; (8002110 <HAL_I2C_Mem_Read+0x178>)
 8002036:	d944      	bls.n	80020c2 <HAL_I2C_Mem_Read+0x12a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002038:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800203a:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800203c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800203e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002042:	4639      	mov	r1, r7
 8002044:	4620      	mov	r0, r4
 8002046:	f7ff fd65 	bl	8001b14 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800204a:	9600      	str	r6, [sp, #0]
 800204c:	464b      	mov	r3, r9
 800204e:	2200      	movs	r2, #0
 8002050:	2104      	movs	r1, #4
 8002052:	4620      	mov	r0, r4
 8002054:	f7ff fd78 	bl	8001b48 <I2C_WaitOnFlagUntilTimeout>
 8002058:	2800      	cmp	r0, #0
 800205a:	d1e6      	bne.n	800202a <HAL_I2C_Mem_Read+0x92>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800205c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800205e:	1c5a      	adds	r2, r3, #1
 8002060:	6262      	str	r2, [r4, #36]	; 0x24
 8002062:	6822      	ldr	r2, [r4, #0]
 8002064:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002066:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8002068:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800206a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800206c:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 800206e:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8002070:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8002072:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8002074:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002076:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8002078:	b9ba      	cbnz	r2, 80020aa <HAL_I2C_Mem_Read+0x112>
 800207a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800207c:	b29b      	uxth	r3, r3
 800207e:	b1a3      	cbz	r3, 80020aa <HAL_I2C_Mem_Read+0x112>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002080:	9600      	str	r6, [sp, #0]
 8002082:	464b      	mov	r3, r9
 8002084:	2180      	movs	r1, #128	; 0x80
 8002086:	4620      	mov	r0, r4
 8002088:	f7ff fd5e 	bl	8001b48 <I2C_WaitOnFlagUntilTimeout>
 800208c:	2800      	cmp	r0, #0
 800208e:	d1cc      	bne.n	800202a <HAL_I2C_Mem_Read+0x92>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002090:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002092:	b29b      	uxth	r3, r3
 8002094:	2bff      	cmp	r3, #255	; 0xff
 8002096:	d91c      	bls.n	80020d2 <HAL_I2C_Mem_Read+0x13a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002098:	22ff      	movs	r2, #255	; 0xff
 800209a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800209c:	9000      	str	r0, [sp, #0]
 800209e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80020a2:	4639      	mov	r1, r7
 80020a4:	4620      	mov	r0, r4
 80020a6:	f7ff fd35 	bl	8001b14 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 80020aa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1cb      	bne.n	800204a <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020b2:	4632      	mov	r2, r6
 80020b4:	4649      	mov	r1, r9
 80020b6:	4620      	mov	r0, r4
 80020b8:	f7ff fe3e 	bl	8001d38 <I2C_WaitOnSTOPFlagUntilTimeout>
 80020bc:	b188      	cbz	r0, 80020e2 <HAL_I2C_Mem_Read+0x14a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020be:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80020c0:	e7b1      	b.n	8002026 <HAL_I2C_Mem_Read+0x8e>
      hi2c->XferSize = hi2c->XferCount;
 80020c2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80020c4:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 80020c6:	b292      	uxth	r2, r2
 80020c8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80020ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020ce:	b2d2      	uxtb	r2, r2
 80020d0:	e7b7      	b.n	8002042 <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 80020d2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80020d4:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80020d6:	b292      	uxth	r2, r2
 80020d8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80020da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020de:	b2d2      	uxtb	r2, r2
 80020e0:	e7df      	b.n	80020a2 <HAL_I2C_Mem_Read+0x10a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020e2:	6823      	ldr	r3, [r4, #0]
 80020e4:	2120      	movs	r1, #32
 80020e6:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80020e8:	685a      	ldr	r2, [r3, #4]
 80020ea:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80020ee:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80020f2:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80020f6:	f022 0201 	bic.w	r2, r2, #1
 80020fa:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80020fc:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002100:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002104:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002108:	e759      	b.n	8001fbe <HAL_I2C_Mem_Read+0x26>
    return HAL_BUSY;
 800210a:	2002      	movs	r0, #2
 800210c:	e757      	b.n	8001fbe <HAL_I2C_Mem_Read+0x26>
 800210e:	bf00      	nop
 8002110:	80002400 	.word	0x80002400

08002114 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002114:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002118:	b2d2      	uxtb	r2, r2
 800211a:	2a20      	cmp	r2, #32
{
 800211c:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800211e:	d11d      	bne.n	800215c <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002120:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002124:	2b01      	cmp	r3, #1
 8002126:	d019      	beq.n	800215c <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002128:	2324      	movs	r3, #36	; 0x24
 800212a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800212e:	6803      	ldr	r3, [r0, #0]
 8002130:	681c      	ldr	r4, [r3, #0]
 8002132:	f024 0401 	bic.w	r4, r4, #1
 8002136:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002138:	681c      	ldr	r4, [r3, #0]
 800213a:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 800213e:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002140:	681c      	ldr	r4, [r3, #0]
 8002142:	4321      	orrs	r1, r4
 8002144:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002146:	6819      	ldr	r1, [r3, #0]
 8002148:	f041 0101 	orr.w	r1, r1, #1
 800214c:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800214e:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002150:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002154:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002158:	4618      	mov	r0, r3
 800215a:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 800215c:	2002      	movs	r0, #2
  }
}
 800215e:	bd10      	pop	{r4, pc}

08002160 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002160:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002162:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8002166:	b2e4      	uxtb	r4, r4
 8002168:	2c20      	cmp	r4, #32
 800216a:	d11c      	bne.n	80021a6 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800216c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002170:	2b01      	cmp	r3, #1
 8002172:	d018      	beq.n	80021a6 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002174:	2324      	movs	r3, #36	; 0x24
 8002176:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800217a:	6803      	ldr	r3, [r0, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	f022 0201 	bic.w	r2, r2, #1
 8002182:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002184:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002186:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800218a:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800218e:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	f042 0201 	orr.w	r2, r2, #1
 8002196:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002198:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800219a:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800219e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80021a2:	4618      	mov	r0, r3
 80021a4:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 80021a6:	2002      	movs	r0, #2
  }
}
 80021a8:	bd10      	pop	{r4, pc}

080021aa <HAL_PWR_PVDCallback>:
/**
  * @brief PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 80021aa:	4770      	bx	lr

080021ac <HAL_PWR_PVD_IRQHandler>:
{
 80021ac:	b510      	push	{r4, lr}
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 80021ae:	4c05      	ldr	r4, [pc, #20]	; (80021c4 <HAL_PWR_PVD_IRQHandler+0x18>)
 80021b0:	6963      	ldr	r3, [r4, #20]
 80021b2:	03db      	lsls	r3, r3, #15
 80021b4:	d504      	bpl.n	80021c0 <HAL_PWR_PVD_IRQHandler+0x14>
    HAL_PWR_PVDCallback();
 80021b6:	f7ff fff8 	bl	80021aa <HAL_PWR_PVDCallback>
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 80021ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021be:	6163      	str	r3, [r4, #20]
 80021c0:	bd10      	pop	{r4, pc}
 80021c2:	bf00      	nop
 80021c4:	40010400 	.word	0x40010400

080021c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021c8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021cc:	4605      	mov	r5, r0
 80021ce:	b918      	cbnz	r0, 80021d8 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80021d0:	2001      	movs	r0, #1
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 80021d2:	b002      	add	sp, #8
 80021d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021d8:	6803      	ldr	r3, [r0, #0]
 80021da:	07df      	lsls	r7, r3, #31
 80021dc:	d411      	bmi.n	8002202 <HAL_RCC_OscConfig+0x3a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021de:	682b      	ldr	r3, [r5, #0]
 80021e0:	079e      	lsls	r6, r3, #30
 80021e2:	f100 8088 	bmi.w	80022f6 <HAL_RCC_OscConfig+0x12e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021e6:	682b      	ldr	r3, [r5, #0]
 80021e8:	071c      	lsls	r4, r3, #28
 80021ea:	f100 80fc 	bmi.w	80023e6 <HAL_RCC_OscConfig+0x21e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021ee:	682b      	ldr	r3, [r5, #0]
 80021f0:	0758      	lsls	r0, r3, #29
 80021f2:	f100 8145 	bmi.w	8002480 <HAL_RCC_OscConfig+0x2b8>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021f6:	69aa      	ldr	r2, [r5, #24]
 80021f8:	2a00      	cmp	r2, #0
 80021fa:	f040 81dc 	bne.w	80025b6 <HAL_RCC_OscConfig+0x3ee>
  return HAL_OK;
 80021fe:	2000      	movs	r0, #0
 8002200:	e7e7      	b.n	80021d2 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002202:	4cbd      	ldr	r4, [pc, #756]	; (80024f8 <HAL_RCC_OscConfig+0x330>)
 8002204:	6863      	ldr	r3, [r4, #4]
 8002206:	f003 030c 	and.w	r3, r3, #12
 800220a:	2b04      	cmp	r3, #4
 800220c:	d00a      	beq.n	8002224 <HAL_RCC_OscConfig+0x5c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800220e:	6863      	ldr	r3, [r4, #4]
 8002210:	f003 030c 	and.w	r3, r3, #12
 8002214:	2b08      	cmp	r3, #8
 8002216:	d119      	bne.n	800224c <HAL_RCC_OscConfig+0x84>
 8002218:	6863      	ldr	r3, [r4, #4]
 800221a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800221e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002222:	d113      	bne.n	800224c <HAL_RCC_OscConfig+0x84>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002224:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002228:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800222c:	6821      	ldr	r1, [r4, #0]
 800222e:	fa93 f3a3 	rbit	r3, r3
 8002232:	fab3 f383 	clz	r3, r3
 8002236:	f003 031f 	and.w	r3, r3, #31
 800223a:	2201      	movs	r2, #1
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	420b      	tst	r3, r1
 8002242:	d0cc      	beq.n	80021de <HAL_RCC_OscConfig+0x16>
 8002244:	686b      	ldr	r3, [r5, #4]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d1c9      	bne.n	80021de <HAL_RCC_OscConfig+0x16>
 800224a:	e7c1      	b.n	80021d0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800224c:	686b      	ldr	r3, [r5, #4]
 800224e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002252:	d11e      	bne.n	8002292 <HAL_RCC_OscConfig+0xca>
 8002254:	6823      	ldr	r3, [r4, #0]
 8002256:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800225a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800225c:	f7ff fae6 	bl	800182c <HAL_GetTick>
 8002260:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8002264:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002266:	2701      	movs	r7, #1
 8002268:	fa96 f3a6 	rbit	r3, r6
 800226c:	6822      	ldr	r2, [r4, #0]
 800226e:	fa96 f3a6 	rbit	r3, r6
 8002272:	fab3 f383 	clz	r3, r3
 8002276:	f003 031f 	and.w	r3, r3, #31
 800227a:	fa07 f303 	lsl.w	r3, r7, r3
 800227e:	4213      	tst	r3, r2
 8002280:	d1ad      	bne.n	80021de <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002282:	f7ff fad3 	bl	800182c <HAL_GetTick>
 8002286:	eba0 0008 	sub.w	r0, r0, r8
 800228a:	2864      	cmp	r0, #100	; 0x64
 800228c:	d9ec      	bls.n	8002268 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 800228e:	2003      	movs	r0, #3
 8002290:	e79f      	b.n	80021d2 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002292:	bb0b      	cbnz	r3, 80022d8 <HAL_RCC_OscConfig+0x110>
 8002294:	6823      	ldr	r3, [r4, #0]
 8002296:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800229a:	6023      	str	r3, [r4, #0]
 800229c:	6823      	ldr	r3, [r4, #0]
 800229e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022a2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80022a4:	f7ff fac2 	bl	800182c <HAL_GetTick>
 80022a8:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 80022ac:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ae:	2701      	movs	r7, #1
 80022b0:	fa96 f3a6 	rbit	r3, r6
 80022b4:	6822      	ldr	r2, [r4, #0]
 80022b6:	fa96 f3a6 	rbit	r3, r6
 80022ba:	fab3 f383 	clz	r3, r3
 80022be:	f003 031f 	and.w	r3, r3, #31
 80022c2:	fa07 f303 	lsl.w	r3, r7, r3
 80022c6:	4213      	tst	r3, r2
 80022c8:	d089      	beq.n	80021de <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022ca:	f7ff faaf 	bl	800182c <HAL_GetTick>
 80022ce:	eba0 0008 	sub.w	r0, r0, r8
 80022d2:	2864      	cmp	r0, #100	; 0x64
 80022d4:	d9ec      	bls.n	80022b0 <HAL_RCC_OscConfig+0xe8>
 80022d6:	e7da      	b.n	800228e <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022dc:	6823      	ldr	r3, [r4, #0]
 80022de:	d103      	bne.n	80022e8 <HAL_RCC_OscConfig+0x120>
 80022e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022e4:	6023      	str	r3, [r4, #0]
 80022e6:	e7b5      	b.n	8002254 <HAL_RCC_OscConfig+0x8c>
 80022e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022ec:	6023      	str	r3, [r4, #0]
 80022ee:	6823      	ldr	r3, [r4, #0]
 80022f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022f4:	e7b1      	b.n	800225a <HAL_RCC_OscConfig+0x92>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80022f6:	4c80      	ldr	r4, [pc, #512]	; (80024f8 <HAL_RCC_OscConfig+0x330>)
 80022f8:	6863      	ldr	r3, [r4, #4]
 80022fa:	f013 0f0c 	tst.w	r3, #12
 80022fe:	d00a      	beq.n	8002316 <HAL_RCC_OscConfig+0x14e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002300:	6863      	ldr	r3, [r4, #4]
 8002302:	f003 030c 	and.w	r3, r3, #12
 8002306:	2b08      	cmp	r3, #8
 8002308:	d125      	bne.n	8002356 <HAL_RCC_OscConfig+0x18e>
 800230a:	6863      	ldr	r3, [r4, #4]
 800230c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002310:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002314:	d11f      	bne.n	8002356 <HAL_RCC_OscConfig+0x18e>
 8002316:	2302      	movs	r3, #2
 8002318:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800231c:	6821      	ldr	r1, [r4, #0]
 800231e:	fa93 f3a3 	rbit	r3, r3
 8002322:	fab3 f383 	clz	r3, r3
 8002326:	f003 031f 	and.w	r3, r3, #31
 800232a:	2201      	movs	r2, #1
 800232c:	fa02 f303 	lsl.w	r3, r2, r3
 8002330:	420b      	tst	r3, r1
 8002332:	d003      	beq.n	800233c <HAL_RCC_OscConfig+0x174>
 8002334:	68eb      	ldr	r3, [r5, #12]
 8002336:	4293      	cmp	r3, r2
 8002338:	f47f af4a 	bne.w	80021d0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800233c:	6821      	ldr	r1, [r4, #0]
 800233e:	23f8      	movs	r3, #248	; 0xf8
 8002340:	fa93 f3a3 	rbit	r3, r3
 8002344:	fab3 f283 	clz	r2, r3
 8002348:	692b      	ldr	r3, [r5, #16]
 800234a:	4093      	lsls	r3, r2
 800234c:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8002350:	4313      	orrs	r3, r2
 8002352:	6023      	str	r3, [r4, #0]
 8002354:	e747      	b.n	80021e6 <HAL_RCC_OscConfig+0x1e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002356:	68ea      	ldr	r2, [r5, #12]
 8002358:	2601      	movs	r6, #1
 800235a:	b30a      	cbz	r2, 80023a0 <HAL_RCC_OscConfig+0x1d8>
 800235c:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8002360:	fab3 f383 	clz	r3, r3
 8002364:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002368:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	2702      	movs	r7, #2
 8002370:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8002372:	f7ff fa5b 	bl	800182c <HAL_GetTick>
 8002376:	4680      	mov	r8, r0
 8002378:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800237c:	6822      	ldr	r2, [r4, #0]
 800237e:	fa97 f3a7 	rbit	r3, r7
 8002382:	fab3 f383 	clz	r3, r3
 8002386:	f003 031f 	and.w	r3, r3, #31
 800238a:	fa06 f303 	lsl.w	r3, r6, r3
 800238e:	4213      	tst	r3, r2
 8002390:	d1d4      	bne.n	800233c <HAL_RCC_OscConfig+0x174>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002392:	f7ff fa4b 	bl	800182c <HAL_GetTick>
 8002396:	eba0 0008 	sub.w	r0, r0, r8
 800239a:	2802      	cmp	r0, #2
 800239c:	d9ec      	bls.n	8002378 <HAL_RCC_OscConfig+0x1b0>
 800239e:	e776      	b.n	800228e <HAL_RCC_OscConfig+0xc6>
 80023a0:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 80023a4:	fab3 f383 	clz	r3, r3
 80023a8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80023ac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	2702      	movs	r7, #2
 80023b4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80023b6:	f7ff fa39 	bl	800182c <HAL_GetTick>
 80023ba:	4680      	mov	r8, r0
 80023bc:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023c0:	6822      	ldr	r2, [r4, #0]
 80023c2:	fa97 f3a7 	rbit	r3, r7
 80023c6:	fab3 f383 	clz	r3, r3
 80023ca:	f003 031f 	and.w	r3, r3, #31
 80023ce:	fa06 f303 	lsl.w	r3, r6, r3
 80023d2:	4213      	tst	r3, r2
 80023d4:	f43f af07 	beq.w	80021e6 <HAL_RCC_OscConfig+0x1e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023d8:	f7ff fa28 	bl	800182c <HAL_GetTick>
 80023dc:	eba0 0008 	sub.w	r0, r0, r8
 80023e0:	2802      	cmp	r0, #2
 80023e2:	d9eb      	bls.n	80023bc <HAL_RCC_OscConfig+0x1f4>
 80023e4:	e753      	b.n	800228e <HAL_RCC_OscConfig+0xc6>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023e6:	696a      	ldr	r2, [r5, #20]
 80023e8:	4e43      	ldr	r6, [pc, #268]	; (80024f8 <HAL_RCC_OscConfig+0x330>)
 80023ea:	4944      	ldr	r1, [pc, #272]	; (80024fc <HAL_RCC_OscConfig+0x334>)
 80023ec:	2401      	movs	r4, #1
 80023ee:	b31a      	cbz	r2, 8002438 <HAL_RCC_OscConfig+0x270>
 80023f0:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 80023f4:	fab3 f383 	clz	r3, r3
 80023f8:	440b      	add	r3, r1
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	2702      	movs	r7, #2
 80023fe:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 8002400:	f7ff fa14 	bl	800182c <HAL_GetTick>
 8002404:	4680      	mov	r8, r0
 8002406:	fa97 f3a7 	rbit	r3, r7
 800240a:	fa97 f3a7 	rbit	r3, r7
 800240e:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002412:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8002414:	fa97 f3a7 	rbit	r3, r7
 8002418:	fab3 f383 	clz	r3, r3
 800241c:	f003 031f 	and.w	r3, r3, #31
 8002420:	fa04 f303 	lsl.w	r3, r4, r3
 8002424:	4213      	tst	r3, r2
 8002426:	f47f aee2 	bne.w	80021ee <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800242a:	f7ff f9ff 	bl	800182c <HAL_GetTick>
 800242e:	eba0 0008 	sub.w	r0, r0, r8
 8002432:	2802      	cmp	r0, #2
 8002434:	d9e7      	bls.n	8002406 <HAL_RCC_OscConfig+0x23e>
 8002436:	e72a      	b.n	800228e <HAL_RCC_OscConfig+0xc6>
 8002438:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 800243c:	fab3 f383 	clz	r3, r3
 8002440:	440b      	add	r3, r1
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	2702      	movs	r7, #2
 8002446:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002448:	f7ff f9f0 	bl	800182c <HAL_GetTick>
 800244c:	4680      	mov	r8, r0
 800244e:	fa97 f3a7 	rbit	r3, r7
 8002452:	fa97 f3a7 	rbit	r3, r7
 8002456:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800245a:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800245c:	fa97 f3a7 	rbit	r3, r7
 8002460:	fab3 f383 	clz	r3, r3
 8002464:	f003 031f 	and.w	r3, r3, #31
 8002468:	fa04 f303 	lsl.w	r3, r4, r3
 800246c:	4213      	tst	r3, r2
 800246e:	f43f aebe 	beq.w	80021ee <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002472:	f7ff f9db 	bl	800182c <HAL_GetTick>
 8002476:	eba0 0008 	sub.w	r0, r0, r8
 800247a:	2802      	cmp	r0, #2
 800247c:	d9e7      	bls.n	800244e <HAL_RCC_OscConfig+0x286>
 800247e:	e706      	b.n	800228e <HAL_RCC_OscConfig+0xc6>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002480:	4c1d      	ldr	r4, [pc, #116]	; (80024f8 <HAL_RCC_OscConfig+0x330>)
 8002482:	69e3      	ldr	r3, [r4, #28]
 8002484:	00d9      	lsls	r1, r3, #3
 8002486:	d434      	bmi.n	80024f2 <HAL_RCC_OscConfig+0x32a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002488:	69e3      	ldr	r3, [r4, #28]
 800248a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800248e:	61e3      	str	r3, [r4, #28]
 8002490:	69e3      	ldr	r3, [r4, #28]
 8002492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002496:	9301      	str	r3, [sp, #4]
 8002498:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800249a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800249c:	4f18      	ldr	r7, [pc, #96]	; (8002500 <HAL_RCC_OscConfig+0x338>)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	05da      	lsls	r2, r3, #23
 80024a2:	d52f      	bpl.n	8002504 <HAL_RCC_OscConfig+0x33c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024a4:	68ab      	ldr	r3, [r5, #8]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d13d      	bne.n	8002526 <HAL_RCC_OscConfig+0x35e>
 80024aa:	6a23      	ldr	r3, [r4, #32]
 80024ac:	f043 0301 	orr.w	r3, r3, #1
 80024b0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80024b2:	f7ff f9bb 	bl	800182c <HAL_GetTick>
 80024b6:	2702      	movs	r7, #2
 80024b8:	4682      	mov	sl, r0
 80024ba:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024bc:	f04f 0801 	mov.w	r8, #1
 80024c0:	fa97 f3a7 	rbit	r3, r7
 80024c4:	fa97 f3a7 	rbit	r3, r7
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d06c      	beq.n	80025a6 <HAL_RCC_OscConfig+0x3de>
 80024cc:	6a22      	ldr	r2, [r4, #32]
 80024ce:	fa99 f3a9 	rbit	r3, r9
 80024d2:	fab3 f383 	clz	r3, r3
 80024d6:	f003 031f 	and.w	r3, r3, #31
 80024da:	fa08 f303 	lsl.w	r3, r8, r3
 80024de:	4213      	tst	r3, r2
 80024e0:	d058      	beq.n	8002594 <HAL_RCC_OscConfig+0x3cc>
    if(pwrclkchanged == SET)
 80024e2:	2e00      	cmp	r6, #0
 80024e4:	f43f ae87 	beq.w	80021f6 <HAL_RCC_OscConfig+0x2e>
      __HAL_RCC_PWR_CLK_DISABLE();
 80024e8:	69e3      	ldr	r3, [r4, #28]
 80024ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024ee:	61e3      	str	r3, [r4, #28]
 80024f0:	e681      	b.n	80021f6 <HAL_RCC_OscConfig+0x2e>
    FlagStatus       pwrclkchanged = RESET;
 80024f2:	2600      	movs	r6, #0
 80024f4:	e7d2      	b.n	800249c <HAL_RCC_OscConfig+0x2d4>
 80024f6:	bf00      	nop
 80024f8:	40021000 	.word	0x40021000
 80024fc:	10908120 	.word	0x10908120
 8002500:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800250a:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800250c:	f7ff f98e 	bl	800182c <HAL_GetTick>
 8002510:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	05db      	lsls	r3, r3, #23
 8002516:	d4c5      	bmi.n	80024a4 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002518:	f7ff f988 	bl	800182c <HAL_GetTick>
 800251c:	eba0 0008 	sub.w	r0, r0, r8
 8002520:	2864      	cmp	r0, #100	; 0x64
 8002522:	d9f6      	bls.n	8002512 <HAL_RCC_OscConfig+0x34a>
 8002524:	e6b3      	b.n	800228e <HAL_RCC_OscConfig+0xc6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002526:	bb3b      	cbnz	r3, 8002578 <HAL_RCC_OscConfig+0x3b0>
 8002528:	6a23      	ldr	r3, [r4, #32]
 800252a:	f023 0301 	bic.w	r3, r3, #1
 800252e:	6223      	str	r3, [r4, #32]
 8002530:	6a23      	ldr	r3, [r4, #32]
 8002532:	f023 0304 	bic.w	r3, r3, #4
 8002536:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002538:	f7ff f978 	bl	800182c <HAL_GetTick>
 800253c:	2702      	movs	r7, #2
 800253e:	4682      	mov	sl, r0
 8002540:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002542:	f04f 0801 	mov.w	r8, #1
 8002546:	fa97 f3a7 	rbit	r3, r7
 800254a:	fa97 f3a7 	rbit	r3, r7
 800254e:	b373      	cbz	r3, 80025ae <HAL_RCC_OscConfig+0x3e6>
 8002550:	6a22      	ldr	r2, [r4, #32]
 8002552:	fa99 f3a9 	rbit	r3, r9
 8002556:	fab3 f383 	clz	r3, r3
 800255a:	f003 031f 	and.w	r3, r3, #31
 800255e:	fa08 f303 	lsl.w	r3, r8, r3
 8002562:	4213      	tst	r3, r2
 8002564:	d0bd      	beq.n	80024e2 <HAL_RCC_OscConfig+0x31a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002566:	f7ff f961 	bl	800182c <HAL_GetTick>
 800256a:	f241 3388 	movw	r3, #5000	; 0x1388
 800256e:	eba0 000a 	sub.w	r0, r0, sl
 8002572:	4298      	cmp	r0, r3
 8002574:	d9e7      	bls.n	8002546 <HAL_RCC_OscConfig+0x37e>
 8002576:	e68a      	b.n	800228e <HAL_RCC_OscConfig+0xc6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002578:	2b05      	cmp	r3, #5
 800257a:	6a23      	ldr	r3, [r4, #32]
 800257c:	d103      	bne.n	8002586 <HAL_RCC_OscConfig+0x3be>
 800257e:	f043 0304 	orr.w	r3, r3, #4
 8002582:	6223      	str	r3, [r4, #32]
 8002584:	e791      	b.n	80024aa <HAL_RCC_OscConfig+0x2e2>
 8002586:	f023 0301 	bic.w	r3, r3, #1
 800258a:	6223      	str	r3, [r4, #32]
 800258c:	6a23      	ldr	r3, [r4, #32]
 800258e:	f023 0304 	bic.w	r3, r3, #4
 8002592:	e78d      	b.n	80024b0 <HAL_RCC_OscConfig+0x2e8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002594:	f7ff f94a 	bl	800182c <HAL_GetTick>
 8002598:	f241 3388 	movw	r3, #5000	; 0x1388
 800259c:	eba0 000a 	sub.w	r0, r0, sl
 80025a0:	4298      	cmp	r0, r3
 80025a2:	d98d      	bls.n	80024c0 <HAL_RCC_OscConfig+0x2f8>
 80025a4:	e673      	b.n	800228e <HAL_RCC_OscConfig+0xc6>
 80025a6:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025aa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80025ac:	e78f      	b.n	80024ce <HAL_RCC_OscConfig+0x306>
 80025ae:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025b2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80025b4:	e7cd      	b.n	8002552 <HAL_RCC_OscConfig+0x38a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025b6:	4c44      	ldr	r4, [pc, #272]	; (80026c8 <HAL_RCC_OscConfig+0x500>)
 80025b8:	6863      	ldr	r3, [r4, #4]
 80025ba:	f003 030c 	and.w	r3, r3, #12
 80025be:	2b08      	cmp	r3, #8
 80025c0:	f43f ae06 	beq.w	80021d0 <HAL_RCC_OscConfig+0x8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025c4:	2a02      	cmp	r2, #2
 80025c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025ca:	d158      	bne.n	800267e <HAL_RCC_OscConfig+0x4b6>
 80025cc:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80025d0:	fab3 f383 	clz	r3, r3
 80025d4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80025d8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	2200      	movs	r2, #0
 80025e0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80025e2:	f7ff f923 	bl	800182c <HAL_GetTick>
 80025e6:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 80025ea:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ec:	2601      	movs	r6, #1
 80025ee:	fa97 f3a7 	rbit	r3, r7
 80025f2:	6822      	ldr	r2, [r4, #0]
 80025f4:	fa97 f3a7 	rbit	r3, r7
 80025f8:	fab3 f383 	clz	r3, r3
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	fa06 f303 	lsl.w	r3, r6, r3
 8002604:	4213      	tst	r3, r2
 8002606:	d133      	bne.n	8002670 <HAL_RCC_OscConfig+0x4a8>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002608:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800260a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800260c:	f023 030f 	bic.w	r3, r3, #15
 8002610:	4313      	orrs	r3, r2
 8002612:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002614:	6862      	ldr	r2, [r4, #4]
 8002616:	6a2b      	ldr	r3, [r5, #32]
 8002618:	69e9      	ldr	r1, [r5, #28]
 800261a:	f422 1276 	bic.w	r2, r2, #4030464	; 0x3d8000
 800261e:	430b      	orrs	r3, r1
 8002620:	4313      	orrs	r3, r2
 8002622:	6063      	str	r3, [r4, #4]
 8002624:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002628:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800262c:	fab3 f383 	clz	r3, r3
 8002630:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002634:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 800263e:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8002640:	f7ff f8f4 	bl	800182c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002644:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 8002646:	4607      	mov	r7, r0
 8002648:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800264c:	6822      	ldr	r2, [r4, #0]
 800264e:	fa95 f3a5 	rbit	r3, r5
 8002652:	fab3 f383 	clz	r3, r3
 8002656:	f003 031f 	and.w	r3, r3, #31
 800265a:	fa06 f303 	lsl.w	r3, r6, r3
 800265e:	4213      	tst	r3, r2
 8002660:	f47f adcd 	bne.w	80021fe <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002664:	f7ff f8e2 	bl	800182c <HAL_GetTick>
 8002668:	1bc0      	subs	r0, r0, r7
 800266a:	2802      	cmp	r0, #2
 800266c:	d9ec      	bls.n	8002648 <HAL_RCC_OscConfig+0x480>
 800266e:	e60e      	b.n	800228e <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002670:	f7ff f8dc 	bl	800182c <HAL_GetTick>
 8002674:	eba0 0008 	sub.w	r0, r0, r8
 8002678:	2802      	cmp	r0, #2
 800267a:	d9b8      	bls.n	80025ee <HAL_RCC_OscConfig+0x426>
 800267c:	e607      	b.n	800228e <HAL_RCC_OscConfig+0xc6>
 800267e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002682:	fab3 f383 	clz	r3, r3
 8002686:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800268a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	2200      	movs	r2, #0
 8002692:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002694:	f7ff f8ca 	bl	800182c <HAL_GetTick>
 8002698:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 800269c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800269e:	2601      	movs	r6, #1
 80026a0:	fa95 f3a5 	rbit	r3, r5
 80026a4:	6822      	ldr	r2, [r4, #0]
 80026a6:	fa95 f3a5 	rbit	r3, r5
 80026aa:	fab3 f383 	clz	r3, r3
 80026ae:	f003 031f 	and.w	r3, r3, #31
 80026b2:	fa06 f303 	lsl.w	r3, r6, r3
 80026b6:	4213      	tst	r3, r2
 80026b8:	f43f ada1 	beq.w	80021fe <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026bc:	f7ff f8b6 	bl	800182c <HAL_GetTick>
 80026c0:	1bc0      	subs	r0, r0, r7
 80026c2:	2802      	cmp	r0, #2
 80026c4:	d9ec      	bls.n	80026a0 <HAL_RCC_OscConfig+0x4d8>
 80026c6:	e5e2      	b.n	800228e <HAL_RCC_OscConfig+0xc6>
 80026c8:	40021000 	.word	0x40021000

080026cc <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80026cc:	4911      	ldr	r1, [pc, #68]	; (8002714 <HAL_RCC_GetSysClockFreq+0x48>)
 80026ce:	684b      	ldr	r3, [r1, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026d0:	f003 020c 	and.w	r2, r3, #12
 80026d4:	2a08      	cmp	r2, #8
 80026d6:	d11a      	bne.n	800270e <HAL_RCC_GetSysClockFreq+0x42>
 80026d8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80026dc:	fa92 f2a2 	rbit	r2, r2
 80026e0:	200f      	movs	r0, #15
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80026e2:	fab2 f282 	clz	r2, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80026e6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80026e8:	fa90 f0a0 	rbit	r0, r0
 80026ec:	fab0 f080 	clz	r0, r0
 80026f0:	f001 010f 	and.w	r1, r1, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80026f4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80026f8:	40d3      	lsrs	r3, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80026fa:	40c1      	lsrs	r1, r0
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80026fc:	4a06      	ldr	r2, [pc, #24]	; (8002718 <HAL_RCC_GetSysClockFreq+0x4c>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80026fe:	4807      	ldr	r0, [pc, #28]	; (800271c <HAL_RCC_GetSysClockFreq+0x50>)
 8002700:	5c41      	ldrb	r1, [r0, r1]
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8002702:	4807      	ldr	r0, [pc, #28]	; (8002720 <HAL_RCC_GetSysClockFreq+0x54>)
 8002704:	fbb0 f1f1 	udiv	r1, r0, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002708:	5cd0      	ldrb	r0, [r2, r3]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 800270a:	4348      	muls	r0, r1
 800270c:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800270e:	4804      	ldr	r0, [pc, #16]	; (8002720 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	40021000 	.word	0x40021000
 8002718:	08003924 	.word	0x08003924
 800271c:	08003934 	.word	0x08003934
 8002720:	007a1200 	.word	0x007a1200

08002724 <HAL_RCC_ClockConfig>:
{
 8002724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002728:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800272a:	4604      	mov	r4, r0
 800272c:	b910      	cbnz	r0, 8002734 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800272e:	2001      	movs	r0, #1
 8002730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002734:	4a4c      	ldr	r2, [pc, #304]	; (8002868 <HAL_RCC_ClockConfig+0x144>)
 8002736:	6813      	ldr	r3, [r2, #0]
 8002738:	f003 0307 	and.w	r3, r3, #7
 800273c:	428b      	cmp	r3, r1
 800273e:	d32e      	bcc.n	800279e <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002740:	6822      	ldr	r2, [r4, #0]
 8002742:	0791      	lsls	r1, r2, #30
 8002744:	d436      	bmi.n	80027b4 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002746:	07d2      	lsls	r2, r2, #31
 8002748:	d43c      	bmi.n	80027c4 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800274a:	4a47      	ldr	r2, [pc, #284]	; (8002868 <HAL_RCC_ClockConfig+0x144>)
 800274c:	6813      	ldr	r3, [r2, #0]
 800274e:	f003 0307 	and.w	r3, r3, #7
 8002752:	429d      	cmp	r5, r3
 8002754:	d375      	bcc.n	8002842 <HAL_RCC_ClockConfig+0x11e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002756:	6822      	ldr	r2, [r4, #0]
 8002758:	4d44      	ldr	r5, [pc, #272]	; (800286c <HAL_RCC_ClockConfig+0x148>)
 800275a:	f012 0f04 	tst.w	r2, #4
 800275e:	d17c      	bne.n	800285a <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002760:	0713      	lsls	r3, r2, #28
 8002762:	d506      	bpl.n	8002772 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002764:	686b      	ldr	r3, [r5, #4]
 8002766:	6922      	ldr	r2, [r4, #16]
 8002768:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800276c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002770:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002772:	f7ff ffab 	bl	80026cc <HAL_RCC_GetSysClockFreq>
 8002776:	686b      	ldr	r3, [r5, #4]
 8002778:	22f0      	movs	r2, #240	; 0xf0
 800277a:	fa92 f2a2 	rbit	r2, r2
 800277e:	fab2 f282 	clz	r2, r2
 8002782:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002786:	40d3      	lsrs	r3, r2
 8002788:	4a39      	ldr	r2, [pc, #228]	; (8002870 <HAL_RCC_ClockConfig+0x14c>)
 800278a:	5cd3      	ldrb	r3, [r2, r3]
 800278c:	40d8      	lsrs	r0, r3
 800278e:	4b39      	ldr	r3, [pc, #228]	; (8002874 <HAL_RCC_ClockConfig+0x150>)
 8002790:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002792:	2000      	movs	r0, #0
 8002794:	f7ff f808 	bl	80017a8 <HAL_InitTick>
  return HAL_OK;
 8002798:	2000      	movs	r0, #0
 800279a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800279e:	6813      	ldr	r3, [r2, #0]
 80027a0:	f023 0307 	bic.w	r3, r3, #7
 80027a4:	430b      	orrs	r3, r1
 80027a6:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a8:	6813      	ldr	r3, [r2, #0]
 80027aa:	f003 0307 	and.w	r3, r3, #7
 80027ae:	4299      	cmp	r1, r3
 80027b0:	d1bd      	bne.n	800272e <HAL_RCC_ClockConfig+0xa>
 80027b2:	e7c5      	b.n	8002740 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027b4:	492d      	ldr	r1, [pc, #180]	; (800286c <HAL_RCC_ClockConfig+0x148>)
 80027b6:	68a0      	ldr	r0, [r4, #8]
 80027b8:	684b      	ldr	r3, [r1, #4]
 80027ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027be:	4303      	orrs	r3, r0
 80027c0:	604b      	str	r3, [r1, #4]
 80027c2:	e7c0      	b.n	8002746 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027c4:	6862      	ldr	r2, [r4, #4]
 80027c6:	4e29      	ldr	r6, [pc, #164]	; (800286c <HAL_RCC_ClockConfig+0x148>)
 80027c8:	2a01      	cmp	r2, #1
 80027ca:	d127      	bne.n	800281c <HAL_RCC_ClockConfig+0xf8>
 80027cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027d0:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027d4:	6831      	ldr	r1, [r6, #0]
 80027d6:	fa93 f3a3 	rbit	r3, r3
 80027da:	fab3 f383 	clz	r3, r3
 80027de:	f003 031f 	and.w	r3, r3, #31
 80027e2:	fa02 f303 	lsl.w	r3, r2, r3
 80027e6:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027e8:	d0a1      	beq.n	800272e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027ea:	6873      	ldr	r3, [r6, #4]
 80027ec:	f023 0303 	bic.w	r3, r3, #3
 80027f0:	431a      	orrs	r2, r3
 80027f2:	6072      	str	r2, [r6, #4]
    tickstart = HAL_GetTick();
 80027f4:	f7ff f81a 	bl	800182c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027f8:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80027fc:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027fe:	6873      	ldr	r3, [r6, #4]
 8002800:	6862      	ldr	r2, [r4, #4]
 8002802:	f003 030c 	and.w	r3, r3, #12
 8002806:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800280a:	d09e      	beq.n	800274a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800280c:	f7ff f80e 	bl	800182c <HAL_GetTick>
 8002810:	1bc0      	subs	r0, r0, r7
 8002812:	4540      	cmp	r0, r8
 8002814:	d9f3      	bls.n	80027fe <HAL_RCC_ClockConfig+0xda>
        return HAL_TIMEOUT;
 8002816:	2003      	movs	r0, #3
}
 8002818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800281c:	2a02      	cmp	r2, #2
 800281e:	bf0c      	ite	eq
 8002820:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8002824:	2302      	movne	r3, #2
 8002826:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800282a:	6830      	ldr	r0, [r6, #0]
 800282c:	fa93 f3a3 	rbit	r3, r3
 8002830:	fab3 f383 	clz	r3, r3
 8002834:	f003 031f 	and.w	r3, r3, #31
 8002838:	2101      	movs	r1, #1
 800283a:	fa01 f303 	lsl.w	r3, r1, r3
 800283e:	4203      	tst	r3, r0
 8002840:	e7d2      	b.n	80027e8 <HAL_RCC_ClockConfig+0xc4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002842:	6813      	ldr	r3, [r2, #0]
 8002844:	f023 0307 	bic.w	r3, r3, #7
 8002848:	432b      	orrs	r3, r5
 800284a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800284c:	6813      	ldr	r3, [r2, #0]
 800284e:	f003 0307 	and.w	r3, r3, #7
 8002852:	429d      	cmp	r5, r3
 8002854:	f47f af6b 	bne.w	800272e <HAL_RCC_ClockConfig+0xa>
 8002858:	e77d      	b.n	8002756 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800285a:	686b      	ldr	r3, [r5, #4]
 800285c:	68e1      	ldr	r1, [r4, #12]
 800285e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002862:	430b      	orrs	r3, r1
 8002864:	606b      	str	r3, [r5, #4]
 8002866:	e77b      	b.n	8002760 <HAL_RCC_ClockConfig+0x3c>
 8002868:	40022000 	.word	0x40022000
 800286c:	40021000 	.word	0x40021000
 8002870:	0800390c 	.word	0x0800390c
 8002874:	20000010 	.word	0x20000010

08002878 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002878:	4b01      	ldr	r3, [pc, #4]	; (8002880 <HAL_RCC_GetHCLKFreq+0x8>)
 800287a:	6818      	ldr	r0, [r3, #0]
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	20000010 	.word	0x20000010

08002884 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002884:	4b08      	ldr	r3, [pc, #32]	; (80028a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002886:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	fa92 f2a2 	rbit	r2, r2
 8002890:	fab2 f282 	clz	r2, r2
 8002894:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002898:	40d3      	lsrs	r3, r2
 800289a:	4a04      	ldr	r2, [pc, #16]	; (80028ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800289c:	5cd3      	ldrb	r3, [r2, r3]
 800289e:	4a04      	ldr	r2, [pc, #16]	; (80028b0 <HAL_RCC_GetPCLK1Freq+0x2c>)
 80028a0:	6810      	ldr	r0, [r2, #0]
}    
 80028a2:	40d8      	lsrs	r0, r3
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	40021000 	.word	0x40021000
 80028ac:	0800391c 	.word	0x0800391c
 80028b0:	20000010 	.word	0x20000010

080028b4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80028b4:	4b08      	ldr	r3, [pc, #32]	; (80028d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028b6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	fa92 f2a2 	rbit	r2, r2
 80028c0:	fab2 f282 	clz	r2, r2
 80028c4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80028c8:	40d3      	lsrs	r3, r2
 80028ca:	4a04      	ldr	r2, [pc, #16]	; (80028dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80028cc:	5cd3      	ldrb	r3, [r2, r3]
 80028ce:	4a04      	ldr	r2, [pc, #16]	; (80028e0 <HAL_RCC_GetPCLK2Freq+0x2c>)
 80028d0:	6810      	ldr	r0, [r2, #0]
} 
 80028d2:	40d8      	lsrs	r0, r3
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	40021000 	.word	0x40021000
 80028dc:	0800391c 	.word	0x0800391c
 80028e0:	20000010 	.word	0x20000010

080028e4 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028e4:	6803      	ldr	r3, [r0, #0]
{
 80028e6:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028ea:	03df      	lsls	r7, r3, #15
{
 80028ec:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028ee:	d523      	bpl.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x54>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028f0:	4d9b      	ldr	r5, [pc, #620]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80028f2:	69eb      	ldr	r3, [r5, #28]
 80028f4:	00de      	lsls	r6, r3, #3
 80028f6:	f100 80d7 	bmi.w	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028fa:	69eb      	ldr	r3, [r5, #28]
 80028fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002900:	61eb      	str	r3, [r5, #28]
 8002902:	69eb      	ldr	r3, [r5, #28]
 8002904:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002908:	9301      	str	r3, [sp, #4]
 800290a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800290c:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800290e:	4f95      	ldr	r7, [pc, #596]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	05d8      	lsls	r0, r3, #23
 8002914:	f140 80ca 	bpl.w	8002aac <HAL_RCCEx_PeriphCLKConfig+0x1c8>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002918:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800291a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800291e:	f040 80da 	bne.w	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002922:	6a2b      	ldr	r3, [r5, #32]
 8002924:	6862      	ldr	r2, [r4, #4]
 8002926:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800292a:	4313      	orrs	r3, r2
 800292c:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800292e:	b11e      	cbz	r6, 8002938 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002930:	69eb      	ldr	r3, [r5, #28]
 8002932:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002936:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002938:	6820      	ldr	r0, [r4, #0]
 800293a:	07c3      	lsls	r3, r0, #31
 800293c:	d506      	bpl.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800293e:	4a88      	ldr	r2, [pc, #544]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002940:	68a1      	ldr	r1, [r4, #8]
 8002942:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002944:	f023 0303 	bic.w	r3, r3, #3
 8002948:	430b      	orrs	r3, r1
 800294a:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800294c:	0787      	lsls	r7, r0, #30
 800294e:	d506      	bpl.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x7a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002950:	4a83      	ldr	r2, [pc, #524]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002952:	68e1      	ldr	r1, [r4, #12]
 8002954:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002956:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800295a:	430b      	orrs	r3, r1
 800295c:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800295e:	0746      	lsls	r6, r0, #29
 8002960:	d506      	bpl.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002962:	4a7f      	ldr	r2, [pc, #508]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002964:	6921      	ldr	r1, [r4, #16]
 8002966:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002968:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 800296c:	430b      	orrs	r3, r1
 800296e:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002970:	0685      	lsls	r5, r0, #26
 8002972:	d506      	bpl.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002974:	4a7a      	ldr	r2, [pc, #488]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002976:	69e1      	ldr	r1, [r4, #28]
 8002978:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800297a:	f023 0310 	bic.w	r3, r3, #16
 800297e:	430b      	orrs	r3, r1
 8002980:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002982:	0381      	lsls	r1, r0, #14
 8002984:	d506      	bpl.n	8002994 <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002986:	4a76      	ldr	r2, [pc, #472]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002988:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800298a:	6853      	ldr	r3, [r2, #4]
 800298c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002990:	430b      	orrs	r3, r1
 8002992:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002994:	0642      	lsls	r2, r0, #25
 8002996:	d506      	bpl.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002998:	4a71      	ldr	r2, [pc, #452]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800299a:	6a21      	ldr	r1, [r4, #32]
 800299c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800299e:	f023 0320 	bic.w	r3, r3, #32
 80029a2:	430b      	orrs	r3, r1
 80029a4:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80029a6:	0343      	lsls	r3, r0, #13
 80029a8:	d506      	bpl.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80029aa:	4a6d      	ldr	r2, [pc, #436]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80029ac:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80029ae:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029b4:	430b      	orrs	r3, r1
 80029b6:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80029b8:	0707      	lsls	r7, r0, #28
 80029ba:	d506      	bpl.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80029bc:	4a68      	ldr	r2, [pc, #416]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80029be:	6961      	ldr	r1, [r4, #20]
 80029c0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029c2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80029c6:	430b      	orrs	r3, r1
 80029c8:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029ca:	06c6      	lsls	r6, r0, #27
 80029cc:	d506      	bpl.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029ce:	4a64      	ldr	r2, [pc, #400]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80029d0:	69a1      	ldr	r1, [r4, #24]
 80029d2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029d4:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80029d8:	430b      	orrs	r3, r1
 80029da:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80029dc:	0585      	lsls	r5, r0, #22
 80029de:	d506      	bpl.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80029e0:	4a5f      	ldr	r2, [pc, #380]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80029e2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80029e4:	6853      	ldr	r3, [r2, #4]
 80029e6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80029ea:	430b      	orrs	r3, r1
 80029ec:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80029ee:	0601      	lsls	r1, r0, #24
 80029f0:	d506      	bpl.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80029f2:	4a5b      	ldr	r2, [pc, #364]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80029f4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80029f6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80029f8:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80029fc:	430b      	orrs	r3, r1
 80029fe:	62d3      	str	r3, [r2, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002a00:	05c2      	lsls	r2, r0, #23
 8002a02:	d506      	bpl.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002a04:	4a56      	ldr	r2, [pc, #344]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002a06:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002a08:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002a0a:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8002a0e:	430b      	orrs	r3, r1
 8002a10:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002a12:	04c3      	lsls	r3, r0, #19
 8002a14:	d506      	bpl.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002a16:	4a52      	ldr	r2, [pc, #328]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002a18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a1a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a20:	430b      	orrs	r3, r1
 8002a22:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002a24:	0487      	lsls	r7, r0, #18
 8002a26:	d506      	bpl.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002a28:	4a4d      	ldr	r2, [pc, #308]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002a2a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002a2c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a2e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002a32:	430b      	orrs	r3, r1
 8002a34:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002a36:	02c6      	lsls	r6, r0, #11
 8002a38:	d506      	bpl.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x164>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002a3a:	4a49      	ldr	r2, [pc, #292]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002a3c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002a3e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a40:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a44:	430b      	orrs	r3, r1
 8002a46:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002a48:	0285      	lsls	r5, r0, #10
 8002a4a:	d506      	bpl.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002a4c:	4a44      	ldr	r2, [pc, #272]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002a4e:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002a50:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a52:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002a56:	430b      	orrs	r3, r1
 8002a58:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002a5a:	0241      	lsls	r1, r0, #9
 8002a5c:	d506      	bpl.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002a5e:	4a40      	ldr	r2, [pc, #256]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002a60:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002a62:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002a68:	430b      	orrs	r3, r1
 8002a6a:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002a6c:	0202      	lsls	r2, r0, #8
 8002a6e:	d506      	bpl.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002a70:	4a3b      	ldr	r2, [pc, #236]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002a72:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002a74:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002a7a:	430b      	orrs	r3, r1
 8002a7c:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002a7e:	01c3      	lsls	r3, r0, #7
 8002a80:	d506      	bpl.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002a82:	4a37      	ldr	r2, [pc, #220]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002a84:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8002a86:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002a8c:	430b      	orrs	r3, r1
 8002a8e:	6313      	str	r3, [r2, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002a90:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8002a94:	d01c      	beq.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002a96:	4a32      	ldr	r2, [pc, #200]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002a98:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002a9a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a9c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002aa0:	430b      	orrs	r3, r1
 8002aa2:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002aa4:	2000      	movs	r0, #0
 8002aa6:	e013      	b.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    FlagStatus       pwrclkchanged = RESET;
 8002aa8:	2600      	movs	r6, #0
 8002aaa:	e730      	b.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ab2:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002ab4:	f7fe feba 	bl	800182c <HAL_GetTick>
 8002ab8:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	05d9      	lsls	r1, r3, #23
 8002abe:	f53f af2b 	bmi.w	8002918 <HAL_RCCEx_PeriphCLKConfig+0x34>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ac2:	f7fe feb3 	bl	800182c <HAL_GetTick>
 8002ac6:	eba0 0008 	sub.w	r0, r0, r8
 8002aca:	2864      	cmp	r0, #100	; 0x64
 8002acc:	d9f5      	bls.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
          return HAL_TIMEOUT;
 8002ace:	2003      	movs	r0, #3
}
 8002ad0:	b002      	add	sp, #8
 8002ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ad6:	6862      	ldr	r2, [r4, #4]
 8002ad8:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002adc:	4293      	cmp	r3, r2
 8002ade:	f43f af20 	beq.w	8002922 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ae2:	6a29      	ldr	r1, [r5, #32]
 8002ae4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ae8:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8002aec:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8002af0:	f8df e074 	ldr.w	lr, [pc, #116]	; 8002b68 <HAL_RCCEx_PeriphCLKConfig+0x284>
 8002af4:	fab2 f282 	clz	r2, r2
 8002af8:	4472      	add	r2, lr
 8002afa:	0092      	lsls	r2, r2, #2
 8002afc:	2701      	movs	r7, #1
 8002afe:	6017      	str	r7, [r2, #0]
 8002b00:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b04:	fab3 f383 	clz	r3, r3
 8002b08:	4473      	add	r3, lr
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b10:	07ca      	lsls	r2, r1, #31
      RCC->BDCR = temp_reg;
 8002b12:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b14:	f57f af05 	bpl.w	8002922 <HAL_RCCEx_PeriphCLKConfig+0x3e>
        tickstart = HAL_GetTick();
 8002b18:	f7fe fe88 	bl	800182c <HAL_GetTick>
 8002b1c:	f04f 0802 	mov.w	r8, #2
 8002b20:	4682      	mov	sl, r0
 8002b22:	46c1      	mov	r9, r8
 8002b24:	fa98 f3a8 	rbit	r3, r8
 8002b28:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b2c:	b1a3      	cbz	r3, 8002b58 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8002b2e:	6a2a      	ldr	r2, [r5, #32]
 8002b30:	fa99 f3a9 	rbit	r3, r9
 8002b34:	fab3 f383 	clz	r3, r3
 8002b38:	f003 031f 	and.w	r3, r3, #31
 8002b3c:	fa07 f303 	lsl.w	r3, r7, r3
 8002b40:	4213      	tst	r3, r2
 8002b42:	f47f aeee 	bne.w	8002922 <HAL_RCCEx_PeriphCLKConfig+0x3e>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b46:	f7fe fe71 	bl	800182c <HAL_GetTick>
 8002b4a:	f241 3388 	movw	r3, #5000	; 0x1388
 8002b4e:	eba0 000a 	sub.w	r0, r0, sl
 8002b52:	4298      	cmp	r0, r3
 8002b54:	d9e6      	bls.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8002b56:	e7ba      	b.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8002b58:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b5c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002b5e:	e7e7      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x24c>
 8002b60:	40021000 	.word	0x40021000
 8002b64:	40007000 	.word	0x40007000
 8002b68:	10908100 	.word	0x10908100

08002b6c <HAL_TIM_Base_Start>:
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002b6c:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002b6e:	2302      	movs	r3, #2
 8002b70:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 8002b74:	6813      	ldr	r3, [r2, #0]
 8002b76:	f043 0301 	orr.w	r3, r3, #1
 8002b7a:	6013      	str	r3, [r2, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  
  /* Return function status */
  return HAL_OK;
}
 8002b82:	2000      	movs	r0, #0
 8002b84:	4770      	bx	lr

08002b86 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b86:	6803      	ldr	r3, [r0, #0]
 8002b88:	68da      	ldr	r2, [r3, #12]
 8002b8a:	f042 0201 	orr.w	r2, r2, #1
 8002b8e:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	f042 0201 	orr.w	r2, r2, #1
 8002b96:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8002b98:	2000      	movs	r0, #0
 8002b9a:	4770      	bx	lr

08002b9c <HAL_TIM_PWM_MspInit>:
 8002b9c:	4770      	bx	lr

08002b9e <HAL_TIM_OC_DelayElapsedCallback>:
 8002b9e:	4770      	bx	lr

08002ba0 <HAL_TIM_IC_CaptureCallback>:
 8002ba0:	4770      	bx	lr

08002ba2 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002ba2:	4770      	bx	lr

08002ba4 <HAL_TIM_TriggerCallback>:
 8002ba4:	4770      	bx	lr

08002ba6 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ba6:	6803      	ldr	r3, [r0, #0]
 8002ba8:	691a      	ldr	r2, [r3, #16]
 8002baa:	0791      	lsls	r1, r2, #30
{
 8002bac:	b510      	push	{r4, lr}
 8002bae:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002bb0:	d50f      	bpl.n	8002bd2 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002bb2:	68da      	ldr	r2, [r3, #12]
 8002bb4:	0792      	lsls	r2, r2, #30
 8002bb6:	d50c      	bpl.n	8002bd2 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002bb8:	f06f 0202 	mvn.w	r2, #2
 8002bbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bbe:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bc0:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bc2:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bc4:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bc6:	f000 8085 	beq.w	8002cd4 <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002bca:	f7ff ffe9 	bl	8002ba0 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002bd2:	6823      	ldr	r3, [r4, #0]
 8002bd4:	691a      	ldr	r2, [r3, #16]
 8002bd6:	0752      	lsls	r2, r2, #29
 8002bd8:	d510      	bpl.n	8002bfc <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002bda:	68da      	ldr	r2, [r3, #12]
 8002bdc:	0750      	lsls	r0, r2, #29
 8002bde:	d50d      	bpl.n	8002bfc <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002be0:	f06f 0204 	mvn.w	r2, #4
 8002be4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002be6:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002be8:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002bea:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002bee:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002bf0:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002bf2:	d075      	beq.n	8002ce0 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002bf4:	f7ff ffd4 	bl	8002ba0 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002bfc:	6823      	ldr	r3, [r4, #0]
 8002bfe:	691a      	ldr	r2, [r3, #16]
 8002c00:	0711      	lsls	r1, r2, #28
 8002c02:	d50f      	bpl.n	8002c24 <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002c04:	68da      	ldr	r2, [r3, #12]
 8002c06:	0712      	lsls	r2, r2, #28
 8002c08:	d50c      	bpl.n	8002c24 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002c0a:	f06f 0208 	mvn.w	r2, #8
 8002c0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c10:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c12:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c14:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c16:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002c18:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c1a:	d067      	beq.n	8002cec <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c1c:	f7ff ffc0 	bl	8002ba0 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c20:	2300      	movs	r3, #0
 8002c22:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c24:	6823      	ldr	r3, [r4, #0]
 8002c26:	691a      	ldr	r2, [r3, #16]
 8002c28:	06d0      	lsls	r0, r2, #27
 8002c2a:	d510      	bpl.n	8002c4e <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002c2c:	68da      	ldr	r2, [r3, #12]
 8002c2e:	06d1      	lsls	r1, r2, #27
 8002c30:	d50d      	bpl.n	8002c4e <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002c32:	f06f 0210 	mvn.w	r2, #16
 8002c36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c38:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c3a:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c3c:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c40:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002c42:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c44:	d058      	beq.n	8002cf8 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8002c46:	f7ff ffab 	bl	8002ba0 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c4e:	6823      	ldr	r3, [r4, #0]
 8002c50:	691a      	ldr	r2, [r3, #16]
 8002c52:	07d2      	lsls	r2, r2, #31
 8002c54:	d508      	bpl.n	8002c68 <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002c56:	68da      	ldr	r2, [r3, #12]
 8002c58:	07d0      	lsls	r0, r2, #31
 8002c5a:	d505      	bpl.n	8002c68 <HAL_TIM_IRQHandler+0xc2>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002c5c:	f06f 0201 	mvn.w	r2, #1
 8002c60:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c62:	4620      	mov	r0, r4
 8002c64:	f7fe f860 	bl	8000d28 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c68:	6823      	ldr	r3, [r4, #0]
 8002c6a:	691a      	ldr	r2, [r3, #16]
 8002c6c:	0611      	lsls	r1, r2, #24
 8002c6e:	d508      	bpl.n	8002c82 <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002c70:	68da      	ldr	r2, [r3, #12]
 8002c72:	0612      	lsls	r2, r2, #24
 8002c74:	d505      	bpl.n	8002c82 <HAL_TIM_IRQHandler+0xdc>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002c76:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c7a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002c7c:	4620      	mov	r0, r4
 8002c7e:	f000 fc20 	bl	80034c2 <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002c82:	6823      	ldr	r3, [r4, #0]
 8002c84:	691a      	ldr	r2, [r3, #16]
 8002c86:	05d0      	lsls	r0, r2, #23
 8002c88:	d508      	bpl.n	8002c9c <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002c8a:	68da      	ldr	r2, [r3, #12]
 8002c8c:	0611      	lsls	r1, r2, #24
 8002c8e:	d505      	bpl.n	8002c9c <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002c90:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002c94:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002c96:	4620      	mov	r0, r4
 8002c98:	f000 fc14 	bl	80034c4 <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002c9c:	6823      	ldr	r3, [r4, #0]
 8002c9e:	691a      	ldr	r2, [r3, #16]
 8002ca0:	0652      	lsls	r2, r2, #25
 8002ca2:	d508      	bpl.n	8002cb6 <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002ca4:	68da      	ldr	r2, [r3, #12]
 8002ca6:	0650      	lsls	r0, r2, #25
 8002ca8:	d505      	bpl.n	8002cb6 <HAL_TIM_IRQHandler+0x110>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002caa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002cae:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002cb0:	4620      	mov	r0, r4
 8002cb2:	f7ff ff77 	bl	8002ba4 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002cb6:	6823      	ldr	r3, [r4, #0]
 8002cb8:	691a      	ldr	r2, [r3, #16]
 8002cba:	0691      	lsls	r1, r2, #26
 8002cbc:	d522      	bpl.n	8002d04 <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002cbe:	68da      	ldr	r2, [r3, #12]
 8002cc0:	0692      	lsls	r2, r2, #26
 8002cc2:	d51f      	bpl.n	8002d04 <HAL_TIM_IRQHandler+0x15e>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002cc4:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002cc8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002cca:	611a      	str	r2, [r3, #16]
    }
  }
}
 8002ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8002cd0:	f000 bbf6 	b.w	80034c0 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cd4:	f7ff ff63 	bl	8002b9e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cd8:	4620      	mov	r0, r4
 8002cda:	f7ff ff62 	bl	8002ba2 <HAL_TIM_PWM_PulseFinishedCallback>
 8002cde:	e776      	b.n	8002bce <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ce0:	f7ff ff5d 	bl	8002b9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ce4:	4620      	mov	r0, r4
 8002ce6:	f7ff ff5c 	bl	8002ba2 <HAL_TIM_PWM_PulseFinishedCallback>
 8002cea:	e785      	b.n	8002bf8 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cec:	f7ff ff57 	bl	8002b9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002cf0:	4620      	mov	r0, r4
 8002cf2:	f7ff ff56 	bl	8002ba2 <HAL_TIM_PWM_PulseFinishedCallback>
 8002cf6:	e793      	b.n	8002c20 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cf8:	f7ff ff51 	bl	8002b9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cfc:	4620      	mov	r0, r4
 8002cfe:	f7ff ff50 	bl	8002ba2 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d02:	e7a2      	b.n	8002c4a <HAL_TIM_IRQHandler+0xa4>
 8002d04:	bd10      	pop	{r4, pc}
	...

08002d08 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d08:	4a32      	ldr	r2, [pc, #200]	; (8002dd4 <TIM_Base_SetConfig+0xcc>)
  tmpcr1 = TIMx->CR1;
 8002d0a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d0c:	4290      	cmp	r0, r2
 8002d0e:	d012      	beq.n	8002d36 <TIM_Base_SetConfig+0x2e>
 8002d10:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002d14:	d00f      	beq.n	8002d36 <TIM_Base_SetConfig+0x2e>
 8002d16:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002d1a:	4290      	cmp	r0, r2
 8002d1c:	d00b      	beq.n	8002d36 <TIM_Base_SetConfig+0x2e>
 8002d1e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d22:	4290      	cmp	r0, r2
 8002d24:	d007      	beq.n	8002d36 <TIM_Base_SetConfig+0x2e>
 8002d26:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8002d2a:	4290      	cmp	r0, r2
 8002d2c:	d003      	beq.n	8002d36 <TIM_Base_SetConfig+0x2e>
 8002d2e:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8002d32:	4290      	cmp	r0, r2
 8002d34:	d115      	bne.n	8002d62 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002d36:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002d3c:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d3e:	4a25      	ldr	r2, [pc, #148]	; (8002dd4 <TIM_Base_SetConfig+0xcc>)
 8002d40:	4290      	cmp	r0, r2
 8002d42:	d01d      	beq.n	8002d80 <TIM_Base_SetConfig+0x78>
 8002d44:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002d48:	d01a      	beq.n	8002d80 <TIM_Base_SetConfig+0x78>
 8002d4a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002d4e:	4290      	cmp	r0, r2
 8002d50:	d016      	beq.n	8002d80 <TIM_Base_SetConfig+0x78>
 8002d52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d56:	4290      	cmp	r0, r2
 8002d58:	d012      	beq.n	8002d80 <TIM_Base_SetConfig+0x78>
 8002d5a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8002d5e:	4290      	cmp	r0, r2
 8002d60:	d00e      	beq.n	8002d80 <TIM_Base_SetConfig+0x78>
 8002d62:	4a1d      	ldr	r2, [pc, #116]	; (8002dd8 <TIM_Base_SetConfig+0xd0>)
 8002d64:	4290      	cmp	r0, r2
 8002d66:	d00b      	beq.n	8002d80 <TIM_Base_SetConfig+0x78>
 8002d68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d6c:	4290      	cmp	r0, r2
 8002d6e:	d007      	beq.n	8002d80 <TIM_Base_SetConfig+0x78>
 8002d70:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002d74:	4290      	cmp	r0, r2
 8002d76:	d003      	beq.n	8002d80 <TIM_Base_SetConfig+0x78>
 8002d78:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002d7c:	4290      	cmp	r0, r2
 8002d7e:	d103      	bne.n	8002d88 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d80:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d86:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d88:	694a      	ldr	r2, [r1, #20]
 8002d8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d8e:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002d90:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d92:	688b      	ldr	r3, [r1, #8]
 8002d94:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002d96:	680b      	ldr	r3, [r1, #0]
 8002d98:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002d9a:	4b0e      	ldr	r3, [pc, #56]	; (8002dd4 <TIM_Base_SetConfig+0xcc>)
 8002d9c:	4298      	cmp	r0, r3
 8002d9e:	d013      	beq.n	8002dc8 <TIM_Base_SetConfig+0xc0>
 8002da0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002da4:	4298      	cmp	r0, r3
 8002da6:	d00f      	beq.n	8002dc8 <TIM_Base_SetConfig+0xc0>
 8002da8:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8002dac:	4298      	cmp	r0, r3
 8002dae:	d00b      	beq.n	8002dc8 <TIM_Base_SetConfig+0xc0>
 8002db0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002db4:	4298      	cmp	r0, r3
 8002db6:	d007      	beq.n	8002dc8 <TIM_Base_SetConfig+0xc0>
 8002db8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002dbc:	4298      	cmp	r0, r3
 8002dbe:	d003      	beq.n	8002dc8 <TIM_Base_SetConfig+0xc0>
 8002dc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002dc4:	4298      	cmp	r0, r3
 8002dc6:	d101      	bne.n	8002dcc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002dc8:	690b      	ldr	r3, [r1, #16]
 8002dca:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	6143      	str	r3, [r0, #20]
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	40012c00 	.word	0x40012c00
 8002dd8:	40014000 	.word	0x40014000

08002ddc <HAL_TIM_Base_Init>:
{ 
 8002ddc:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002dde:	4604      	mov	r4, r0
 8002de0:	b1a0      	cbz	r0, 8002e0c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002de2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002de6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002dea:	b91b      	cbnz	r3, 8002df4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002dec:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002df0:	f7fe fbca 	bl	8001588 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002df4:	2302      	movs	r3, #2
 8002df6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002dfa:	6820      	ldr	r0, [r4, #0]
 8002dfc:	1d21      	adds	r1, r4, #4
 8002dfe:	f7ff ff83 	bl	8002d08 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002e02:	2301      	movs	r3, #1
 8002e04:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002e08:	2000      	movs	r0, #0
 8002e0a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002e0c:	2001      	movs	r0, #1
}
 8002e0e:	bd10      	pop	{r4, pc}

08002e10 <HAL_TIM_PWM_Init>:
{
 8002e10:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002e12:	4604      	mov	r4, r0
 8002e14:	b1a0      	cbz	r0, 8002e40 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002e16:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002e1a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002e1e:	b91b      	cbnz	r3, 8002e28 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002e20:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002e24:	f7ff feba 	bl	8002b9c <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002e28:	2302      	movs	r3, #2
 8002e2a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002e2e:	6820      	ldr	r0, [r4, #0]
 8002e30:	1d21      	adds	r1, r4, #4
 8002e32:	f7ff ff69 	bl	8002d08 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002e36:	2301      	movs	r3, #1
 8002e38:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002e3c:	2000      	movs	r0, #0
 8002e3e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002e40:	2001      	movs	r0, #1
}
 8002e42:	bd10      	pop	{r4, pc}

08002e44 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e44:	6a03      	ldr	r3, [r0, #32]
 8002e46:	f023 0301 	bic.w	r3, r3, #1
 8002e4a:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e4c:	6a03      	ldr	r3, [r0, #32]
{
 8002e4e:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002e50:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e52:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e54:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002e56:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002e5a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002e5e:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002e60:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8002e62:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8002e66:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002e68:	4d1f      	ldr	r5, [pc, #124]	; (8002ee8 <TIM_OC1_SetConfig+0xa4>)
 8002e6a:	42a8      	cmp	r0, r5
 8002e6c:	d013      	beq.n	8002e96 <TIM_OC1_SetConfig+0x52>
 8002e6e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002e72:	42a8      	cmp	r0, r5
 8002e74:	d00f      	beq.n	8002e96 <TIM_OC1_SetConfig+0x52>
 8002e76:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002e7a:	42a8      	cmp	r0, r5
 8002e7c:	d00b      	beq.n	8002e96 <TIM_OC1_SetConfig+0x52>
 8002e7e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002e82:	42a8      	cmp	r0, r5
 8002e84:	d007      	beq.n	8002e96 <TIM_OC1_SetConfig+0x52>
 8002e86:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002e8a:	42a8      	cmp	r0, r5
 8002e8c:	d003      	beq.n	8002e96 <TIM_OC1_SetConfig+0x52>
 8002e8e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002e92:	42a8      	cmp	r0, r5
 8002e94:	d122      	bne.n	8002edc <TIM_OC1_SetConfig+0x98>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002e96:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002e98:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002e9c:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002e9e:	4d12      	ldr	r5, [pc, #72]	; (8002ee8 <TIM_OC1_SetConfig+0xa4>)
 8002ea0:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ea2:	f023 0304 	bic.w	r3, r3, #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002ea6:	d013      	beq.n	8002ed0 <TIM_OC1_SetConfig+0x8c>
 8002ea8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002eac:	42a8      	cmp	r0, r5
 8002eae:	d00f      	beq.n	8002ed0 <TIM_OC1_SetConfig+0x8c>
 8002eb0:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002eb4:	42a8      	cmp	r0, r5
 8002eb6:	d00b      	beq.n	8002ed0 <TIM_OC1_SetConfig+0x8c>
 8002eb8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002ebc:	42a8      	cmp	r0, r5
 8002ebe:	d007      	beq.n	8002ed0 <TIM_OC1_SetConfig+0x8c>
 8002ec0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002ec4:	42a8      	cmp	r0, r5
 8002ec6:	d003      	beq.n	8002ed0 <TIM_OC1_SetConfig+0x8c>
 8002ec8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002ecc:	42a8      	cmp	r0, r5
 8002ece:	d105      	bne.n	8002edc <TIM_OC1_SetConfig+0x98>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002ed0:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002ed4:	698e      	ldr	r6, [r1, #24]
 8002ed6:	694c      	ldr	r4, [r1, #20]
 8002ed8:	4334      	orrs	r4, r6
 8002eda:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002edc:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ede:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002ee0:	684a      	ldr	r2, [r1, #4]
 8002ee2:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002ee4:	6203      	str	r3, [r0, #32]
 8002ee6:	bd70      	pop	{r4, r5, r6, pc}
 8002ee8:	40012c00 	.word	0x40012c00

08002eec <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002eec:	6a03      	ldr	r3, [r0, #32]
 8002eee:	f023 0310 	bic.w	r3, r3, #16
 8002ef2:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ef4:	6a03      	ldr	r3, [r0, #32]
{
 8002ef6:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002ef8:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002efa:	6982      	ldr	r2, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002efc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002efe:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002f02:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f06:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002f0a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002f0c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002f10:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002f14:	4d1a      	ldr	r5, [pc, #104]	; (8002f80 <TIM_OC2_SetConfig+0x94>)
 8002f16:	42a8      	cmp	r0, r5
 8002f18:	d007      	beq.n	8002f2a <TIM_OC2_SetConfig+0x3e>
 8002f1a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002f1e:	42a8      	cmp	r0, r5
 8002f20:	d003      	beq.n	8002f2a <TIM_OC2_SetConfig+0x3e>
 8002f22:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8002f26:	42a8      	cmp	r0, r5
 8002f28:	d10d      	bne.n	8002f46 <TIM_OC2_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002f2a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002f2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002f30:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
    
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002f34:	4d12      	ldr	r5, [pc, #72]	; (8002f80 <TIM_OC2_SetConfig+0x94>)
 8002f36:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8002f38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002f3c:	d012      	beq.n	8002f64 <TIM_OC2_SetConfig+0x78>
 8002f3e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002f42:	42a8      	cmp	r0, r5
 8002f44:	d00e      	beq.n	8002f64 <TIM_OC2_SetConfig+0x78>
 8002f46:	4d0f      	ldr	r5, [pc, #60]	; (8002f84 <TIM_OC2_SetConfig+0x98>)
 8002f48:	42a8      	cmp	r0, r5
 8002f4a:	d00b      	beq.n	8002f64 <TIM_OC2_SetConfig+0x78>
 8002f4c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002f50:	42a8      	cmp	r0, r5
 8002f52:	d007      	beq.n	8002f64 <TIM_OC2_SetConfig+0x78>
 8002f54:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002f58:	42a8      	cmp	r0, r5
 8002f5a:	d003      	beq.n	8002f64 <TIM_OC2_SetConfig+0x78>
 8002f5c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002f60:	42a8      	cmp	r0, r5
 8002f62:	d106      	bne.n	8002f72 <TIM_OC2_SetConfig+0x86>
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002f64:	f424 6540 	bic.w	r5, r4, #3072	; 0xc00
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002f68:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002f6a:	694c      	ldr	r4, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002f6c:	4334      	orrs	r4, r6
 8002f6e:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f72:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f74:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002f76:	684a      	ldr	r2, [r1, #4]
 8002f78:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002f7a:	6203      	str	r3, [r0, #32]
 8002f7c:	bd70      	pop	{r4, r5, r6, pc}
 8002f7e:	bf00      	nop
 8002f80:	40012c00 	.word	0x40012c00
 8002f84:	40014000 	.word	0x40014000

08002f88 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f88:	6a03      	ldr	r3, [r0, #32]
 8002f8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f8e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f90:	6a03      	ldr	r3, [r0, #32]
{
 8002f92:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002f94:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f96:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f98:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8002f9a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002f9e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002fa2:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002fa4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8002fa6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002faa:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002fae:	4d1a      	ldr	r5, [pc, #104]	; (8003018 <TIM_OC3_SetConfig+0x90>)
 8002fb0:	42a8      	cmp	r0, r5
 8002fb2:	d007      	beq.n	8002fc4 <TIM_OC3_SetConfig+0x3c>
 8002fb4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002fb8:	42a8      	cmp	r0, r5
 8002fba:	d003      	beq.n	8002fc4 <TIM_OC3_SetConfig+0x3c>
 8002fbc:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8002fc0:	42a8      	cmp	r0, r5
 8002fc2:	d10d      	bne.n	8002fe0 <TIM_OC3_SetConfig+0x58>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002fc4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002fc6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002fca:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002fce:	4d12      	ldr	r5, [pc, #72]	; (8003018 <TIM_OC3_SetConfig+0x90>)
 8002fd0:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8002fd2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002fd6:	d012      	beq.n	8002ffe <TIM_OC3_SetConfig+0x76>
 8002fd8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002fdc:	42a8      	cmp	r0, r5
 8002fde:	d00e      	beq.n	8002ffe <TIM_OC3_SetConfig+0x76>
 8002fe0:	4d0e      	ldr	r5, [pc, #56]	; (800301c <TIM_OC3_SetConfig+0x94>)
 8002fe2:	42a8      	cmp	r0, r5
 8002fe4:	d00b      	beq.n	8002ffe <TIM_OC3_SetConfig+0x76>
 8002fe6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002fea:	42a8      	cmp	r0, r5
 8002fec:	d007      	beq.n	8002ffe <TIM_OC3_SetConfig+0x76>
 8002fee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002ff2:	42a8      	cmp	r0, r5
 8002ff4:	d003      	beq.n	8002ffe <TIM_OC3_SetConfig+0x76>
 8002ff6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002ffa:	42a8      	cmp	r0, r5
 8002ffc:	d106      	bne.n	800300c <TIM_OC3_SetConfig+0x84>

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002ffe:	f424 5540 	bic.w	r5, r4, #12288	; 0x3000
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003002:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003004:	694c      	ldr	r4, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003006:	4334      	orrs	r4, r6
 8003008:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800300c:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800300e:	61c2      	str	r2, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003010:	684a      	ldr	r2, [r1, #4]
 8003012:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003014:	6203      	str	r3, [r0, #32]
 8003016:	bd70      	pop	{r4, r5, r6, pc}
 8003018:	40012c00 	.word	0x40012c00
 800301c:	40014000 	.word	0x40014000

08003020 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003020:	6a03      	ldr	r3, [r0, #32]
 8003022:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003026:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003028:	6a03      	ldr	r3, [r0, #32]
{
 800302a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800302c:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800302e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003030:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003032:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003036:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800303a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800303e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8003040:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003044:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003048:	4d10      	ldr	r5, [pc, #64]	; (800308c <TIM_OC4_SetConfig+0x6c>)
 800304a:	42a8      	cmp	r0, r5
 800304c:	d013      	beq.n	8003076 <TIM_OC4_SetConfig+0x56>
 800304e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003052:	42a8      	cmp	r0, r5
 8003054:	d00f      	beq.n	8003076 <TIM_OC4_SetConfig+0x56>
 8003056:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800305a:	42a8      	cmp	r0, r5
 800305c:	d00b      	beq.n	8003076 <TIM_OC4_SetConfig+0x56>
 800305e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003062:	42a8      	cmp	r0, r5
 8003064:	d007      	beq.n	8003076 <TIM_OC4_SetConfig+0x56>
 8003066:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800306a:	42a8      	cmp	r0, r5
 800306c:	d003      	beq.n	8003076 <TIM_OC4_SetConfig+0x56>
 800306e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003072:	42a8      	cmp	r0, r5
 8003074:	d104      	bne.n	8003080 <TIM_OC4_SetConfig+0x60>
#else
   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003076:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003078:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800307c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003080:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003082:	61c2      	str	r2, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003084:	684a      	ldr	r2, [r1, #4]
 8003086:	6402      	str	r2, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003088:	6203      	str	r3, [r0, #32]
 800308a:	bd30      	pop	{r4, r5, pc}
 800308c:	40012c00 	.word	0x40012c00

08003090 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003090:	b510      	push	{r4, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8003092:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003094:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003096:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800309a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 800309e:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030a0:	6083      	str	r3, [r0, #8]
 80030a2:	bd10      	pop	{r4, pc}

080030a4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80030a4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80030a8:	2b01      	cmp	r3, #1
{
 80030aa:	b570      	push	{r4, r5, r6, lr}
 80030ac:	4604      	mov	r4, r0
 80030ae:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80030b2:	d01a      	beq.n	80030ea <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 80030b4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80030b8:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80030ba:	2301      	movs	r3, #1
 80030bc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80030c0:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030c2:	4b52      	ldr	r3, [pc, #328]	; (800320c <HAL_TIM_ConfigClockSource+0x168>)
 80030c4:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 80030c6:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80030c8:	680b      	ldr	r3, [r1, #0]
 80030ca:	2b40      	cmp	r3, #64	; 0x40
 80030cc:	d075      	beq.n	80031ba <HAL_TIM_ConfigClockSource+0x116>
 80030ce:	d818      	bhi.n	8003102 <HAL_TIM_ConfigClockSource+0x5e>
 80030d0:	2b10      	cmp	r3, #16
 80030d2:	f000 808f 	beq.w	80031f4 <HAL_TIM_ConfigClockSource+0x150>
 80030d6:	d809      	bhi.n	80030ec <HAL_TIM_ConfigClockSource+0x48>
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f000 8085 	beq.w	80031e8 <HAL_TIM_ConfigClockSource+0x144>
  htim->State = HAL_TIM_STATE_READY;
 80030de:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80030e0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80030e2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80030e6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80030ea:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80030ec:	2b20      	cmp	r3, #32
 80030ee:	f000 8087 	beq.w	8003200 <HAL_TIM_ConfigClockSource+0x15c>
 80030f2:	2b30      	cmp	r3, #48	; 0x30
 80030f4:	d1f3      	bne.n	80030de <HAL_TIM_ConfigClockSource+0x3a>
   tmpsmcr = TIMx->SMCR;
 80030f6:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80030f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80030fc:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 8003100:	e033      	b.n	800316a <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8003102:	2b70      	cmp	r3, #112	; 0x70
 8003104:	d033      	beq.n	800316e <HAL_TIM_ConfigClockSource+0xca>
 8003106:	d81b      	bhi.n	8003140 <HAL_TIM_ConfigClockSource+0x9c>
 8003108:	2b50      	cmp	r3, #80	; 0x50
 800310a:	d03f      	beq.n	800318c <HAL_TIM_ConfigClockSource+0xe8>
 800310c:	2b60      	cmp	r3, #96	; 0x60
 800310e:	d1e6      	bne.n	80030de <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8003110:	684d      	ldr	r5, [r1, #4]
 8003112:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003114:	6a01      	ldr	r1, [r0, #32]
 8003116:	f021 0110 	bic.w	r1, r1, #16
 800311a:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800311c:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800311e:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003120:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003124:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003128:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800312c:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8003130:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003132:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8003134:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800313a:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 800313e:	e014      	b.n	800316a <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8003140:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003144:	d00c      	beq.n	8003160 <HAL_TIM_ConfigClockSource+0xbc>
 8003146:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800314a:	d1c8      	bne.n	80030de <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 800314c:	68cb      	ldr	r3, [r1, #12]
 800314e:	684a      	ldr	r2, [r1, #4]
 8003150:	6889      	ldr	r1, [r1, #8]
 8003152:	f7ff ff9d 	bl	8003090 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003156:	6822      	ldr	r2, [r4, #0]
 8003158:	6893      	ldr	r3, [r2, #8]
 800315a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800315e:	e013      	b.n	8003188 <HAL_TIM_ConfigClockSource+0xe4>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003160:	6883      	ldr	r3, [r0, #8]
 8003162:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003166:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 800316a:	6083      	str	r3, [r0, #8]
 800316c:	e7b7      	b.n	80030de <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 800316e:	68cb      	ldr	r3, [r1, #12]
 8003170:	684a      	ldr	r2, [r1, #4]
 8003172:	6889      	ldr	r1, [r1, #8]
 8003174:	f7ff ff8c 	bl	8003090 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003178:	6822      	ldr	r2, [r4, #0]
 800317a:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800317c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003180:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003184:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003188:	6093      	str	r3, [r2, #8]
    break;
 800318a:	e7a8      	b.n	80030de <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800318c:	684a      	ldr	r2, [r1, #4]
 800318e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003190:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003192:	6a05      	ldr	r5, [r0, #32]
 8003194:	f025 0501 	bic.w	r5, r5, #1
 8003198:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800319a:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800319c:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80031a4:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80031a8:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80031aa:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80031ac:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 80031ae:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80031b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80031b4:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 80031b8:	e7d7      	b.n	800316a <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80031ba:	684a      	ldr	r2, [r1, #4]
 80031bc:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80031be:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031c0:	6a05      	ldr	r5, [r0, #32]
 80031c2:	f025 0501 	bic.w	r5, r5, #1
 80031c6:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80031c8:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031ca:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80031d2:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80031d6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80031d8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80031da:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 80031dc:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80031de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80031e2:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80031e6:	e7c0      	b.n	800316a <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 80031e8:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80031ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80031ee:	f043 0307 	orr.w	r3, r3, #7
 80031f2:	e7ba      	b.n	800316a <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 80031f4:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80031f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80031fa:	f043 0317 	orr.w	r3, r3, #23
 80031fe:	e7b4      	b.n	800316a <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8003200:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003206:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 800320a:	e7ae      	b.n	800316a <HAL_TIM_ConfigClockSource+0xc6>
 800320c:	fffe0088 	.word	0xfffe0088

08003210 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003210:	6a03      	ldr	r3, [r0, #32]
{
 8003212:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8003214:	2401      	movs	r4, #1
 8003216:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8003218:	ea23 0304 	bic.w	r3, r3, r4
 800321c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800321e:	6a03      	ldr	r3, [r0, #32]
 8003220:	408a      	lsls	r2, r1
 8003222:	431a      	orrs	r2, r3
 8003224:	6202      	str	r2, [r0, #32]
 8003226:	bd10      	pop	{r4, pc}

08003228 <HAL_TIM_PWM_Start>:
{
 8003228:	b510      	push	{r4, lr}
 800322a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800322c:	2201      	movs	r2, #1
 800322e:	6800      	ldr	r0, [r0, #0]
 8003230:	f7ff ffee 	bl	8003210 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8003234:	6823      	ldr	r3, [r4, #0]
 8003236:	4a10      	ldr	r2, [pc, #64]	; (8003278 <HAL_TIM_PWM_Start+0x50>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d013      	beq.n	8003264 <HAL_TIM_PWM_Start+0x3c>
 800323c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003240:	4293      	cmp	r3, r2
 8003242:	d00f      	beq.n	8003264 <HAL_TIM_PWM_Start+0x3c>
 8003244:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003248:	4293      	cmp	r3, r2
 800324a:	d00b      	beq.n	8003264 <HAL_TIM_PWM_Start+0x3c>
 800324c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003250:	4293      	cmp	r3, r2
 8003252:	d007      	beq.n	8003264 <HAL_TIM_PWM_Start+0x3c>
 8003254:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003258:	4293      	cmp	r3, r2
 800325a:	d003      	beq.n	8003264 <HAL_TIM_PWM_Start+0x3c>
 800325c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003260:	4293      	cmp	r3, r2
 8003262:	d103      	bne.n	800326c <HAL_TIM_PWM_Start+0x44>
    __HAL_TIM_MOE_ENABLE(htim);
 8003264:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003266:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800326a:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	f042 0201 	orr.w	r2, r2, #1
 8003272:	601a      	str	r2, [r3, #0]
} 
 8003274:	2000      	movs	r0, #0
 8003276:	bd10      	pop	{r4, pc}
 8003278:	40012c00 	.word	0x40012c00

0800327c <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800327c:	6a03      	ldr	r3, [r0, #32]
 800327e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003282:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003284:	6a03      	ldr	r3, [r0, #32]
{
 8003286:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003288:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800328a:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800328c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800328e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003292:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8003296:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003298:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800329a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800329e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80032a2:	4d11      	ldr	r5, [pc, #68]	; (80032e8 <TIM_OC5_SetConfig+0x6c>)
 80032a4:	42a8      	cmp	r0, r5
 80032a6:	d013      	beq.n	80032d0 <TIM_OC5_SetConfig+0x54>
 80032a8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80032ac:	42a8      	cmp	r0, r5
 80032ae:	d00f      	beq.n	80032d0 <TIM_OC5_SetConfig+0x54>
 80032b0:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80032b4:	42a8      	cmp	r0, r5
 80032b6:	d00b      	beq.n	80032d0 <TIM_OC5_SetConfig+0x54>
 80032b8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80032bc:	42a8      	cmp	r0, r5
 80032be:	d007      	beq.n	80032d0 <TIM_OC5_SetConfig+0x54>
 80032c0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80032c4:	42a8      	cmp	r0, r5
 80032c6:	d003      	beq.n	80032d0 <TIM_OC5_SetConfig+0x54>
 80032c8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80032cc:	42a8      	cmp	r0, r5
 80032ce:	d104      	bne.n	80032da <TIM_OC5_SetConfig+0x5e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80032d0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 80032d2:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80032d6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032da:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80032dc:	6542      	str	r2, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80032de:	684a      	ldr	r2, [r1, #4]
 80032e0:	6582      	str	r2, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80032e2:	6203      	str	r3, [r0, #32]
 80032e4:	bd30      	pop	{r4, r5, pc}
 80032e6:	bf00      	nop
 80032e8:	40012c00 	.word	0x40012c00

080032ec <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80032ec:	6a03      	ldr	r3, [r0, #32]
 80032ee:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80032f2:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032f4:	6a03      	ldr	r3, [r0, #32]
{
 80032f6:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80032f8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80032fa:	6d42      	ldr	r2, [r0, #84]	; 0x54
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032fc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80032fe:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003302:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003306:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800330a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800330c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003310:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003314:	4d10      	ldr	r5, [pc, #64]	; (8003358 <TIM_OC6_SetConfig+0x6c>)
 8003316:	42a8      	cmp	r0, r5
 8003318:	d013      	beq.n	8003342 <TIM_OC6_SetConfig+0x56>
 800331a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800331e:	42a8      	cmp	r0, r5
 8003320:	d00f      	beq.n	8003342 <TIM_OC6_SetConfig+0x56>
 8003322:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8003326:	42a8      	cmp	r0, r5
 8003328:	d00b      	beq.n	8003342 <TIM_OC6_SetConfig+0x56>
 800332a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800332e:	42a8      	cmp	r0, r5
 8003330:	d007      	beq.n	8003342 <TIM_OC6_SetConfig+0x56>
 8003332:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003336:	42a8      	cmp	r0, r5
 8003338:	d003      	beq.n	8003342 <TIM_OC6_SetConfig+0x56>
 800333a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800333e:	42a8      	cmp	r0, r5
 8003340:	d104      	bne.n	800334c <TIM_OC6_SetConfig+0x60>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003342:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003344:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003348:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800334c:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800334e:	6542      	str	r2, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003350:	684a      	ldr	r2, [r1, #4]
 8003352:	65c2      	str	r2, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003354:	6203      	str	r3, [r0, #32]
 8003356:	bd30      	pop	{r4, r5, pc}
 8003358:	40012c00 	.word	0x40012c00

0800335c <HAL_TIM_PWM_ConfigChannel>:
{
 800335c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800335e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003362:	2b01      	cmp	r3, #1
{
 8003364:	4604      	mov	r4, r0
 8003366:	460d      	mov	r5, r1
 8003368:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800336c:	d010      	beq.n	8003390 <HAL_TIM_PWM_ConfigChannel+0x34>
 800336e:	2301      	movs	r3, #1
  switch (Channel)
 8003370:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8003372:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003376:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 800337a:	d043      	beq.n	8003404 <HAL_TIM_PWM_ConfigChannel+0xa8>
 800337c:	d809      	bhi.n	8003392 <HAL_TIM_PWM_ConfigChannel+0x36>
 800337e:	b1fa      	cbz	r2, 80033c0 <HAL_TIM_PWM_ConfigChannel+0x64>
 8003380:	2a04      	cmp	r2, #4
 8003382:	d02e      	beq.n	80033e2 <HAL_TIM_PWM_ConfigChannel+0x86>
  htim->State = HAL_TIM_STATE_READY;
 8003384:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8003386:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003388:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800338c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003390:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8003392:	2a10      	cmp	r2, #16
 8003394:	d047      	beq.n	8003426 <HAL_TIM_PWM_ConfigChannel+0xca>
 8003396:	2a14      	cmp	r2, #20
 8003398:	d056      	beq.n	8003448 <HAL_TIM_PWM_ConfigChannel+0xec>
 800339a:	2a0c      	cmp	r2, #12
 800339c:	d1f2      	bne.n	8003384 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800339e:	6820      	ldr	r0, [r4, #0]
 80033a0:	f7ff fe3e 	bl	8003020 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80033a4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80033a6:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80033a8:	69da      	ldr	r2, [r3, #28]
 80033aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033ae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80033b0:	69da      	ldr	r2, [r3, #28]
 80033b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033b6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80033b8:	69da      	ldr	r2, [r3, #28]
 80033ba:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80033be:	e030      	b.n	8003422 <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80033c0:	6820      	ldr	r0, [r4, #0]
 80033c2:	f7ff fd3f 	bl	8002e44 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033c6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80033c8:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033ca:	699a      	ldr	r2, [r3, #24]
 80033cc:	f042 0208 	orr.w	r2, r2, #8
 80033d0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80033d2:	699a      	ldr	r2, [r3, #24]
 80033d4:	f022 0204 	bic.w	r2, r2, #4
 80033d8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80033da:	699a      	ldr	r2, [r3, #24]
 80033dc:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033de:	619a      	str	r2, [r3, #24]
    break;
 80033e0:	e7d0      	b.n	8003384 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80033e2:	6820      	ldr	r0, [r4, #0]
 80033e4:	f7ff fd82 	bl	8002eec <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80033e8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033ea:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80033ec:	699a      	ldr	r2, [r3, #24]
 80033ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80033f4:	699a      	ldr	r2, [r3, #24]
 80033f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80033fc:	699a      	ldr	r2, [r3, #24]
 80033fe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003402:	e7ec      	b.n	80033de <HAL_TIM_PWM_ConfigChannel+0x82>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003404:	6820      	ldr	r0, [r4, #0]
 8003406:	f7ff fdbf 	bl	8002f88 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800340a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800340c:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800340e:	69da      	ldr	r2, [r3, #28]
 8003410:	f042 0208 	orr.w	r2, r2, #8
 8003414:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003416:	69da      	ldr	r2, [r3, #28]
 8003418:	f022 0204 	bic.w	r2, r2, #4
 800341c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800341e:	69da      	ldr	r2, [r3, #28]
 8003420:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003422:	61da      	str	r2, [r3, #28]
    break;
 8003424:	e7ae      	b.n	8003384 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003426:	6820      	ldr	r0, [r4, #0]
 8003428:	f7ff ff28 	bl	800327c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800342c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 800342e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003430:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003432:	f042 0208 	orr.w	r2, r2, #8
 8003436:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003438:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800343a:	f022 0204 	bic.w	r2, r2, #4
 800343e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8003440:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003442:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8003444:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 8003446:	e79d      	b.n	8003384 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003448:	6820      	ldr	r0, [r4, #0]
 800344a:	f7ff ff4f 	bl	80032ec <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800344e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8003450:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003452:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003454:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003458:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800345a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800345c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003460:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8003462:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003464:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003468:	e7ec      	b.n	8003444 <HAL_TIM_PWM_ConfigChannel+0xe8>
	...

0800346c <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 800346c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003470:	2b01      	cmp	r3, #1
{
 8003472:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8003474:	d020      	beq.n	80034b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  tmpcr2 = htim->Instance->CR2;
 8003476:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003478:	4d10      	ldr	r5, [pc, #64]	; (80034bc <HAL_TIMEx_MasterConfigSynchronization+0x50>)
  tmpcr2 = htim->Instance->CR2;
 800347a:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 800347c:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800347e:	42aa      	cmp	r2, r5
 8003480:	d007      	beq.n	8003492 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8003482:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003486:	42aa      	cmp	r2, r5
 8003488:	d003      	beq.n	8003492 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 800348a:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 800348e:	42aa      	cmp	r2, r5
 8003490:	d103      	bne.n	800349a <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003492:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003494:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003498:	432b      	orrs	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800349a:	680d      	ldr	r5, [r1, #0]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800349c:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800349e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034a2:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 80034a4:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  htim->Instance->CR2 = tmpcr2;
 80034a8:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034aa:	4321      	orrs	r1, r4
  __HAL_UNLOCK(htim);
 80034ac:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 80034ae:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 80034b0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80034b4:	4618      	mov	r0, r3
 80034b6:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 80034b8:	2002      	movs	r0, #2
} 
 80034ba:	bd30      	pop	{r4, r5, pc}
 80034bc:	40012c00 	.word	0x40012c00

080034c0 <HAL_TIMEx_CommutationCallback>:
 80034c0:	4770      	bx	lr

080034c2 <HAL_TIMEx_BreakCallback>:
 80034c2:	4770      	bx	lr

080034c4 <HAL_TIMEx_Break2Callback>:
{
 80034c4:	4770      	bx	lr
	...

080034c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034c8:	b538      	push	{r3, r4, r5, lr}
 80034ca:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80034cc:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034ce:	6921      	ldr	r1, [r4, #16]
 80034d0:	68a2      	ldr	r2, [r4, #8]
 80034d2:	69c3      	ldr	r3, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80034d4:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034d6:	430a      	orrs	r2, r1
 80034d8:	6961      	ldr	r1, [r4, #20]
 80034da:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80034dc:	4977      	ldr	r1, [pc, #476]	; (80036bc <UART_SetConfig+0x1f4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034de:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80034e0:	4001      	ands	r1, r0
 80034e2:	430a      	orrs	r2, r1
 80034e4:	602a      	str	r2, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034e6:	686a      	ldr	r2, [r5, #4]
 80034e8:	68e1      	ldr	r1, [r4, #12]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80034ea:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034ec:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80034f0:	430a      	orrs	r2, r1
 80034f2:	606a      	str	r2, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80034f4:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80034f6:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80034f8:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80034fc:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80034fe:	430a      	orrs	r2, r1
 8003500:	60aa      	str	r2, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003502:	4a6f      	ldr	r2, [pc, #444]	; (80036c0 <UART_SetConfig+0x1f8>)
 8003504:	4295      	cmp	r5, r2
 8003506:	d112      	bne.n	800352e <UART_SetConfig+0x66>
 8003508:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 800350c:	496d      	ldr	r1, [pc, #436]	; (80036c4 <UART_SetConfig+0x1fc>)
 800350e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003510:	f002 0203 	and.w	r2, r2, #3

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003514:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003518:	5c8a      	ldrb	r2, [r1, r2]
 800351a:	d066      	beq.n	80035ea <UART_SetConfig+0x122>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 800351c:	2a08      	cmp	r2, #8
 800351e:	d819      	bhi.n	8003554 <UART_SetConfig+0x8c>
 8003520:	e8df f002 	tbb	[pc, r2]
 8003524:	189e92c2 	.word	0x189e92c2
 8003528:	181818a9 	.word	0x181818a9
 800352c:	ac          	.byte	0xac
 800352d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800352e:	4a66      	ldr	r2, [pc, #408]	; (80036c8 <UART_SetConfig+0x200>)
 8003530:	4295      	cmp	r5, r2
 8003532:	d124      	bne.n	800357e <UART_SetConfig+0xb6>
 8003534:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8003538:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800353a:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800353e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003542:	f000 80a0 	beq.w	8003686 <UART_SetConfig+0x1be>
 8003546:	d807      	bhi.n	8003558 <UART_SetConfig+0x90>
 8003548:	2a00      	cmp	r2, #0
 800354a:	f000 80aa 	beq.w	80036a2 <UART_SetConfig+0x1da>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800354e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003552:	d076      	beq.n	8003642 <UART_SetConfig+0x17a>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003554:	2001      	movs	r0, #1
        break;
    }
  }

  return ret;
 8003556:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003558:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 800355c:	f000 8099 	beq.w	8003692 <UART_SetConfig+0x1ca>
 8003560:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8003564:	d1f3      	bne.n	800354e <UART_SetConfig+0x86>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003566:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800356a:	d179      	bne.n	8003660 <UART_SetConfig+0x198>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800356c:	6860      	ldr	r0, [r4, #4]
 800356e:	0843      	lsrs	r3, r0, #1
 8003570:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003574:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003578:	fbb3 f3f0 	udiv	r3, r3, r0
 800357c:	e054      	b.n	8003628 <UART_SetConfig+0x160>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800357e:	4a53      	ldr	r2, [pc, #332]	; (80036cc <UART_SetConfig+0x204>)
 8003580:	4295      	cmp	r5, r2
 8003582:	d10e      	bne.n	80035a2 <UART_SetConfig+0xda>
 8003584:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8003588:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800358a:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 800358e:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8003592:	d078      	beq.n	8003686 <UART_SetConfig+0x1be>
 8003594:	d9d8      	bls.n	8003548 <UART_SetConfig+0x80>
 8003596:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 800359a:	d07a      	beq.n	8003692 <UART_SetConfig+0x1ca>
 800359c:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 80035a0:	e7e0      	b.n	8003564 <UART_SetConfig+0x9c>
 80035a2:	4a4b      	ldr	r2, [pc, #300]	; (80036d0 <UART_SetConfig+0x208>)
 80035a4:	4295      	cmp	r5, r2
 80035a6:	d10e      	bne.n	80035c6 <UART_SetConfig+0xfe>
 80035a8:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 80035ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80035ae:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 80035b2:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80035b6:	d066      	beq.n	8003686 <UART_SetConfig+0x1be>
 80035b8:	d9c6      	bls.n	8003548 <UART_SetConfig+0x80>
 80035ba:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80035be:	d068      	beq.n	8003692 <UART_SetConfig+0x1ca>
 80035c0:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 80035c4:	e7ce      	b.n	8003564 <UART_SetConfig+0x9c>
 80035c6:	4a43      	ldr	r2, [pc, #268]	; (80036d4 <UART_SetConfig+0x20c>)
 80035c8:	4295      	cmp	r5, r2
 80035ca:	d1c0      	bne.n	800354e <UART_SetConfig+0x86>
 80035cc:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 80035d0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80035d2:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 80035d6:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 80035da:	d054      	beq.n	8003686 <UART_SetConfig+0x1be>
 80035dc:	d9b4      	bls.n	8003548 <UART_SetConfig+0x80>
 80035de:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 80035e2:	d056      	beq.n	8003692 <UART_SetConfig+0x1ca>
 80035e4:	f5b2 0f40 	cmp.w	r2, #12582912	; 0xc00000
 80035e8:	e7bc      	b.n	8003564 <UART_SetConfig+0x9c>
    switch (clocksource)
 80035ea:	2a08      	cmp	r2, #8
 80035ec:	d829      	bhi.n	8003642 <UART_SetConfig+0x17a>
 80035ee:	a301      	add	r3, pc, #4	; (adr r3, 80035f4 <UART_SetConfig+0x12c>)
 80035f0:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 80035f4:	08003619 	.word	0x08003619
 80035f8:	0800363d 	.word	0x0800363d
 80035fc:	0800356d 	.word	0x0800356d
 8003600:	08003643 	.word	0x08003643
 8003604:	0800368d 	.word	0x0800368d
 8003608:	08003643 	.word	0x08003643
 800360c:	08003643 	.word	0x08003643
 8003610:	08003643 	.word	0x08003643
 8003614:	08003699 	.word	0x08003699
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003618:	f7ff f934 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800361c:	6861      	ldr	r1, [r4, #4]
 800361e:	084a      	lsrs	r2, r1, #1
 8003620:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8003624:	fbb3 f3f1 	udiv	r3, r3, r1
 8003628:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800362a:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 800362c:	f023 020f 	bic.w	r2, r3, #15
    huart->Instance->BRR = brrtemp;
 8003630:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003632:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8003636:	4313      	orrs	r3, r2
 8003638:	60cb      	str	r3, [r1, #12]
 800363a:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800363c:	f7ff f93a 	bl	80028b4 <HAL_RCC_GetPCLK2Freq>
 8003640:	e7ec      	b.n	800361c <UART_SetConfig+0x154>
        ret = HAL_ERROR;
 8003642:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8003644:	2300      	movs	r3, #0
 8003646:	e7f1      	b.n	800362c <UART_SetConfig+0x164>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003648:	f7ff f934 	bl	80028b4 <HAL_RCC_GetPCLK2Freq>
 800364c:	6863      	ldr	r3, [r4, #4]
 800364e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003652:	fbb0 f0f3 	udiv	r0, r0, r3
 8003656:	4b1a      	ldr	r3, [pc, #104]	; (80036c0 <UART_SetConfig+0x1f8>)
 8003658:	b280      	uxth	r0, r0
 800365a:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800365c:	2000      	movs	r0, #0
        break;
 800365e:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003660:	6862      	ldr	r2, [r4, #4]
 8003662:	0853      	lsrs	r3, r2, #1
 8003664:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8003668:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800366c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003670:	b29b      	uxth	r3, r3
 8003672:	60eb      	str	r3, [r5, #12]
 8003674:	e7f2      	b.n	800365c <UART_SetConfig+0x194>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003676:	f7ff f829 	bl	80026cc <HAL_RCC_GetSysClockFreq>
 800367a:	e017      	b.n	80036ac <UART_SetConfig+0x1e4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800367c:	6862      	ldr	r2, [r4, #4]
 800367e:	0853      	lsrs	r3, r2, #1
 8003680:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003684:	e7f2      	b.n	800366c <UART_SetConfig+0x1a4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003686:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800368a:	d1f4      	bne.n	8003676 <UART_SetConfig+0x1ae>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800368c:	f7ff f81e 	bl	80026cc <HAL_RCC_GetSysClockFreq>
 8003690:	e7c4      	b.n	800361c <UART_SetConfig+0x154>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003692:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003696:	d1f1      	bne.n	800367c <UART_SetConfig+0x1b4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003698:	6860      	ldr	r0, [r4, #4]
 800369a:	0843      	lsrs	r3, r0, #1
 800369c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80036a0:	e76a      	b.n	8003578 <UART_SetConfig+0xb0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036a6:	d0b7      	beq.n	8003618 <UART_SetConfig+0x150>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80036a8:	f7ff f8ec 	bl	8002884 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80036ac:	6863      	ldr	r3, [r4, #4]
 80036ae:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80036b2:	fbb0 f0f3 	udiv	r0, r0, r3
 80036b6:	b280      	uxth	r0, r0
 80036b8:	60e8      	str	r0, [r5, #12]
 80036ba:	e7cf      	b.n	800365c <UART_SetConfig+0x194>
 80036bc:	efff69f3 	.word	0xefff69f3
 80036c0:	40013800 	.word	0x40013800
 80036c4:	08003944 	.word	0x08003944
 80036c8:	40004400 	.word	0x40004400
 80036cc:	40004800 	.word	0x40004800
 80036d0:	40004c00 	.word	0x40004c00
 80036d4:	40005000 	.word	0x40005000

080036d8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036d8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80036da:	07da      	lsls	r2, r3, #31
{
 80036dc:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036de:	d506      	bpl.n	80036ee <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036e0:	6801      	ldr	r1, [r0, #0]
 80036e2:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80036e4:	684a      	ldr	r2, [r1, #4]
 80036e6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80036ea:	4322      	orrs	r2, r4
 80036ec:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80036ee:	079c      	lsls	r4, r3, #30
 80036f0:	d506      	bpl.n	8003700 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036f2:	6801      	ldr	r1, [r0, #0]
 80036f4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80036f6:	684a      	ldr	r2, [r1, #4]
 80036f8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80036fc:	4322      	orrs	r2, r4
 80036fe:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003700:	0759      	lsls	r1, r3, #29
 8003702:	d506      	bpl.n	8003712 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003704:	6801      	ldr	r1, [r0, #0]
 8003706:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003708:	684a      	ldr	r2, [r1, #4]
 800370a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800370e:	4322      	orrs	r2, r4
 8003710:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003712:	071a      	lsls	r2, r3, #28
 8003714:	d506      	bpl.n	8003724 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003716:	6801      	ldr	r1, [r0, #0]
 8003718:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800371a:	684a      	ldr	r2, [r1, #4]
 800371c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003720:	4322      	orrs	r2, r4
 8003722:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003724:	06dc      	lsls	r4, r3, #27
 8003726:	d506      	bpl.n	8003736 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003728:	6801      	ldr	r1, [r0, #0]
 800372a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800372c:	688a      	ldr	r2, [r1, #8]
 800372e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003732:	4322      	orrs	r2, r4
 8003734:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003736:	0699      	lsls	r1, r3, #26
 8003738:	d506      	bpl.n	8003748 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800373a:	6801      	ldr	r1, [r0, #0]
 800373c:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800373e:	688a      	ldr	r2, [r1, #8]
 8003740:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003744:	4322      	orrs	r2, r4
 8003746:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003748:	065a      	lsls	r2, r3, #25
 800374a:	d50f      	bpl.n	800376c <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800374c:	6801      	ldr	r1, [r0, #0]
 800374e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003750:	684a      	ldr	r2, [r1, #4]
 8003752:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003756:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003758:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800375c:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800375e:	d105      	bne.n	800376c <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003760:	684a      	ldr	r2, [r1, #4]
 8003762:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003764:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003768:	4322      	orrs	r2, r4
 800376a:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800376c:	061b      	lsls	r3, r3, #24
 800376e:	d506      	bpl.n	800377e <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003770:	6802      	ldr	r2, [r0, #0]
 8003772:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003774:	6853      	ldr	r3, [r2, #4]
 8003776:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800377a:	430b      	orrs	r3, r1
 800377c:	6053      	str	r3, [r2, #4]
 800377e:	bd10      	pop	{r4, pc}

08003780 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003784:	9d06      	ldr	r5, [sp, #24]
 8003786:	4604      	mov	r4, r0
 8003788:	460f      	mov	r7, r1
 800378a:	4616      	mov	r6, r2
 800378c:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800378e:	6821      	ldr	r1, [r4, #0]
 8003790:	69ca      	ldr	r2, [r1, #28]
 8003792:	ea37 0302 	bics.w	r3, r7, r2
 8003796:	bf0c      	ite	eq
 8003798:	2201      	moveq	r2, #1
 800379a:	2200      	movne	r2, #0
 800379c:	42b2      	cmp	r2, r6
 800379e:	d002      	beq.n	80037a6 <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80037a0:	2000      	movs	r0, #0
}
 80037a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80037a6:	1c6b      	adds	r3, r5, #1
 80037a8:	d0f2      	beq.n	8003790 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80037aa:	b99d      	cbnz	r5, 80037d4 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037ac:	6823      	ldr	r3, [r4, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80037b4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037b6:	689a      	ldr	r2, [r3, #8]
 80037b8:	f022 0201 	bic.w	r2, r2, #1
 80037bc:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 80037be:	2320      	movs	r3, #32
 80037c0:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80037c4:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 80037c8:	2300      	movs	r3, #0
 80037ca:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 80037ce:	2003      	movs	r0, #3
 80037d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80037d4:	f7fe f82a 	bl	800182c <HAL_GetTick>
 80037d8:	eba0 0008 	sub.w	r0, r0, r8
 80037dc:	4285      	cmp	r5, r0
 80037de:	d2d6      	bcs.n	800378e <UART_WaitOnFlagUntilTimeout+0xe>
 80037e0:	e7e4      	b.n	80037ac <UART_WaitOnFlagUntilTimeout+0x2c>

080037e2 <UART_CheckIdleState>:
{
 80037e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80037e4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037e6:	2600      	movs	r6, #0
 80037e8:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 80037ea:	f7fe f81f 	bl	800182c <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037ee:	6823      	ldr	r3, [r4, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80037f4:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037f6:	d417      	bmi.n	8003828 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037f8:	6823      	ldr	r3, [r4, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	075b      	lsls	r3, r3, #29
 80037fe:	d50a      	bpl.n	8003816 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003800:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003804:	9300      	str	r3, [sp, #0]
 8003806:	2200      	movs	r2, #0
 8003808:	462b      	mov	r3, r5
 800380a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800380e:	4620      	mov	r0, r4
 8003810:	f7ff ffb6 	bl	8003780 <UART_WaitOnFlagUntilTimeout>
 8003814:	b9a0      	cbnz	r0, 8003840 <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 8003816:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003818:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 800381a:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 800381e:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8003822:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 8003826:	e00c      	b.n	8003842 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003828:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800382c:	9300      	str	r3, [sp, #0]
 800382e:	4632      	mov	r2, r6
 8003830:	4603      	mov	r3, r0
 8003832:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003836:	4620      	mov	r0, r4
 8003838:	f7ff ffa2 	bl	8003780 <UART_WaitOnFlagUntilTimeout>
 800383c:	2800      	cmp	r0, #0
 800383e:	d0db      	beq.n	80037f8 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003840:	2003      	movs	r0, #3
}
 8003842:	b002      	add	sp, #8
 8003844:	bd70      	pop	{r4, r5, r6, pc}

08003846 <HAL_UART_Init>:
{
 8003846:	b510      	push	{r4, lr}
  if(huart == NULL)
 8003848:	4604      	mov	r4, r0
 800384a:	b360      	cbz	r0, 80038a6 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 800384c:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8003850:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003854:	b91b      	cbnz	r3, 800385e <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003856:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 800385a:	f7fd ff1b 	bl	8001694 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800385e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003860:	2324      	movs	r3, #36	; 0x24
 8003862:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8003866:	6813      	ldr	r3, [r2, #0]
 8003868:	f023 0301 	bic.w	r3, r3, #1
 800386c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800386e:	4620      	mov	r0, r4
 8003870:	f7ff fe2a 	bl	80034c8 <UART_SetConfig>
 8003874:	2801      	cmp	r0, #1
 8003876:	d016      	beq.n	80038a6 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003878:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800387a:	b113      	cbz	r3, 8003882 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 800387c:	4620      	mov	r0, r4
 800387e:	f7ff ff2b 	bl	80036d8 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003882:	6823      	ldr	r3, [r4, #0]
 8003884:	685a      	ldr	r2, [r3, #4]
 8003886:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800388a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800388c:	689a      	ldr	r2, [r3, #8]
 800388e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003892:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800389a:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800389c:	601a      	str	r2, [r3, #0]
}
 800389e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80038a2:	f7ff bf9e 	b.w	80037e2 <UART_CheckIdleState>
}
 80038a6:	2001      	movs	r0, #1
 80038a8:	bd10      	pop	{r4, pc}
	...

080038ac <__libc_init_array>:
 80038ac:	b570      	push	{r4, r5, r6, lr}
 80038ae:	4e0d      	ldr	r6, [pc, #52]	; (80038e4 <__libc_init_array+0x38>)
 80038b0:	4c0d      	ldr	r4, [pc, #52]	; (80038e8 <__libc_init_array+0x3c>)
 80038b2:	1ba4      	subs	r4, r4, r6
 80038b4:	10a4      	asrs	r4, r4, #2
 80038b6:	2500      	movs	r5, #0
 80038b8:	42a5      	cmp	r5, r4
 80038ba:	d109      	bne.n	80038d0 <__libc_init_array+0x24>
 80038bc:	4e0b      	ldr	r6, [pc, #44]	; (80038ec <__libc_init_array+0x40>)
 80038be:	4c0c      	ldr	r4, [pc, #48]	; (80038f0 <__libc_init_array+0x44>)
 80038c0:	f000 f818 	bl	80038f4 <_init>
 80038c4:	1ba4      	subs	r4, r4, r6
 80038c6:	10a4      	asrs	r4, r4, #2
 80038c8:	2500      	movs	r5, #0
 80038ca:	42a5      	cmp	r5, r4
 80038cc:	d105      	bne.n	80038da <__libc_init_array+0x2e>
 80038ce:	bd70      	pop	{r4, r5, r6, pc}
 80038d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80038d4:	4798      	blx	r3
 80038d6:	3501      	adds	r5, #1
 80038d8:	e7ee      	b.n	80038b8 <__libc_init_array+0xc>
 80038da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80038de:	4798      	blx	r3
 80038e0:	3501      	adds	r5, #1
 80038e2:	e7f2      	b.n	80038ca <__libc_init_array+0x1e>
 80038e4:	08003948 	.word	0x08003948
 80038e8:	08003948 	.word	0x08003948
 80038ec:	08003948 	.word	0x08003948
 80038f0:	0800394c 	.word	0x0800394c

080038f4 <_init>:
 80038f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038f6:	bf00      	nop
 80038f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038fa:	bc08      	pop	{r3}
 80038fc:	469e      	mov	lr, r3
 80038fe:	4770      	bx	lr

08003900 <_fini>:
 8003900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003902:	bf00      	nop
 8003904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003906:	bc08      	pop	{r3}
 8003908:	469e      	mov	lr, r3
 800390a:	4770      	bx	lr
