module demux_1_2 (i, s, y);
input i,s;
output [1:0] y;

reg [1:0] y;

always @(i, s) 
begin
    case (s)
        1'b0: y[0] = i;
        1'b1: y[1] = i;
    endcase
end

endmodule
