{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684641704573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684641704573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 21 12:01:43 2023 " "Processing started: Sun May 21 12:01:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684641704573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1684641704573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta key_clock -c key_clock " "Command: quartus_sta key_clock -c key_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1684641704573 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1684641705214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1684641707167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1684641707167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641707245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641707245 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1684641707433 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "key_clock.sdc " "Synopsys Design Constraints File file not found: 'key_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1684641707480 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641707480 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz " "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684641707480 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name runing:U6\|clk_1hz runing:U6\|clk_1hz " "create_clock -period 1.000 -name runing:U6\|clk_1hz runing:U6\|clk_1hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684641707480 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_4Khz:U1\|clk_4Khz clk_div_4Khz:U1\|clk_4Khz " "create_clock -period 1.000 -name clk_div_4Khz:U1\|clk_4Khz clk_div_4Khz:U1\|clk_4Khz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684641707480 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name runing:U6\|hou_show\[1\] runing:U6\|hou_show\[1\] " "create_clock -period 1.000 -name runing:U6\|hou_show\[1\] runing:U6\|hou_show\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684641707480 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seg7_scan:U2\|current_state.SEL0 seg7_scan:U2\|current_state.SEL0 " "create_clock -period 1.000 -name seg7_scan:U2\|current_state.SEL0 seg7_scan:U2\|current_state.SEL0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684641707480 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684641707480 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[26\]~10  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[26\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641707495 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[27\]~9  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[27\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641707495 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[28\]~8  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[28\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641707495 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641707495 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641707495 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641707495 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641707495 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1684641707495 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1684641707495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684641707495 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1684641707495 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1684641707495 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684641707573 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684641707573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.181 " "Worst-case setup slack is -14.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.181            -105.479 seg7_scan:U2\|current_state.SEL0  " "  -14.181            -105.479 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.766             -83.437 runing:U6\|hou_show\[1\]  " "  -11.766             -83.437 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.532            -134.884 runing:U6\|clk_1hz  " "   -9.532            -134.884 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.842            -951.549 clk_50Mhz  " "   -7.842            -951.549 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.241              -3.160 clk_div_4Khz:U1\|clk_4Khz  " "   -1.241              -3.160 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641707573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.958 " "Worst-case hold slack is -0.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958              -1.032 runing:U6\|hou_show\[1\]  " "   -0.958              -1.032 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk_50Mhz  " "    0.453               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 clk_div_4Khz:U1\|clk_4Khz  " "    0.756               0.000 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 seg7_scan:U2\|current_state.SEL0  " "    0.989               0.000 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.362               0.000 runing:U6\|clk_1hz  " "    1.362               0.000 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641707589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.385 " "Worst-case recovery slack is -2.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.385              -9.540 clk_50Mhz  " "   -2.385              -9.540 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641707605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.752 " "Worst-case removal slack is 2.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.752               0.000 clk_50Mhz  " "    2.752               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641707605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -485.673 clk_50Mhz  " "   -3.201            -485.673 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -28.253 runing:U6\|clk_1hz  " "   -1.487             -28.253 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 clk_div_4Khz:U1\|clk_4Khz  " "   -1.487             -10.409 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.247             -90.844 runing:U6\|hou_show\[1\]  " "   -1.247             -90.844 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 seg7_scan:U2\|current_state.SEL0  " "    0.408               0.000 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641707620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641707620 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684641707823 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1684641707855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1684641708308 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[26\]~10  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[26\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641708448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[27\]~9  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[27\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641708448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[28\]~8  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[28\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641708448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641708448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641708448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641708448 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641708448 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1684641708448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684641708448 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684641708464 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684641708464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.389 " "Worst-case setup slack is -13.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.389            -101.173 seg7_scan:U2\|current_state.SEL0  " "  -13.389            -101.173 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.071             -78.917 runing:U6\|hou_show\[1\]  " "  -11.071             -78.917 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.747            -123.921 runing:U6\|clk_1hz  " "   -8.747            -123.921 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.290            -862.541 clk_50Mhz  " "   -7.290            -862.541 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.090              -2.336 clk_div_4Khz:U1\|clk_4Khz  " "   -1.090              -2.336 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641708480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.976 " "Worst-case hold slack is -0.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.976              -0.976 runing:U6\|hou_show\[1\]  " "   -0.976              -0.976 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk_50Mhz  " "    0.401               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 clk_div_4Khz:U1\|clk_4Khz  " "    0.697               0.000 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 seg7_scan:U2\|current_state.SEL0  " "    1.069               0.000 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 runing:U6\|clk_1hz  " "    1.222               0.000 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641708495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.160 " "Worst-case recovery slack is -2.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.160              -8.640 clk_50Mhz  " "   -2.160              -8.640 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641708511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.515 " "Worst-case removal slack is 2.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.515               0.000 clk_50Mhz  " "    2.515               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641708511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -485.673 clk_50Mhz  " "   -3.201            -485.673 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -28.253 runing:U6\|clk_1hz  " "   -1.487             -28.253 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 clk_div_4Khz:U1\|clk_4Khz  " "   -1.487             -10.409 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191             -78.624 runing:U6\|hou_show\[1\]  " "   -1.191             -78.624 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 seg7_scan:U2\|current_state.SEL0  " "    0.333               0.000 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641708526 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684641708761 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[26\]~10  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[26\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641708901 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[27\]~9  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[27\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641708901 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[28\]~8  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[28\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641708901 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641708901 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641708901 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641708901 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641708901 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1684641708901 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684641708901 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684641708917 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684641708917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.218 " "Worst-case setup slack is -6.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.218             -41.289 seg7_scan:U2\|current_state.SEL0  " "   -6.218             -41.289 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.942             -33.347 runing:U6\|hou_show\[1\]  " "   -4.942             -33.347 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.443             -46.627 runing:U6\|clk_1hz  " "   -3.443             -46.627 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.881            -253.958 clk_50Mhz  " "   -2.881            -253.958 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -0.301 clk_div_4Khz:U1\|clk_4Khz  " "   -0.301              -0.301 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641708917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.059 " "Worst-case hold slack is -0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.059 runing:U6\|hou_show\[1\]  " "   -0.059              -0.059 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk_50Mhz  " "    0.186               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk_div_4Khz:U1\|clk_4Khz  " "    0.297               0.000 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 seg7_scan:U2\|current_state.SEL0  " "    0.396               0.000 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 runing:U6\|clk_1hz  " "    0.527               0.000 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641708933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.461 " "Worst-case recovery slack is -0.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.461              -1.844 clk_50Mhz  " "   -0.461              -1.844 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641708948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.115 " "Worst-case removal slack is 1.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.115               0.000 clk_50Mhz  " "    1.115               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641708964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -328.797 clk_50Mhz  " "   -3.000            -328.797 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 runing:U6\|clk_1hz  " "   -1.000             -19.000 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 clk_div_4Khz:U1\|clk_4Khz  " "   -1.000              -7.000 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -9.934 runing:U6\|hou_show\[1\]  " "   -0.265              -9.934 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 seg7_scan:U2\|current_state.SEL0  " "    0.252               0.000 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641708980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641708980 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684641709667 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684641709667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684641709823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 21 12:01:49 2023 " "Processing ended: Sun May 21 12:01:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684641709823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684641709823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684641709823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684641709823 ""}
