`timescale 1ns/1ns
module test_bench_1();
   reg a_in,b_in,c_in;
	wire y_out;
	
	
	
	sillyfunction tut(y_out,a_in,b_in,c_in);
	//Another way: sillyfunction tut(.a(a_in),.b(b_in),.c(c_in),.y(y_out)); 
	
	
	
	initial begin 
	a_in=0; b_in=0;c_in=0;
	#10;
	c_in=1;
	#10;
	b_in=1;c_in=0;
	#10
	c_in=1;
	#10
	a_in=1;b_in=0;c_in=0;
	end
	
endmodule
	