
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    IS04569PCG01PDM
Date:        Wed Apr 20 15:59:26 2022
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro gagRetTopMod_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "gagRetTopMod_syn.tcl"
New HDL Analyst: enabled
log file: "G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr"
Running: synthesis in foreground

Running gagRetTopMod_syn|synthesis

Running: compile (Compile) on gagRetTopMod_syn|synthesis
# Wed Apr 20 15:59:30 2022

Running: compile_flow (Compile Process) on gagRetTopMod_syn|synthesis
# Wed Apr 20 15:59:30 2022

Running: compiler (Compile Input) on gagRetTopMod_syn|synthesis
# Wed Apr 20 15:59:30 2022
Copied G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\synwork\gagRetTopMod_comp.srs to G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srs

compiler completed
# Wed Apr 20 15:59:33 2022

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on gagRetTopMod_syn|synthesis
# Wed Apr 20 15:59:33 2022

multi_srs_gen completed
# Wed Apr 20 15:59:34 2022

Return Code: 0
Run Time:00h:00m:01s
Copied G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\synwork\gagRetTopMod_mult.srs to G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srs
Complete: Compile Process on gagRetTopMod_syn|synthesis

Running: premap (Pre-mapping) on gagRetTopMod_syn|synthesis
# Wed Apr 20 15:59:34 2022

premap completed with warnings
# Wed Apr 20 15:59:35 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on gagRetTopMod_syn|synthesis

Running: map (Map) on gagRetTopMod_syn|synthesis
# Wed Apr 20 15:59:35 2022

Running: fpga_mapper (Map & Optimize) on gagRetTopMod_syn|synthesis
# Wed Apr 20 15:59:35 2022
Copied G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\synwork\gagRetTopMod_m.srm to G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srm

fpga_mapper completed with warnings
# Wed Apr 20 15:59:42 2022

Return Code: 1
Run Time:00h:00m:07s
Complete: Map on gagRetTopMod_syn|synthesis
Complete: Logic Synthesis on gagRetTopMod_syn|synthesis
Note: Opening local project RTL file 'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srs'
exit status=0
License checkin: synplifypro_actel
