# Generated by Yosys 0.7+      10 (git sha1 1827a48, clang 8.0.0 -fPIC -Os)

.model main
.inputs clk
.outputs J3[0] J3[1]
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=clk D=lut4_O Q=dff_O
.attr src "tff.v:4"
.gate SB_LUT4 I0=dff_O I1=$false I2=$false I3=$false O=lut4_O
.attr src "tff.v:5"
.param LUT_INIT 0101010101010101
.names clk J3[0]
1 1
.names dff_O J3[1]
1 1
.end
