Fitter report for ft232h_245fifo
Tue Nov 28 16:54:43 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Nov 28 16:54:43 2023       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; ft232h_245fifo                              ;
; Top-level Entity Name              ; fpga_top_ft232h_tx_mass                     ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M08SAE144C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,170 / 8,064 ( 15 % )                      ;
;     Total combinational functions  ; 967 / 8,064 ( 12 % )                        ;
;     Dedicated logic registers      ; 759 / 8,064 ( 9 % )                         ;
; Total registers                    ; 759                                         ;
; Total pins                         ; 23 / 101 ( 23 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 50,176 / 387,072 ( 13 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                              ;
; Total PLLs                         ; 0 / 1 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M08SAE144C8G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.5%      ;
;     Processor 3            ;   9.3%      ;
;     Processor 4            ;   9.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                 ;
+--------------+-------------------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity          ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+-------------------------+--------------+------------+---------------+----------------+
; I/O Standard ; fpga_top_ft232h_tx_mass ;              ; LED        ; 1.5 V         ; QSF Assignment ;
; I/O Standard ; fpga_top_ft232h_tx_mass ;              ; ftdi_data  ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+-------------------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1853 ) ; 0.00 % ( 0 / 1853 )        ; 0.00 % ( 0 / 1853 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1853 ) ; 0.00 % ( 0 / 1853 )        ; 0.00 % ( 0 / 1853 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1837 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/gitwork/master/ft232h_245fifo/output_files/ft232h_245fifo.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,170 / 8,064 ( 15 % )    ;
;     -- Combinational with no register       ; 411                       ;
;     -- Register only                        ; 203                       ;
;     -- Combinational with a register        ; 556                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 425                       ;
;     -- 3 input functions                    ; 279                       ;
;     -- <=2 input functions                  ; 263                       ;
;     -- Register only                        ; 203                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 795                       ;
;     -- arithmetic mode                      ; 172                       ;
;                                             ;                           ;
; Total registers*                            ; 759 / 8,542 ( 9 % )       ;
;     -- Dedicated logic registers            ; 759 / 8,064 ( 9 % )       ;
;     -- I/O registers                        ; 0 / 478 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 102 / 504 ( 20 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 23 / 101 ( 23 % )         ;
;     -- Clock pins                           ; 4 / 4 ( 100 % )           ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )           ;
;                                             ;                           ;
; M9Ks                                        ; 7 / 42 ( 17 % )           ;
; UFM blocks                                  ; 0 / 1 ( 0 % )             ;
; ADC blocks                                  ; 0 / 1 ( 0 % )             ;
; Total block memory bits                     ; 50,176 / 387,072 ( 13 % ) ;
; Total block memory implementation bits      ; 64,512 / 387,072 ( 17 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )            ;
; PLLs                                        ; 0 / 1 ( 0 % )             ;
; Global signals                              ; 3                         ;
;     -- Global clocks                        ; 3 / 10 ( 30 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Remote update blocks                        ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 3.9% / 4.0% / 3.8%        ;
; Peak interconnect usage (total/H/V)         ; 5.9% / 6.3% / 6.0%        ;
; Maximum fan-out                             ; 379                       ;
; Highest non-global fan-out                  ; 379                       ;
; Total fan-out                               ; 6125                      ;
; Average fan-out                             ; 3.17                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1170 / 8064 ( 15 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register       ; 411                  ; 0                              ;
;     -- Register only                        ; 203                  ; 0                              ;
;     -- Combinational with a register        ; 556                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 425                  ; 0                              ;
;     -- 3 input functions                    ; 279                  ; 0                              ;
;     -- <=2 input functions                  ; 263                  ; 0                              ;
;     -- Register only                        ; 203                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 795                  ; 0                              ;
;     -- arithmetic mode                      ; 172                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 759                  ; 0                              ;
;     -- Dedicated logic registers            ; 759 / 8064 ( 9 % )   ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 102 / 504 ( 20 % )   ; 0 / 504 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 23                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )                 ;
; Total memory bits                           ; 50176                ; 0                              ;
; Total RAM block bits                        ; 64512                ; 0                              ;
; M9K                                         ; 7 / 42 ( 16 % )      ; 0 / 42 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )      ; 0 / 12 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 8                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 8                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 6135                 ; 8                              ;
;     -- Registered Connections               ; 2148                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 16                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 6                    ; 0                              ;
;     -- Output Ports                         ; 9                    ; 0                              ;
;     -- Bidir Ports                          ; 8                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ahmed_clk  ; 100   ; 6        ; 31           ; 19           ; 7            ; 49                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; ahmed_data ; 101   ; 6        ; 31           ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; --                        ; User                 ; 0         ;
; clk        ; 27    ; 2        ; 0            ; 7            ; 21           ; 344                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; ftdi_clk   ; 134   ; 8        ; 6            ; 10           ; 28           ; 379                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; ftdi_rxf_n ; 124   ; 8        ; 11           ; 25           ; 14           ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; ftdi_txe_n ; 127   ; 8        ; 11           ; 25           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0]      ; 88    ; 6        ; 31           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]      ; 89    ; 6        ; 31           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]      ; 90    ; 6        ; 31           ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]      ; 91    ; 6        ; 31           ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ftdi_oe_n   ; 135   ; 8        ; 3            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ftdi_pwrsav ; 140   ; 8        ; 1            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ftdi_rd_n   ; 130   ; 8        ; 11           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ftdi_siwu   ; 131   ; 8        ; 6            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ftdi_wr_n   ; 132   ; 8        ; 6            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                         ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------+
; ftdi_data[0] ; 122   ; 8        ; 13           ; 25           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[5] (inverted) ;
; ftdi_data[1] ; 29    ; 2        ; 0            ; 6            ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[5] (inverted) ;
; ftdi_data[2] ; 119   ; 7        ; 19           ; 25           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[5] (inverted) ;
; ftdi_data[3] ; 118   ; 7        ; 19           ; 25           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[5] (inverted) ;
; ftdi_data[4] ; 114   ; 7        ; 24           ; 25           ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[5] (inverted) ;
; ftdi_data[5] ; 113   ; 7        ; 27           ; 25           ; 28           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[5] (inverted) ;
; ftdi_data[6] ; 111   ; 7        ; 29           ; 25           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[5] (inverted) ;
; ftdi_data[7] ; 110   ; 7        ; 29           ; 25           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[5] (inverted) ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; 16       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; 18       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; 19       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; 20       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; 122      ; DEV_OE                                             ; Use as regular IO              ; ftdi_data[0]        ; Dual Purpose Pin ;
; 126      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; 129      ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; 134      ; DIFFIO_RX_T22n, DIFFOUT_T22n, CRC_ERROR, Low_Speed ; Use as regular IO              ; ftdi_clk            ; Dual Purpose Pin ;
; 136      ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; 138      ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 8 ( 0 % )    ; 2.5V          ; --           ;
; 1B       ; 4 / 10 ( 40 % )  ; 2.5V          ; --           ;
; 2        ; 2 / 7 ( 29 % )   ; 3.3V          ; --           ;
; 3        ; 0 / 18 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 7 ( 0 % )    ; 2.5V          ; --           ;
; 5        ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 6 / 15 ( 40 % )  ; 1.5V          ; --           ;
; 7        ; 6 / 7 ( 86 % )   ; 3.3V          ; --           ;
; 8        ; 13 / 17 ( 76 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; ANAIN1                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; REFGND                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; ADC_VREF                                       ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 9        ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 13       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 15       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 16       ; 20         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; 17       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 22         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; 19       ; 24         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; 20       ; 26         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; 21       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 23       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 25       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 26       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 27       ; 38         ; 2        ; clk                                            ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 29       ; 42         ; 2        ; ftdi_data[1]                                   ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 30       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 31       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 32       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 34       ;            ; --       ; VCCA2                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 38       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 39       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 41       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 42       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 43       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 44       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 45       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 46       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 47       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 48       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 49       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 50       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 51       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 52       ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 53       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 54       ; 80         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 55       ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 56       ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 57       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 58       ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 59       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 60       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 61       ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 62       ; 102        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 63       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 64       ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 65       ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 66       ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 67       ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 69       ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 70       ; 118        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 71       ;            ; --       ; VCCA5                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 74       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 78       ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 79       ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 80       ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 81       ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 82       ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 84       ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 148        ; 6        ; LED[0]                                         ; output ; 1.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 150        ; 6        ; LED[1]                                         ; output ; 1.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 152        ; 6        ; LED[2]                                         ; output ; 1.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 154        ; 6        ; LED[3]                                         ; output ; 1.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 156        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 93       ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 94       ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V      ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 96       ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 97       ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 98       ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 177        ; 6        ; ahmed_clk                                      ; input  ; 1.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 178        ; 6        ; ahmed_data                                     ; input  ; 1.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ; 179        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 103      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V      ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 105      ; 188        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 106      ; 190        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA3                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 110      ; 192        ; 7        ; ftdi_data[7]                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 194        ; 7        ; ftdi_data[6]                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 113      ; 202        ; 7        ; ftdi_data[5]                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 204        ; 7        ; ftdi_data[4]                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 115      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 118      ; 212        ; 7        ; ftdi_data[3]                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 119      ; 214        ; 7        ; ftdi_data[2]                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 121      ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 122      ; 228        ; 8        ; ftdi_data[0]                                   ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 123      ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 124      ; 233        ; 8        ; ftdi_rxf_n                                     ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 125      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 126      ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 235        ; 8        ; ftdi_txe_n                                     ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 128      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 129      ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 130      ; 236        ; 8        ; ftdi_rd_n                                      ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 131      ; 238        ; 8        ; ftdi_siwu                                      ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 132      ; 240        ; 8        ; ftdi_wr_n                                      ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 133      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 134      ; 242        ; 8        ; ftdi_clk                                       ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 135      ; 243        ; 8        ; ftdi_oe_n                                      ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 137      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 138      ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 140      ; 248        ; 8        ; ftdi_pwrsav                                    ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; 141      ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 142      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; LED[0]       ; Missing drive strength and slew rate ;
; LED[1]       ; Missing drive strength and slew rate ;
; LED[2]       ; Missing drive strength and slew rate ;
; LED[3]       ; Missing drive strength and slew rate ;
; ftdi_pwrsav  ; Missing drive strength               ;
; ftdi_siwu    ; Missing drive strength               ;
; ftdi_oe_n    ; Missing drive strength               ;
; ftdi_rd_n    ; Missing drive strength               ;
; ftdi_wr_n    ; Missing drive strength               ;
; ftdi_data[0] ; Missing drive strength               ;
; ftdi_data[1] ; Missing drive strength               ;
; ftdi_data[2] ; Missing drive strength               ;
; ftdi_data[3] ; Missing drive strength               ;
; ftdi_data[4] ; Missing drive strength               ;
; ftdi_data[5] ; Missing drive strength               ;
; ftdi_data[6] ; Missing drive strength               ;
; ftdi_data[7] ; Missing drive strength               ;
+--------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                  ; Entity Name             ; Library Name ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |fpga_top_ft232h_tx_mass                                     ; 1170 (4)    ; 759 (3)                   ; 0 (0)         ; 50176       ; 7    ; 1          ; 0            ; 0       ; 0         ; 23   ; 0            ; 411 (1)      ; 203 (3)           ; 556 (0)          ; 0          ; |fpga_top_ft232h_tx_mass                                                                                                                                                                                             ; fpga_top_ft232h_tx_mass ; work         ;
;    |clock_beat:u_ftdi_clk_beat|                              ; 45 (45)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 33 (33)          ; 0          ; |fpga_top_ft232h_tx_mass|clock_beat:u_ftdi_clk_beat                                                                                                                                                                  ; clock_beat              ; work         ;
;    |ftdi_245fifo_top:u_ftdi_245fifo_top|                     ; 861 (0)     ; 592 (0)                   ; 0 (0)         ; 48128       ; 6    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 269 (0)      ; 158 (0)           ; 434 (0)          ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top                                                                                                                                                         ; ftdi_245fifo_top        ; work         ;
;       |axi_stream_packing:u_rx_packing|                      ; 34 (34)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 19 (19)          ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing                                                                                                                         ; axi_stream_packing      ; work         ;
;       |axi_stream_packing:u_tx_packing|                      ; 258 (258)   ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (185)    ; 1 (1)             ; 72 (72)          ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing                                                                                                                         ; axi_stream_packing      ; work         ;
;       |axi_stream_resizing:u_tx_downsizing|                  ; 41 (0)      ; 36 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (0)             ; 35 (0)           ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing                                                                                                                     ; axi_stream_resizing     ; work         ;
;          |axi_stream_downsizing:u_axi_stream_downsizing|     ; 41 (41)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 35 (35)          ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing                                                                       ; axi_stream_downsizing   ; work         ;
;       |fifo2:u_rx_fifo2|                                     ; 20 (20)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 8 (8)             ; 10 (10)          ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2                                                                                                                                        ; fifo2                   ; work         ;
;       |fifo2:u_tx_fifo2_1|                                   ; 78 (78)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 33 (33)           ; 43 (43)          ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1                                                                                                                                      ; fifo2                   ; work         ;
;       |fifo2:u_tx_fifo2_2|                                   ; 76 (76)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 36 (36)           ; 38 (38)          ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2                                                                                                                                      ; fifo2                   ; work         ;
;       |fifo2:u_tx_fifo2_3|                                   ; 23 (23)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 9 (9)             ; 11 (11)          ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3                                                                                                                                      ; fifo2                   ; work         ;
;       |fifo4:u_rx_fifo4|                                     ; 64 (64)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 1 (1)             ; 43 (43)          ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4                                                                                                                                        ; fifo4                   ; work         ;
;       |fifo_async:u_rx_fifo_async|                           ; 77 (77)     ; 73 (73)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 28 (28)           ; 45 (45)          ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async                                                                                                                              ; fifo_async              ; work         ;
;          |altsyncram:buffer_rtl_0|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0                                                                                                      ; altsyncram              ; work         ;
;             |altsyncram_6bc1:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_6bc1:auto_generated                                                                       ; altsyncram_6bc1         ; work         ;
;       |fifo_async:u_tx_fifo_async|                           ; 93 (93)     ; 89 (89)                   ; 0 (0)         ; 36864       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 31 (31)           ; 58 (58)          ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async                                                                                                                              ; fifo_async              ; work         ;
;          |altsyncram:buffer_rtl_0|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0                                                                                                      ; altsyncram              ; work         ;
;             |altsyncram_ejc1:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_ejc1:auto_generated                                                                       ; altsyncram_ejc1         ; work         ;
;       |fifo_delay_submit:u_tx_fifo_delay_submit|             ; 73 (73)     ; 56 (56)                   ; 0 (0)         ; 9216        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 4 (4)             ; 52 (52)          ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit                                                                                                                ; fifo_delay_submit       ; work         ;
;          |altsyncram:buffer_rtl_0|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0                                                                                        ; altsyncram              ; work         ;
;             |altsyncram_8dg1:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0|altsyncram_8dg1:auto_generated                                                         ; altsyncram_8dg1         ; work         ;
;       |ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|                  ; 24 (24)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 14 (14)          ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm                                                                                                                     ; ftdi_245fifo_fsm        ; work         ;
;       |resetn_sync:u_resetn_sync_rx|                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_rx                                                                                                                            ; resetn_sync             ; work         ;
;       |resetn_sync:u_resetn_sync_tx|                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_tx                                                                                                                            ; resetn_sync             ; work         ;
;       |resetn_sync:u_resetn_sync_usb|                        ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; 0          ; |fpga_top_ft232h_tx_mass|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_usb                                                                                                                           ; resetn_sync             ; work         ;
;    |tx_specified_len:u_tx_specified_len|                     ; 263 (153)   ; 131 (39)                  ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 129 (110)    ; 42 (1)            ; 92 (42)          ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len                                                                                                                                                         ; tx_specified_len        ; work         ;
;       |ahmed_fifo:ahmed_fifo_inst|                           ; 111 (0)     ; 92 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 41 (0)            ; 51 (0)           ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst                                                                                                                              ; ahmed_fifo              ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 111 (0)     ; 92 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 41 (0)            ; 51 (0)           ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                            ; dcfifo_mixed_widths     ; work         ;
;             |dcfifo_m2i1:auto_generated|                     ; 111 (35)    ; 92 (26)                   ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (7)       ; 41 (22)           ; 51 (6)           ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated                                                 ; dcfifo_m2i1             ; work         ;
;                |a_gray2bin_ira:rdptr_g_gray2bin|             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_gray2bin_ira:rdptr_g_gray2bin                 ; a_gray2bin_ira          ; work         ;
;                |a_gray2bin_ira:rs_dgwp_gray2bin|             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_gray2bin_ira:rs_dgwp_gray2bin                 ; a_gray2bin_ira          ; work         ;
;                |a_graycounter_agb:wrptr_g1p|                 ; 13 (13)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 10 (10)          ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_agb:wrptr_g1p                     ; a_graycounter_agb       ; work         ;
;                |a_graycounter_f26:rdptr_g1p|                 ; 15 (15)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 9 (9)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_f26:rdptr_g1p                     ; a_graycounter_f26       ; work         ;
;                |alt_synch_pipe_h9l:rs_dgwp|                  ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 6 (0)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_h9l:rs_dgwp                      ; alt_synch_pipe_h9l      ; work         ;
;                   |dffpipe_2v8:dffpipe6|                     ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 6 (6)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe6 ; dffpipe_2v8             ; work         ;
;                |alt_synch_pipe_i9l:ws_dgrp|                  ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 4 (0)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp                      ; alt_synch_pipe_i9l      ; work         ;
;                   |dffpipe_3v8:dffpipe9|                     ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 4 (4)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9 ; dffpipe_3v8             ; work         ;
;                |altsyncram_ea01:fifo_ram|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|altsyncram_ea01:fifo_ram                        ; altsyncram_ea01         ; work         ;
;                |cmpr_3h5:rdempty_eq_comp|                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|cmpr_3h5:rdempty_eq_comp                        ; cmpr_3h5                ; work         ;
;                |cmpr_3h5:rdfull_eq_comp|                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|cmpr_3h5:rdfull_eq_comp                         ; cmpr_3h5                ; work         ;
;                |cmpr_3h5:wrfull_eq_comp|                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|cmpr_3h5:wrfull_eq_comp                         ; cmpr_3h5                ; work         ;
;                |cntr_i0d:cntr_b|                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|cntr_i0d:cntr_b                                 ; cntr_i0d                ; work         ;
;                |dffpipe_pu8:rdfull_reg|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|dffpipe_pu8:rdfull_reg                          ; dffpipe_pu8             ; work         ;
;                |dffpipe_vu8:rs_brp|                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|dffpipe_vu8:rs_brp                              ; dffpipe_vu8             ; work         ;
;                |dffpipe_vu8:rs_bwp|                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |fpga_top_ft232h_tx_mass|tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|dffpipe_vu8:rs_bwp                              ; dffpipe_vu8             ; work         ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; LED[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ftdi_pwrsav  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ftdi_siwu    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ftdi_oe_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ftdi_rd_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ftdi_wr_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ftdi_data[0] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; ftdi_data[1] ; Bidir    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; ftdi_data[2] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; ftdi_data[3] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; ftdi_data[4] ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; ftdi_data[5] ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; ftdi_data[6] ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; ftdi_data[7] ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; clk          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ftdi_clk     ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; ftdi_rxf_n   ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; ftdi_txe_n   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; ahmed_clk    ; Input    ; (6) 873 ps    ; (0) 0 ps      ; --                    ; --  ; --   ;
; ahmed_data   ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ftdi_data[0]                                                                                                                                                                                                  ;                   ;         ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|rx_tdata[0]~0                                                                                                                  ; 1                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3~6                                                                                                                                           ; 1                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2~43                                                                                                                                          ; 1                 ; 6       ;
; ftdi_data[1]                                                                                                                                                                                                  ;                   ;         ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|rx_tdata[1]~1                                                                                                                  ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3~7                                                                                                                                           ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2~44                                                                                                                                          ; 1                 ; 0       ;
; ftdi_data[2]                                                                                                                                                                                                  ;                   ;         ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|rx_tdata[2]~2                                                                                                                  ; 1                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3~8                                                                                                                                           ; 1                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2~45                                                                                                                                          ; 1                 ; 6       ;
; ftdi_data[3]                                                                                                                                                                                                  ;                   ;         ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|rx_tdata[3]~3                                                                                                                  ; 1                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3~9                                                                                                                                           ; 1                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2~46                                                                                                                                          ; 1                 ; 6       ;
; ftdi_data[4]                                                                                                                                                                                                  ;                   ;         ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|rx_tdata[4]~7                                                                                                                  ; 0                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3~13                                                                                                                                          ; 0                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2~50                                                                                                                                          ; 0                 ; 6       ;
; ftdi_data[5]                                                                                                                                                                                                  ;                   ;         ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|rx_tdata[5]~6                                                                                                                  ; 0                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3~12                                                                                                                                          ; 0                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2~49                                                                                                                                          ; 0                 ; 6       ;
; ftdi_data[6]                                                                                                                                                                                                  ;                   ;         ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|rx_tdata[6]~5                                                                                                                  ; 0                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3~11                                                                                                                                          ; 0                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2~48                                                                                                                                          ; 0                 ; 6       ;
; ftdi_data[7]                                                                                                                                                                                                  ;                   ;         ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|rx_tdata[7]~4                                                                                                                  ; 1                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3~10                                                                                                                                          ; 1                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2~47                                                                                                                                          ; 1                 ; 6       ;
; clk                                                                                                                                                                                                           ;                   ;         ;
; ftdi_clk                                                                                                                                                                                                      ;                   ;         ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1_en                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[0]                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[1]                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[5]                                                                                                                       ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|beat                                                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|r_count[0]                                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|unflushed                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3[9]                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr[1]                                                                                                                   ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr[2]                                                                                                                   ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr[3]                                                                                                                   ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr[4]                                                                                                                   ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr[5]                                                                                                                   ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr[6]                                                                                                                   ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr[7]                                                                                                                   ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr[8]                                                                                                                   ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr[9]                                                                                                                   ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr[10]                                                                                                                  ; 1                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[0]                                                                                                                                                                    ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[1]                                                                                                                                                                    ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[2]                                                                                                                                                                    ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[3]                                                                                                                                                                    ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[4]                                                                                                                                                                    ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[5]                                                                                                                                                                    ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[6]                                                                                                                                                                    ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[7]                                                                                                                                                                    ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[8]                                                                                                                                                                    ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[9]                                                                                                                                                                    ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[10]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[11]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[12]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[13]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[14]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[15]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[16]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[17]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[18]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[19]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[20]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[21]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[22]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[23]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[24]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[25]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[26]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[27]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[28]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[29]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[30]                                                                                                                                                                   ; 0                 ; 0       ;
;      - clock_beat:u_ftdi_clk_beat|count[31]                                                                                                                                                                   ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count[0]                                                                                                                  ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count[1]                                                                                                                  ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count[2]                                                                                                                  ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count[3]                                                                                                                  ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count[4]                                                                                                                  ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count[5]                                                                                                                  ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count[6]                                                                                                                  ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count[7]                                                                                                                  ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count[8]                                                                                                                  ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count[9]                                                                                                                  ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count[10]                                                                                                                 ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_keep[0]                                                                      ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2_en                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_keep[1]                                                                      ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_keep[2]                                                                      ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3_en                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_ejc1:auto_generated|ram_block1a0                                                                     ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_ejc1:auto_generated|ram_block1a5                                                                     ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_ejc1:auto_generated|ram_block1a14                                                                    ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_ejc1:auto_generated|ram_block1a23                                                                    ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0|altsyncram_8dg1:auto_generated|ram_block1a0                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_6bc1:auto_generated|ram_block1a0                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[3]                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[2]                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[4]                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_usb|rstn_shift[0]                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|o_en                                                                                                                      ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2_en_n                                                                                                                                      ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1[8]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1_en                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|o_tvalid                                                                                                                           ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wptr[2]                                                                                                                                 ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wptr[1]                                                                                                                                 ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wptr[3]                                                                                                                                 ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq2_rptr_grey[2]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq2_rptr_grey[1]                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wptr[4]                                                                                                                                 ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wptr[5]                                                                                                                                 ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq2_rptr_grey[4]                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq2_rptr_grey[3]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wptr[6]                                                                                                                                 ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wptr[7]                                                                                                                                 ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq2_rptr_grey[6]                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq2_rptr_grey[5]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq2_rptr_grey[7]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wptr[8]                                                                                                                                 ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq2_rptr_grey[8]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq2_rptr_grey[0]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wptr[0]                                                                                                                                 ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data4_en                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_usb|rstn_shift[1]                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit_d[10]                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|rptr[10]                                                                                                                  ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|rptr[9]                                                                                                                   ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|rptr[8]                                                                                                                   ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|rptr[7]                                                                                                                   ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|rptr[6]                                                                                                                   ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|rptr[5]                                                                                                                   ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|rptr[4]                                                                                                                   ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|rptr[3]                                                                                                                   ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|rptr[2]                                                                                                                   ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|rptr[1]                                                                                                                   ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|rptr[0]                                                                                                                   ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit_d[8]                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit_d[7]                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit_d[9]                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit_d[4]                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit_d[5]                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit_d[0]                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit_d[1]                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit_d[2]                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit_d[3]                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit_d[6]                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2[8]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1[0]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1[1]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1[2]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1[3]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1[4]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1[5]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1[6]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1[7]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|o_tdata[0]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|o_tdata[1]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|o_tdata[2]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1[9]                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1[8]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq1_rptr_grey[2]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq1_rptr_grey[1]                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq1_rptr_grey[4]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq1_rptr_grey[3]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq1_rptr_grey[6]                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq1_rptr_grey[5]                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq1_rptr_grey[7]                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq1_rptr_grey[8]                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq1_rptr_grey[0]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_usb|rstn_shift[2]                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit[10]                                                                                                           ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit[8]                                                                                                            ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit[7]                                                                                                            ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit[9]                                                                                                            ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit[4]                                                                                                            ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit[5]                                                                                                            ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit[0]                                                                                                            ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit[1]                                                                                                            ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit[2]                                                                                                            ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit[3]                                                                                                            ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit[6]                                                                                                            ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr[0]                                                                                                                   ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2[0]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2[1]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2[2]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2[3]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2[4]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2[5]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2[6]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2[7]                                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1[0]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|r_bytes[0]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|r_bytes[1]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1[1]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|r_bytes[2]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1[2]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[9]                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[8]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_usb|rstn_shift[3]                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[32]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_keep[3]                                                                      ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1_en                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[0]                                                                      ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[1]                                                                      ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[2]                                                                      ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[3]                                                                      ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[4]                                                                      ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[5]                                                                      ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[6]                                                                      ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[7]                                                                      ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[0]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq_wptr_grey[0]                                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq_wptr_grey[1]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq_wptr_grey[2]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq_wptr_grey[3]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq_wptr_grey[4]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq_wptr_grey[5]                                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq_wptr_grey[6]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq_wptr_grey[7]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wq_wptr_grey[8]                                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[1]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[2]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3[8]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[33]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[32]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2_en_n                                                                                                                                      ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|o_tvalid                                                                                                                                ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[35]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[34]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[0]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[8]                                                                      ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[1]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[9]                                                                      ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[2]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[10]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[3]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[11]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[4]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[12]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[5]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[13]                                                                     ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[6]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[14]                                                                     ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[7]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[15]                                                                     ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3[0]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq_rptr_grey[2]                                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq_rptr_grey[1]                                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq_rptr_grey[3]                                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq_rptr_grey[4]                                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq_rptr_grey[6]                                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq_rptr_grey[5]                                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq_rptr_grey[8]                                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq_rptr_grey[7]                                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq_rptr_grey[9]                                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq_rptr_grey[10]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq_rptr_grey[0]                                                                                                                         ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|o_tdata[3]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|o_tdata[7]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|o_tdata[6]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|o_tdata[5]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|o_tdata[4]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3[1]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3[2]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data4[9]                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data4[8]                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[33]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rptr[0]                                                                                                                                 ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rptr[1]                                                                                                                                 ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rptr[2]                                                                                                                                 ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rptr[3]                                                                                                                                 ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rptr[4]                                                                                                                                 ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rptr[5]                                                                                                                                 ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rptr[6]                                                                                                                                 ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rptr[7]                                                                                                                                 ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rptr[8]                                                                                                                                 ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rptr[9]                                                                                                                                 ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq2_wptr_grey[0]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq2_wptr_grey[1]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq2_wptr_grey[2]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq2_wptr_grey[3]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq2_wptr_grey[5]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq2_wptr_grey[4]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq2_wptr_grey[7]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq2_wptr_grey[6]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq2_wptr_grey[10]                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rptr[10]                                                                                                                                ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq2_wptr_grey[9]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq2_wptr_grey[8]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[35]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[34]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[0]                                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[8]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[16]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[1]                                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[9]                                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[17]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[2]                                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[10]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[18]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[3]                                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[11]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[19]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[4]                                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[12]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[20]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[5]                                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[13]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[21]                                                                     ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[6]                                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[14]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[22]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[7]                                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[15]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[23]                                                                     ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data4[0]                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|r_bytes[3]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1[3]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|r_bytes[7]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1[7]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|r_bytes[6]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1[6]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|r_bytes[5]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1[5]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|r_bytes[4]                                                                                                                         ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1[4]                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data4[1]                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data4[2]                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq1_wptr_grey[0]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq1_wptr_grey[1]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq1_wptr_grey[2]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq1_wptr_grey[3]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq1_wptr_grey[5]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq1_wptr_grey[4]                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq1_wptr_grey[7]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq1_wptr_grey[6]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq1_wptr_grey[10]                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq1_wptr_grey[9]                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|rq1_wptr_grey[8]                                                                                                                        ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[8]                                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[16]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[24]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[9]                                                                                                                                        ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[17]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[25]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[10]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[18]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[26]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[11]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[19]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[27]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[12]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[20]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[28]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[13]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[21]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[29]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[14]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[22]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[30]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[15]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[23]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[31]                                                                     ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[3]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[7]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[6]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[5]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[4]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[16]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[24]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[17]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[25]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[18]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[26]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[19]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[27]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[20]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[28]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[21]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[29]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[22]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[30]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[23]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[31]                                                                                                                                       ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3[3]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3[7]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3[6]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3[5]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3[4]                                                                                                                                          ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[24]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[25]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[26]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[27]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[28]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[29]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[30]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[31]                                                                                                                                       ; 0                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data4[3]                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data4[7]                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data4[6]                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data4[5]                                                                                                                                          ; 1                 ; 0       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data4[4]                                                                                                                                          ; 0                 ; 0       ;
; ftdi_rxf_n                                                                                                                                                                                                    ;                   ;         ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|Selector5~0                                                                                                                    ; 1                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|rx_tvalid~0                                                                                                                    ; 1                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|rx_tlast~0                                                                                                                     ; 1                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1~1                                                                                                                                           ; 1                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[9]~38                                                                                                                                       ; 1                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|rx_tvalid~1                                                                                                                    ; 1                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[9]~42                                                                                                                                       ; 1                 ; 6       ;
; ftdi_txe_n                                                                                                                                                                                                    ;                   ;         ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1_en~2                                                                                                                                      ; 0                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|Selector0~3                                                                                                                    ; 0                 ; 6       ;
;      - ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2[8]~4                                                                                                                                      ; 0                 ; 6       ;
; ahmed_clk                                                                                                                                                                                                     ;                   ;         ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|delayed_wrptr_g[6]                                         ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|delayed_wrptr_g[5]                                         ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|delayed_wrptr_g[4]                                         ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|delayed_wrptr_g[3]                                         ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|delayed_wrptr_g[2]                                         ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|delayed_wrptr_g[1]                                         ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|delayed_wrptr_g[0]                                         ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|wrptr_g[11]                                                ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|altsyncram_ea01:fifo_ram|ram_block11a0                     ; 0                 ; 6       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|wrptr_g[10]                                                ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|wrptr_g[9]                                                 ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|wrptr_g[8]                                                 ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|wrptr_g[7]                                                 ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|wrptr_g[6]                                                 ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|wrptr_g[5]                                                 ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_agb:wrptr_g1p|counter10a[6]                  ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9|dffe11a[6] ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9|dffe11a[4] ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9|dffe11a[5] ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9|dffe11a[2] ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9|dffe11a[1] ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9|dffe11a[3] ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9|dffe11a[0] ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_agb:wrptr_g1p|counter10a[5]                  ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_agb:wrptr_g1p|counter10a[4]                  ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_agb:wrptr_g1p|counter10a[3]                  ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_agb:wrptr_g1p|counter10a[2]                  ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_agb:wrptr_g1p|counter10a[1]                  ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_agb:wrptr_g1p|counter10a[0]                  ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_agb:wrptr_g1p|parity8                        ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|cntr_i0d:cntr_b|counter_reg_bit4                           ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|cntr_i0d:cntr_b|counter_reg_bit3                           ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|cntr_i0d:cntr_b|counter_reg_bit2                           ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|cntr_i0d:cntr_b|counter_reg_bit1                           ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|cntr_i0d:cntr_b|counter_reg_bit0                           ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9|dffe10a[6] ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9|dffe10a[4] ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9|dffe10a[5] ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9|dffe10a[2] ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9|dffe10a[1] ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9|dffe10a[3] ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe9|dffe10a[0] ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_agb:wrptr_g1p|sub_parity9a0                  ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_agb:wrptr_g1p|sub_parity9a1                  ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|wrptr_g[0]                                                 ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|wrptr_g[1]                                                 ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|wrptr_g[2]                                                 ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|wrptr_g[3]                                                 ; 1                 ; 0       ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|wrptr_g[4]                                                 ; 1                 ; 0       ;
; ahmed_data                                                                                                                                                                                                    ;                   ;         ;
;      - tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|altsyncram_ea01:fifo_ram|ram_block11a0                     ; 1                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                      ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; ahmed_clk                                                                                                                                                                                 ; PIN_100            ; 49      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                       ; PIN_27             ; 344     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; clock_beat:u_ftdi_clk_beat|LessThan0~11                                                                                                                                                   ; LCCOMB_X1_Y9_N20   ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|i_tready~0                                                                                                            ; LCCOMB_X11_Y11_N22 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|o_tdata[0]~3                                                                                                          ; LCCOMB_X11_Y11_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|unflushed                                                                                                             ; FF_X11_Y11_N1      ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|LessThan1~0                                                                                                           ; LCCOMB_X20_Y14_N24 ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|i_tready~1                                                                                                            ; LCCOMB_X23_Y15_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|o_tdata[0]~0                                                                                                          ; LCCOMB_X23_Y15_N24 ; 71      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|r_bytes[14]~52                                                                                                        ; LCCOMB_X24_Y14_N14 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|r_bytes[27]~53                                                                                                        ; LCCOMB_X23_Y14_N6  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|unflushed                                                                                                             ; FF_X23_Y15_N9      ; 48      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_keep~3                                                          ; LCCOMB_X18_Y11_N18 ; 36      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2|data1_en                                                                                                                             ; FF_X14_Y13_N25     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2|data1~1                                                                                                                              ; LCCOMB_X14_Y13_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2|data2[0]~0                                                                                                                           ; LCCOMB_X14_Y13_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data1~1                                                                                                                            ; LCCOMB_X23_Y15_N2  ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data2[35]~0                                                                                                                        ; LCCOMB_X23_Y15_N4  ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data2_en_n                                                                                                                         ; FF_X24_Y14_N31     ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1~1                                                                                                                            ; LCCOMB_X18_Y11_N14 ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2[32]~2                                                                                                                        ; LCCOMB_X18_Y11_N30 ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2_en_n                                                                                                                         ; FF_X14_Y9_N11      ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1~1                                                                                                                            ; LCCOMB_X12_Y8_N4   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2[8]~4                                                                                                                         ; LCCOMB_X12_Y16_N26 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1[7]~7                                                                                                                           ; LCCOMB_X11_Y14_N18 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[0]~41                                                                                                                          ; LCCOMB_X11_Y14_N16 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3~0                                                                                                                              ; LCCOMB_X13_Y14_N8  ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3~3                                                                                                                              ; LCCOMB_X11_Y14_N10 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3~5                                                                                                                              ; LCCOMB_X11_Y14_N4  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data4[8]~2                                                                                                                           ; LCCOMB_X11_Y14_N6  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data4_en                                                                                                                             ; FF_X11_Y14_N1      ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|always4~2                                                                                                                  ; LCCOMB_X11_Y11_N10 ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|always4~0                                                                                                                  ; LCCOMB_X23_Y12_N8  ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count[8]~14                                                                                                  ; LCCOMB_X10_Y8_N30  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count~11                                                                                                     ; LCCOMB_X13_Y10_N16 ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr_submit~0                                                                                                ; LCCOMB_X10_Y8_N28  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[5]                                                                                                          ; FF_X12_Y16_N5      ; 15      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_tx|rstn_shift[0]                                                                                                            ; FF_X29_Y10_N9      ; 248     ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_usb|rstn_shift[0]                                                                                                           ; FF_X6_Y9_N9        ; 336     ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; ftdi_clk                                                                                                                                                                                  ; PIN_134            ; 379     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|_~0                                           ; LCCOMB_X29_Y19_N28 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|cmpr_3h5:wrfull_eq_comp|aneb_result_wire[0]~3 ; LCCOMB_X28_Y16_N16 ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|valid_rdreq~0                                 ; LCCOMB_X25_Y16_N24 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_specified_len:u_tx_specified_len|length[19]~3                                                                                                                                          ; LCCOMB_X19_Y18_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_specified_len:u_tx_specified_len|length[1]~6                                                                                                                                           ; LCCOMB_X19_Y18_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_specified_len:u_tx_specified_len|length[31]~1                                                                                                                                          ; LCCOMB_X19_Y18_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_specified_len:u_tx_specified_len|length[7]~5                                                                                                                                           ; LCCOMB_X19_Y18_N30 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_specified_len:u_tx_specified_len|length[8]~4                                                                                                                                           ; LCCOMB_X19_Y18_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_specified_len:u_tx_specified_len|state.TX_DATA                                                                                                                                         ; FF_X19_Y18_N25     ; 71      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                            ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                                                             ; PIN_27        ; 344     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_tx|rstn_shift[0]  ; FF_X29_Y10_N9 ; 248     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_usb|rstn_shift[0] ; FF_X6_Y9_N9   ; 336     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                      ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_6bc1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X8_Y9_N0                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_ejc1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 36           ; 1024         ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 36864 ; 1024                        ; 36                          ; 1024                        ; 36                          ; 36864               ; 4    ; None ; M9K_X26_Y9_N0, M9K_X26_Y12_N0, M9K_X26_Y11_N0, M9K_X26_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0|altsyncram_8dg1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 9            ; 1024         ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 9216  ; 1024                        ; 9                           ; 1024                        ; 9                           ; 9216                ; 1    ; None ; M9K_X8_Y8_N0                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|altsyncram_ea01:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 1            ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 2048                        ; 1                           ; 64                          ; 32                          ; 2048                ; 1    ; None ; M9K_X26_Y16_N0                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,591 / 27,275 ( 6 % ) ;
; C16 interconnects     ; 24 / 1,240 ( 2 % )     ;
; C4 interconnects      ; 745 / 20,832 ( 4 % )   ;
; Direct links          ; 242 / 27,275 ( < 1 % ) ;
; Global clocks         ; 3 / 10 ( 30 % )        ;
; Local interconnects   ; 653 / 8,064 ( 8 % )    ;
; R24 interconnects     ; 24 / 1,320 ( 2 % )     ;
; R4 interconnects      ; 1,114 / 28,560 ( 4 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.47) ; Number of LABs  (Total = 102) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 17                            ;
; 2                                           ; 2                             ;
; 3                                           ; 3                             ;
; 4                                           ; 2                             ;
; 5                                           ; 1                             ;
; 6                                           ; 1                             ;
; 7                                           ; 1                             ;
; 8                                           ; 1                             ;
; 9                                           ; 0                             ;
; 10                                          ; 1                             ;
; 11                                          ; 2                             ;
; 12                                          ; 6                             ;
; 13                                          ; 4                             ;
; 14                                          ; 8                             ;
; 15                                          ; 10                            ;
; 16                                          ; 43                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.27) ; Number of LABs  (Total = 102) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 58                            ;
; 1 Clock                            ; 77                            ;
; 1 Clock enable                     ; 33                            ;
; 1 Sync. clear                      ; 12                            ;
; 1 Sync. load                       ; 13                            ;
; 2 Async. clears                    ; 8                             ;
; 2 Clock enables                    ; 21                            ;
; 2 Clocks                           ; 10                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.15) ; Number of LABs  (Total = 102) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 9                             ;
; 2                                            ; 8                             ;
; 3                                            ; 1                             ;
; 4                                            ; 3                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 0                             ;
; 11                                           ; 2                             ;
; 12                                           ; 0                             ;
; 13                                           ; 0                             ;
; 14                                           ; 2                             ;
; 15                                           ; 0                             ;
; 16                                           ; 6                             ;
; 17                                           ; 3                             ;
; 18                                           ; 1                             ;
; 19                                           ; 3                             ;
; 20                                           ; 9                             ;
; 21                                           ; 3                             ;
; 22                                           ; 6                             ;
; 23                                           ; 3                             ;
; 24                                           ; 2                             ;
; 25                                           ; 7                             ;
; 26                                           ; 4                             ;
; 27                                           ; 4                             ;
; 28                                           ; 7                             ;
; 29                                           ; 5                             ;
; 30                                           ; 3                             ;
; 31                                           ; 3                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.38) ; Number of LABs  (Total = 102) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 20                            ;
; 2                                               ; 4                             ;
; 3                                               ; 4                             ;
; 4                                               ; 10                            ;
; 5                                               ; 5                             ;
; 6                                               ; 3                             ;
; 7                                               ; 6                             ;
; 8                                               ; 13                            ;
; 9                                               ; 5                             ;
; 10                                              ; 5                             ;
; 11                                              ; 6                             ;
; 12                                              ; 3                             ;
; 13                                              ; 4                             ;
; 14                                              ; 2                             ;
; 15                                              ; 2                             ;
; 16                                              ; 7                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.16) ; Number of LABs  (Total = 102) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 5                             ;
; 3                                            ; 6                             ;
; 4                                            ; 5                             ;
; 5                                            ; 5                             ;
; 6                                            ; 4                             ;
; 7                                            ; 4                             ;
; 8                                            ; 3                             ;
; 9                                            ; 5                             ;
; 10                                           ; 3                             ;
; 11                                           ; 0                             ;
; 12                                           ; 3                             ;
; 13                                           ; 11                            ;
; 14                                           ; 1                             ;
; 15                                           ; 2                             ;
; 16                                           ; 7                             ;
; 17                                           ; 4                             ;
; 18                                           ; 3                             ;
; 19                                           ; 5                             ;
; 20                                           ; 2                             ;
; 21                                           ; 1                             ;
; 22                                           ; 2                             ;
; 23                                           ; 2                             ;
; 24                                           ; 6                             ;
; 25                                           ; 2                             ;
; 26                                           ; 4                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 23        ; 0            ; 23        ; 0            ; 0            ; 23        ; 23        ; 0            ; 23        ; 23        ; 0            ; 4            ; 0            ; 0            ; 12           ; 0            ; 4            ; 12           ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 23        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 23           ; 0         ; 23           ; 23           ; 0         ; 0         ; 23           ; 0         ; 0         ; 23           ; 19           ; 23           ; 23           ; 11           ; 23           ; 19           ; 11           ; 23           ; 23           ; 23           ; 19           ; 23           ; 23           ; 23           ; 23           ; 23           ; 0         ; 23           ; 23           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LED[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_pwrsav        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_siwu          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_oe_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_rd_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_wr_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_data[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_data[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_data[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_data[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_data[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_data[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_data[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_data[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_clk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_rxf_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ftdi_txe_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ahmed_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ahmed_data         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; ftdi_clk             ; 22.0              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                    ; Destination Register                                                                                                                                                                                  ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ftdi_clk                                                                                                                                                                           ; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2[7]                                                                                                                                       ; 1.440             ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|wptr[0]                                                                                                             ; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_ejc1:auto_generated|ram_block1a24~porta_address_reg0                                                ; 0.126             ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_f26:rdptr_g1p|counter5a3 ; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|altsyncram_ea01:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.090             ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_f26:rdptr_g1p|counter5a4 ; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|altsyncram_ea01:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.088             ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_f26:rdptr_g1p|counter5a1 ; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|altsyncram_ea01:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.084             ;
; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|a_graycounter_f26:rdptr_g1p|counter5a2 ; tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|altsyncram_ea01:fifo_ram|ram_block11a0~portb_address_reg0 ; 0.059             ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1_en                                                                                                                    ; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2_en_n                                                                                                                                     ; 0.014             ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wptr[8]                                                                                                             ; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|wptr[8]                                                                                                                                ; 0.011             ;
; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr[10]                                                                                              ; ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|wptr[10]                                                                                                                 ; 0.011             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 9 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M08SAE144C8G for design "ft232h_245fifo"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAE144C8GES is compatible
    Info (176445): Device 10M04SAE144C8G is compatible
    Info (176445): Device 10M16SAE144C8G is compatible
    Info (176445): Device 10M25SAE144C8G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location 16
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location 18
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location 19
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location 20
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location 129
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location 136
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location 138
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_m2i1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe6|dffe7a* 
Info (332104): Reading SDC File: 'FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/constraint_ft232h.sdc'
Warning (332060): Node: ahmed_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register tx_specified_len:u_tx_specified_len|ahmed_fifo:ahmed_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_m2i1:auto_generated|delayed_wrptr_g[1] is being clocked by ahmed_clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From ftdi_clk (Rise) to ftdi_clk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
    Info (332111):   16.667     ftdi_clk
Info (176353): Automatically promoted node clk~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 13
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_usb|rstn_shift[0]  File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/resetn_sync.v Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_tx|rstn_shift[0]  File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/ftdi_245fifo/resetn_sync.v Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.97 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin ftdi_data[0] uses I/O standard 3.3-V LVTTL at 122 File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 31
    Info (169178): Pin ftdi_data[1] uses I/O standard 3.3-V LVTTL at 29 File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 31
    Info (169178): Pin ftdi_data[2] uses I/O standard 3.3-V LVTTL at 119 File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 31
    Info (169178): Pin ftdi_data[3] uses I/O standard 3.3-V LVTTL at 118 File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 31
    Info (169178): Pin ftdi_data[4] uses I/O standard 3.3-V LVTTL at 114 File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 31
    Info (169178): Pin ftdi_data[5] uses I/O standard 3.3-V LVTTL at 113 File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 31
    Info (169178): Pin ftdi_data[6] uses I/O standard 3.3-V LVTTL at 111 File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 31
    Info (169178): Pin ftdi_data[7] uses I/O standard 3.3-V LVTTL at 110 File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 31
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at 27 File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 13
    Info (169178): Pin ftdi_clk uses I/O standard 3.3-V LVTTL at 134 File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 23
    Info (169178): Pin ftdi_rxf_n uses I/O standard 3.3-V LVTTL at 124 File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 24
    Info (169178): Pin ftdi_txe_n uses I/O standard 3.3-V LVTTL at 127 File: C:/gitwork/master/ft232h_245fifo/FPGA-ftdi245fifo-main/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 25
Warning (169202): Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs.
Info (144001): Generated suppressed messages file C:/gitwork/master/ft232h_245fifo/output_files/ft232h_245fifo.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 5566 megabytes
    Info: Processing ended: Tue Nov 28 16:54:44 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/gitwork/master/ft232h_245fifo/output_files/ft232h_245fifo.fit.smsg.


