# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../common_lib/CNU10/min_dc6" --include "../../../../../../BSP/Global_Header" --include "../../../../../../../../common_lib/CNU10" --include "../../../../ib_layered_decoder_4bits.srcs/sources_1/bd/clock_domain/ipshared/4fba" \
"../../../../ib_layered_decoder_4bits.ip_user_files/bd/mem_subsys/ip/mem_subsys_blk_mem_gen_0_0/sim/mem_subsys_blk_mem_gen_0_0.v" \
"../../../../ib_layered_decoder_4bits.ip_user_files/bd/mem_subsys_frag/ip/mem_subsys_frag_blk_mem_gen_0_0/sim/mem_subsys_frag_blk_mem_gen_0_0.v" \
"../../../../ib_layered_decoder_4bits.ip_user_files/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_clk_wiz.v" \
"../../../../ib_layered_decoder_4bits.ip_user_files/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.v" \
"../../../../ib_layered_decoder_4bits.ip_user_files/bd/clock_domain/ip/clock_domain_reset_inv_0_0/sim/clock_domain_reset_inv_0_0.v" \
"../../../../../../../../common_lib/CNU10/min_dc6/opt_cnu_min_8.v" \
"../../../../../../../../common_lib/CNU10/min_dc6/opt_cnu_min_6.v" \
"../../../../../../../../common_lib/CNU10/min_dc6/min_tb.v" \
"../../../../../../../../common_lib/CNU10/m42.v" \
"../../../../../../../../common_lib/CNU10/m22.v" \
"../../../../../../../../common_lib/CNU10/m21.v" \
"../../../../../../../../common_lib/CNU10/leq.v" \
"../../../../ib_layered_decoder_4bits.ip_user_files/bd/mem_subsys/sim/mem_subsys.v" \
"../../../../ib_layered_decoder_4bits.ip_user_files/bd/mem_subsys_frag/sim/mem_subsys_frag.v" \
"../../../../../../../../common_lib/CNU10/base_cnu_min_10.v" \
"../../../../../../../../common_lib/CNU10/min_dc6/base_cnu_min_6.v" \
"../../../../../../BSP/memory_subsystem/ch_mem_lib.v" \
"../../../../../../../../layer_decoder_solution/circular_page_align_1_lib.v" \
"../../../../../../../../layer_decoder_solution/circular_page_align_2_lib.v" \
"../../../../../../../../layer_decoder_solution/circular_page_align_3_lib.v" \
"../../../../../../../../layer_decoder_solution/circular_page_align_4_lib.v" \
"../../../../../../../../layer_decoder_solution/circular_page_align_5_lib.v" \
"../../../../../../../../layer_decoder_solution/circular_page_align_6_lib.v" \
"../../../../../../../../layer_decoder_solution/circular_page_align_7_lib.v" \
"../../../../../../../../layer_decoder_solution/circular_page_align_8_lib.v" \
"../../../../../../../../layer_decoder_solution/circular_page_align_9_lib.v" \
"../../../../../../../../common_lib/CNU10/cnu_10.v" \
"../../../../../../../../common_lib/CNU10/min_dc6/cnu_6.v" \
"../../../../../../BSP/DecodingPRocessControl/cnu_control_unit.v" \
"../../../../../../BSP/memory_subsystem/column_ram.v" \
"../../../../../../BSP/partial_vnu/quant.4bits/dnu_f0.v" \
"../../../../../../../../common_lib/CNU10/min_dc6/leq.v" \
"../../../../../../../../common_lib/CNU10/min_dc6/m21.v" \
"../../../../../../../../common_lib/CNU10/min_dc6/m22.v" \
"../../../../../../../../common_lib/CNU10/min_dc6/m42.v" \
"../../../../../../BSP/partial_vnu/quant.4bits/mem_map.v" \
"../../../../ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys_frag/hdl/mem_subsys_frag_wrapper.v" \
"../../../../ib_layered_decoder_4bits.srcs/sources_1/bd/mem_subsys/hdl/mem_subsys_wrapper.v" \
"../../../../../../BSP/memory_subsystem/mem_subsystem_lib.v" \
"../../../../../../BSP/memory_subsystem/mem_subsystem_top_submatrix_1.v" \
"../../../../../../BSP/memory_subsystem/mem_subsystem_top_submatrix_2.v" \
"../../../../../../BSP/memory_subsystem/mem_subsystem_top_submatrix_3.v" \
"../../../../../../BSP/memory_subsystem/mem_subsystem_top_submatrix_4.v" \
"../../../../../../BSP/memory_subsystem/mem_subsystem_top_submatrix_5.v" \
"../../../../../../BSP/memory_subsystem/mem_subsystem_top_submatrix_6.v" \
"../../../../../../BSP/memory_subsystem/mem_subsystem_top_submatrix_7.v" \
"../../../../../../BSP/memory_subsystem/mem_subsystem_top_submatrix_8.v" \
"../../../../../../BSP/memory_subsystem/mem_subsystem_top_submatrix_9.v" \
"../../../../../../BSP/partial_vnu/quant.4bits/mem_sys.v" \
"../../../../../../../../common_lib/CNU10/min_tb.v" \
"../../../../../../../../common_lib/CNU10/opt_cnu_min_6.v" \
"../../../../../../../../common_lib/CNU10/opt_cnu_min_8.v" \
"../../../../../../BSP/memory_subsystem/page_align_lib.v" \
"../../../../../../BSP/permutation_network/permutation_lib.v" \
"../../../../../../BSP/permutation_network/qsn_controller_85b.v" \
"../../../../../../BSP/permutation_network/qsn_left_85b.v" \
"../../../../../../BSP/permutation_network/qsn_merge_85b.v" \
"../../../../../../BSP/permutation_network/qsn_right_85b.v" \
"../../../../../../BSP/permutation_network/qsn_top_85b.v" \
"../../../../../../BSP/row_PE_wrapper/row_process_element.v" \
"../../../../../../BSP/row_PE_wrapper/row_vnu_wrapper.v" \
"../../../../../../BSP/partial_vnu/quant.4bits/sym_dn_lut.v" \
"../../../../../../BSP/partial_vnu/quant.4bits/sym_dn_lut_out.v" \
"../../../../../../BSP/partial_vnu/quant.4bits/sym_dn_rank.v" \
"../../../../../../BSP/partial_vnu/quant.4bits/sym_vn_lut.v" \
"../../../../../../BSP/partial_vnu/quant.4bits/sym_vn_lut_in.v" \
"../../../../../../BSP/partial_vnu/quant.4bits/sym_vn_lut_internal.v" \
"../../../../../../BSP/partial_vnu/quant.4bits/sym_vn_lut_out.v" \
"../../../../../../BSP/partial_vnu/quant.4bits/sym_vn_rank.v" \
"../../../../../../BSP/memory_subsystem/test.v" \
"../../../../../../BSP/partial_vnu/quant.4bits/vn_cascade_route.v" \
"../../../../../../BSP/partial_vnu/quant.4bits/vnu3_f0.v" \
"../../../../../../BSP/partial_vnu/quant.4bits/vnu3_f1.v" \

sv xil_defaultlib  --include "../../../../../../../../common_lib/CNU10/min_dc6" --include "../../../../../../BSP/Global_Header" --include "../../../../../../../../common_lib/CNU10" --include "../../../../ib_layered_decoder_4bits.srcs/sources_1/bd/clock_domain/ipshared/4fba" \
"../../../../../../../../common_lib/CNU10/cnu_10_tb.sv" \
"../../../../../../../../common_lib/CNU10/min_dc6/cnu_6_tb.sv" \

verilog xil_defaultlib  --include "../../../../../../../../common_lib/CNU10/min_dc6" --include "../../../../../../BSP/Global_Header" --include "../../../../../../../../common_lib/CNU10" --include "../../../../ib_layered_decoder_4bits.srcs/sources_1/bd/clock_domain/ipshared/4fba" \
"../../../../../../BSP/DecodingPRocessControl/vnu_control_unit.v" \
"../../../../../../BSP/DecodingPRocessControl/vn_write_unit.v" \
"../../../../../../BSP/DecodingPRocessControl/vnu3_wr_fsm.v" \
"../../../../../../BSP/DecodingPRocessControl/dnu3_wr_fsm.v" \
"../../../../../../BSP/DecodingPRocessControl/vnu_wr_update_handshake.v" \
"../../../../../../BSP/DecodingPRocessControl/dn_write_unit.v" \
"../../../../../../BSP/simulationLogger/symbol_gen_ber_eval.v" \
"../../../../../../BSP/simulationLogger/errBit_cnt_top.v" \
"../../../../../../BSP/simulationLogger/errBit_cnt.v" \
"../../../../../../BSP/simulationLogger/sum_tree.v" \
"../../../../../../BSP/simulationLogger/receivedBlock_generator.v" \
"../../../../../../BSP/simulationLogger/symbol_gen_pl2ps.v" \
"../../../../../../BSP/memory_subsystem/ch_msg_ram.v" \
"../../../../../../BSP/submatrix_PE_wrapper/message_passing_lib.v" \
"../../../../../../BSP/memory_subsystem/mem_subsystem_top_submatrix_0.v" \
"../../../../../../../../layer_decoder_solution/circular_page_align_0_lib.v" \
"../../../../ib_layered_decoder_4bits.ip_user_files/bd/clock_domain/sim/clock_domain.v" \
"../../../../ib_layered_decoder_4bits.srcs/sources_1/bd/clock_domain/hdl/clock_domain_wrapper.v" \
"../../../../../../BSP/top_module/temp.v" \

sv xil_defaultlib  --include "../../../../../../../../common_lib/CNU10/min_dc6" --include "../../../../../../BSP/Global_Header" --include "../../../../../../../../common_lib/CNU10" --include "../../../../ib_layered_decoder_4bits.srcs/sources_1/bd/clock_domain/ipshared/4fba" \
"../../../../../../BSP/testbench/tb_mem_subsystem_top_submatrix_1.sv" \
"../../../../../../BSP/testbench/tb_mem_subsystem_top_submatrix_1.rev1.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
