// Seed: 2105234768
module module_0;
  always @(posedge 1'h0 == id_1 or id_1) begin : LABEL_0
    id_1 <= 1;
    id_1 <= 1;
  end
  assign id_1 = 1;
  always @* begin : LABEL_0
    id_1 <= 1'h0;
    id_1 <= id_1;
    $display(1, id_1);
  end
endmodule
module module_1 (
    input  uwire id_0,
    input  logic id_1,
    output logic id_2,
    output tri1  id_3
);
  always @(posedge 1'b0 or posedge id_1) begin : LABEL_0
    if (1) id_2 <= id_1;
    id_2 = 1 >> id_1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
