$date
	Sat Sep 13 11:07:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_full_adder_using_nand $end
$var wire 1 ! Sum $end
$var wire 1 " Carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module uut $end
$var wire 1 " Carry $end
$var wire 1 ! Sum $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$var wire 1 * w5 $end
$var wire 1 + w6 $end
$var wire 1 , w7 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1,
1+
1*
0)
1(
1'
1&
0%
0$
0#
0"
0!
$end
#10
1!
0,
1%
#20
0+
1!
1)
1,
0(
0%
1$
#30
0!
1+
1"
0*
1,
1%
#40
1!
0+
0"
1*
1(
0'
0%
0$
1#
#50
0!
1+
1"
0*
1,
1%
#60
0!
0)
1+
1'
1*
0&
1(
0%
1$
#70
1!
0,
1%
#80
