ARM GAS  C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_SPI1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_SPI1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SPI1_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_rx;
  29:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_tx;
  30:Core/Src/spi.c **** 
ARM GAS  C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s 			page 2


  31:Core/Src/spi.c **** /* SPI1 init function */
  32:Core/Src/spi.c **** void MX_SPI1_Init(void)
  33:Core/Src/spi.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  40:Core/Src/spi.c **** 
  41:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  42:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  38              		.loc 1 42 3 view .LVU1
  39              		.loc 1 42 18 is_stmt 0 view .LVU2
  40 0002 0E48     		ldr	r0, .L5
  41 0004 0E4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  43:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  43              		.loc 1 43 3 is_stmt 1 view .LVU3
  44              		.loc 1 43 19 is_stmt 0 view .LVU4
  45 0008 4FF48273 		mov	r3, #260
  46 000c 4360     		str	r3, [r0, #4]
  44:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  47              		.loc 1 44 3 is_stmt 1 view .LVU5
  48              		.loc 1 44 24 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  45:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  51              		.loc 1 45 3 is_stmt 1 view .LVU7
  52              		.loc 1 45 23 is_stmt 0 view .LVU8
  53 0012 C360     		str	r3, [r0, #12]
  46:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  54              		.loc 1 46 3 is_stmt 1 view .LVU9
  55              		.loc 1 46 26 is_stmt 0 view .LVU10
  56 0014 0361     		str	r3, [r0, #16]
  47:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  57              		.loc 1 47 3 is_stmt 1 view .LVU11
  58              		.loc 1 47 23 is_stmt 0 view .LVU12
  59 0016 4361     		str	r3, [r0, #20]
  48:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  60              		.loc 1 48 3 is_stmt 1 view .LVU13
  61              		.loc 1 48 18 is_stmt 0 view .LVU14
  62 0018 4FF40072 		mov	r2, #512
  63 001c 8261     		str	r2, [r0, #24]
  49:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
  64              		.loc 1 49 3 is_stmt 1 view .LVU15
  65              		.loc 1 49 32 is_stmt 0 view .LVU16
  66 001e 1822     		movs	r2, #24
ARM GAS  C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s 			page 3


  67 0020 C261     		str	r2, [r0, #28]
  50:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  68              		.loc 1 50 3 is_stmt 1 view .LVU17
  69              		.loc 1 50 23 is_stmt 0 view .LVU18
  70 0022 0362     		str	r3, [r0, #32]
  51:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  71              		.loc 1 51 3 is_stmt 1 view .LVU19
  72              		.loc 1 51 21 is_stmt 0 view .LVU20
  73 0024 4362     		str	r3, [r0, #36]
  52:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  74              		.loc 1 52 3 is_stmt 1 view .LVU21
  75              		.loc 1 52 29 is_stmt 0 view .LVU22
  76 0026 8362     		str	r3, [r0, #40]
  53:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  77              		.loc 1 53 3 is_stmt 1 view .LVU23
  78              		.loc 1 53 28 is_stmt 0 view .LVU24
  79 0028 0A23     		movs	r3, #10
  80 002a C362     		str	r3, [r0, #44]
  54:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  81              		.loc 1 54 3 is_stmt 1 view .LVU25
  82              		.loc 1 54 7 is_stmt 0 view .LVU26
  83 002c FFF7FEFF 		bl	HAL_SPI_Init
  84              	.LVL0:
  85              		.loc 1 54 6 view .LVU27
  86 0030 00B9     		cbnz	r0, .L4
  87              	.L1:
  55:Core/Src/spi.c ****   {
  56:Core/Src/spi.c ****     Error_Handler();
  57:Core/Src/spi.c ****   }
  58:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** }
  88              		.loc 1 62 1 view .LVU28
  89 0032 08BD     		pop	{r3, pc}
  90              	.L4:
  56:Core/Src/spi.c ****   }
  91              		.loc 1 56 5 is_stmt 1 view .LVU29
  92 0034 FFF7FEFF 		bl	Error_Handler
  93              	.LVL1:
  94              		.loc 1 62 1 is_stmt 0 view .LVU30
  95 0038 FBE7     		b	.L1
  96              	.L6:
  97 003a 00BF     		.align	2
  98              	.L5:
  99 003c 00000000 		.word	.LANCHOR0
 100 0040 00300140 		.word	1073819648
 101              		.cfi_endproc
 102              	.LFE134:
 104              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 105              		.align	1
 106              		.global	HAL_SPI_MspInit
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	HAL_SPI_MspInit:
ARM GAS  C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s 			page 4


 112              	.LVL2:
 113              	.LFB135:
  63:Core/Src/spi.c **** 
  64:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  65:Core/Src/spi.c **** {
 114              		.loc 1 65 1 is_stmt 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 32
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118              		.loc 1 65 1 is_stmt 0 view .LVU32
 119 0000 30B5     		push	{r4, r5, lr}
 120              	.LCFI1:
 121              		.cfi_def_cfa_offset 12
 122              		.cfi_offset 4, -12
 123              		.cfi_offset 5, -8
 124              		.cfi_offset 14, -4
 125 0002 89B0     		sub	sp, sp, #36
 126              	.LCFI2:
 127              		.cfi_def_cfa_offset 48
  66:Core/Src/spi.c **** 
  67:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 128              		.loc 1 67 3 is_stmt 1 view .LVU33
 129              		.loc 1 67 20 is_stmt 0 view .LVU34
 130 0004 0023     		movs	r3, #0
 131 0006 0393     		str	r3, [sp, #12]
 132 0008 0493     		str	r3, [sp, #16]
 133 000a 0593     		str	r3, [sp, #20]
 134 000c 0693     		str	r3, [sp, #24]
 135 000e 0793     		str	r3, [sp, #28]
  68:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 136              		.loc 1 68 3 is_stmt 1 view .LVU35
 137              		.loc 1 68 15 is_stmt 0 view .LVU36
 138 0010 0268     		ldr	r2, [r0]
 139              		.loc 1 68 5 view .LVU37
 140 0012 344B     		ldr	r3, .L15
 141 0014 9A42     		cmp	r2, r3
 142 0016 01D0     		beq	.L12
 143              	.LVL3:
 144              	.L7:
  69:Core/Src/spi.c ****   {
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  73:Core/Src/spi.c ****     /* SPI1 clock enable */
  74:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  75:Core/Src/spi.c **** 
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  78:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  79:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  80:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  81:Core/Src/spi.c ****     */
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  86:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
ARM GAS  C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s 			page 5


  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  88:Core/Src/spi.c **** 
  89:Core/Src/spi.c ****     /* SPI1 DMA Init */
  90:Core/Src/spi.c ****     /* SPI1_RX Init */
  91:Core/Src/spi.c ****     hdma_spi1_rx.Instance = DMA2_Stream0;
  92:Core/Src/spi.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
  93:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
  94:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
  95:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
  96:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
  97:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
  98:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
  99:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 100:Core/Src/spi.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 101:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 102:Core/Src/spi.c ****     {
 103:Core/Src/spi.c ****       Error_Handler();
 104:Core/Src/spi.c ****     }
 105:Core/Src/spi.c **** 
 106:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 107:Core/Src/spi.c **** 
 108:Core/Src/spi.c ****     /* SPI1_TX Init */
 109:Core/Src/spi.c ****     hdma_spi1_tx.Instance = DMA2_Stream3;
 110:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 111:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 112:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 113:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 114:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 115:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 116:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 117:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 118:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 119:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 120:Core/Src/spi.c ****     {
 121:Core/Src/spi.c ****       Error_Handler();
 122:Core/Src/spi.c ****     }
 123:Core/Src/spi.c **** 
 124:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 125:Core/Src/spi.c **** 
 126:Core/Src/spi.c ****     /* SPI1 interrupt Init */
 127:Core/Src/spi.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 128:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 129:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 130:Core/Src/spi.c **** 
 131:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 132:Core/Src/spi.c ****   }
 133:Core/Src/spi.c **** }
 145              		.loc 1 133 1 view .LVU38
 146 0018 09B0     		add	sp, sp, #36
 147              	.LCFI3:
 148              		.cfi_remember_state
 149              		.cfi_def_cfa_offset 12
 150              		@ sp needed
 151 001a 30BD     		pop	{r4, r5, pc}
 152              	.LVL4:
 153              	.L12:
 154              	.LCFI4:
ARM GAS  C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s 			page 6


 155              		.cfi_restore_state
 156              		.loc 1 133 1 view .LVU39
 157 001c 0446     		mov	r4, r0
  74:Core/Src/spi.c **** 
 158              		.loc 1 74 5 is_stmt 1 view .LVU40
 159              	.LBB2:
  74:Core/Src/spi.c **** 
 160              		.loc 1 74 5 view .LVU41
 161 001e 0025     		movs	r5, #0
 162 0020 0195     		str	r5, [sp, #4]
  74:Core/Src/spi.c **** 
 163              		.loc 1 74 5 view .LVU42
 164 0022 03F58433 		add	r3, r3, #67584
 165 0026 5A6C     		ldr	r2, [r3, #68]
 166 0028 42F48052 		orr	r2, r2, #4096
 167 002c 5A64     		str	r2, [r3, #68]
  74:Core/Src/spi.c **** 
 168              		.loc 1 74 5 view .LVU43
 169 002e 5A6C     		ldr	r2, [r3, #68]
 170 0030 02F48052 		and	r2, r2, #4096
 171 0034 0192     		str	r2, [sp, #4]
  74:Core/Src/spi.c **** 
 172              		.loc 1 74 5 view .LVU44
 173 0036 019A     		ldr	r2, [sp, #4]
 174              	.LBE2:
  74:Core/Src/spi.c **** 
 175              		.loc 1 74 5 view .LVU45
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 176              		.loc 1 76 5 view .LVU46
 177              	.LBB3:
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 178              		.loc 1 76 5 view .LVU47
 179 0038 0295     		str	r5, [sp, #8]
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 180              		.loc 1 76 5 view .LVU48
 181 003a 1A6B     		ldr	r2, [r3, #48]
 182 003c 42F00102 		orr	r2, r2, #1
 183 0040 1A63     		str	r2, [r3, #48]
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 184              		.loc 1 76 5 view .LVU49
 185 0042 1B6B     		ldr	r3, [r3, #48]
 186 0044 03F00103 		and	r3, r3, #1
 187 0048 0293     		str	r3, [sp, #8]
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 188              		.loc 1 76 5 view .LVU50
 189 004a 029B     		ldr	r3, [sp, #8]
 190              	.LBE3:
  76:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 191              		.loc 1 76 5 view .LVU51
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 192              		.loc 1 82 5 view .LVU52
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193              		.loc 1 82 25 is_stmt 0 view .LVU53
 194 004c E023     		movs	r3, #224
 195 004e 0393     		str	r3, [sp, #12]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 196              		.loc 1 83 5 is_stmt 1 view .LVU54
ARM GAS  C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s 			page 7


  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 83 26 is_stmt 0 view .LVU55
 198 0050 0223     		movs	r3, #2
 199 0052 0493     		str	r3, [sp, #16]
  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 200              		.loc 1 84 5 is_stmt 1 view .LVU56
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 201              		.loc 1 85 5 view .LVU57
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 202              		.loc 1 85 27 is_stmt 0 view .LVU58
 203 0054 0323     		movs	r3, #3
 204 0056 0693     		str	r3, [sp, #24]
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 205              		.loc 1 86 5 is_stmt 1 view .LVU59
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 206              		.loc 1 86 31 is_stmt 0 view .LVU60
 207 0058 0523     		movs	r3, #5
 208 005a 0793     		str	r3, [sp, #28]
  87:Core/Src/spi.c **** 
 209              		.loc 1 87 5 is_stmt 1 view .LVU61
 210 005c 03A9     		add	r1, sp, #12
 211 005e 2248     		ldr	r0, .L15+4
 212              	.LVL5:
  87:Core/Src/spi.c **** 
 213              		.loc 1 87 5 is_stmt 0 view .LVU62
 214 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL6:
  91:Core/Src/spi.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 216              		.loc 1 91 5 is_stmt 1 view .LVU63
  91:Core/Src/spi.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 217              		.loc 1 91 27 is_stmt 0 view .LVU64
 218 0064 2148     		ldr	r0, .L15+8
 219 0066 224B     		ldr	r3, .L15+12
 220 0068 0360     		str	r3, [r0]
  92:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 221              		.loc 1 92 5 is_stmt 1 view .LVU65
  92:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 222              		.loc 1 92 31 is_stmt 0 view .LVU66
 223 006a 4FF0C063 		mov	r3, #100663296
 224 006e 4360     		str	r3, [r0, #4]
  93:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 225              		.loc 1 93 5 is_stmt 1 view .LVU67
  93:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 226              		.loc 1 93 33 is_stmt 0 view .LVU68
 227 0070 8560     		str	r5, [r0, #8]
  94:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 228              		.loc 1 94 5 is_stmt 1 view .LVU69
  94:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 229              		.loc 1 94 33 is_stmt 0 view .LVU70
 230 0072 C560     		str	r5, [r0, #12]
  95:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 231              		.loc 1 95 5 is_stmt 1 view .LVU71
  95:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 232              		.loc 1 95 30 is_stmt 0 view .LVU72
 233 0074 4FF48063 		mov	r3, #1024
 234 0078 0361     		str	r3, [r0, #16]
  96:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
ARM GAS  C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s 			page 8


 235              		.loc 1 96 5 is_stmt 1 view .LVU73
  96:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 236              		.loc 1 96 43 is_stmt 0 view .LVU74
 237 007a 4561     		str	r5, [r0, #20]
  97:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 238              		.loc 1 97 5 is_stmt 1 view .LVU75
  97:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 239              		.loc 1 97 40 is_stmt 0 view .LVU76
 240 007c 8561     		str	r5, [r0, #24]
  98:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 241              		.loc 1 98 5 is_stmt 1 view .LVU77
  98:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 242              		.loc 1 98 28 is_stmt 0 view .LVU78
 243 007e C561     		str	r5, [r0, #28]
  99:Core/Src/spi.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 244              		.loc 1 99 5 is_stmt 1 view .LVU79
  99:Core/Src/spi.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 245              		.loc 1 99 32 is_stmt 0 view .LVU80
 246 0080 4FF40033 		mov	r3, #131072
 247 0084 0362     		str	r3, [r0, #32]
 100:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 248              		.loc 1 100 5 is_stmt 1 view .LVU81
 100:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 249              		.loc 1 100 32 is_stmt 0 view .LVU82
 250 0086 4562     		str	r5, [r0, #36]
 101:Core/Src/spi.c ****     {
 251              		.loc 1 101 5 is_stmt 1 view .LVU83
 101:Core/Src/spi.c ****     {
 252              		.loc 1 101 9 is_stmt 0 view .LVU84
 253 0088 FFF7FEFF 		bl	HAL_DMA_Init
 254              	.LVL7:
 101:Core/Src/spi.c ****     {
 255              		.loc 1 101 8 view .LVU85
 256 008c 18BB     		cbnz	r0, .L13
 257              	.L9:
 106:Core/Src/spi.c **** 
 258              		.loc 1 106 5 is_stmt 1 view .LVU86
 106:Core/Src/spi.c **** 
 259              		.loc 1 106 5 view .LVU87
 260 008e 174B     		ldr	r3, .L15+8
 261 0090 E364     		str	r3, [r4, #76]
 106:Core/Src/spi.c **** 
 262              		.loc 1 106 5 view .LVU88
 263 0092 9C63     		str	r4, [r3, #56]
 106:Core/Src/spi.c **** 
 264              		.loc 1 106 5 view .LVU89
 109:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 265              		.loc 1 109 5 view .LVU90
 109:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 266              		.loc 1 109 27 is_stmt 0 view .LVU91
 267 0094 1748     		ldr	r0, .L15+16
 268 0096 184B     		ldr	r3, .L15+20
 269 0098 0360     		str	r3, [r0]
 110:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 270              		.loc 1 110 5 is_stmt 1 view .LVU92
 110:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 271              		.loc 1 110 31 is_stmt 0 view .LVU93
ARM GAS  C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s 			page 9


 272 009a 4FF0C063 		mov	r3, #100663296
 273 009e 4360     		str	r3, [r0, #4]
 111:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 274              		.loc 1 111 5 is_stmt 1 view .LVU94
 111:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 275              		.loc 1 111 33 is_stmt 0 view .LVU95
 276 00a0 4023     		movs	r3, #64
 277 00a2 8360     		str	r3, [r0, #8]
 112:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 278              		.loc 1 112 5 is_stmt 1 view .LVU96
 112:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 279              		.loc 1 112 33 is_stmt 0 view .LVU97
 280 00a4 0023     		movs	r3, #0
 281 00a6 C360     		str	r3, [r0, #12]
 113:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 282              		.loc 1 113 5 is_stmt 1 view .LVU98
 113:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 283              		.loc 1 113 30 is_stmt 0 view .LVU99
 284 00a8 4FF48062 		mov	r2, #1024
 285 00ac 0261     		str	r2, [r0, #16]
 114:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 286              		.loc 1 114 5 is_stmt 1 view .LVU100
 114:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 287              		.loc 1 114 43 is_stmt 0 view .LVU101
 288 00ae 4361     		str	r3, [r0, #20]
 115:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 289              		.loc 1 115 5 is_stmt 1 view .LVU102
 115:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 290              		.loc 1 115 40 is_stmt 0 view .LVU103
 291 00b0 8361     		str	r3, [r0, #24]
 116:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 292              		.loc 1 116 5 is_stmt 1 view .LVU104
 116:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 293              		.loc 1 116 28 is_stmt 0 view .LVU105
 294 00b2 C361     		str	r3, [r0, #28]
 117:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 295              		.loc 1 117 5 is_stmt 1 view .LVU106
 117:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 296              		.loc 1 117 32 is_stmt 0 view .LVU107
 297 00b4 0362     		str	r3, [r0, #32]
 118:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 298              		.loc 1 118 5 is_stmt 1 view .LVU108
 118:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 299              		.loc 1 118 32 is_stmt 0 view .LVU109
 300 00b6 4362     		str	r3, [r0, #36]
 119:Core/Src/spi.c ****     {
 301              		.loc 1 119 5 is_stmt 1 view .LVU110
 119:Core/Src/spi.c ****     {
 302              		.loc 1 119 9 is_stmt 0 view .LVU111
 303 00b8 FFF7FEFF 		bl	HAL_DMA_Init
 304              	.LVL8:
 119:Core/Src/spi.c ****     {
 305              		.loc 1 119 8 view .LVU112
 306 00bc 70B9     		cbnz	r0, .L14
 307              	.L10:
 124:Core/Src/spi.c **** 
 308              		.loc 1 124 5 is_stmt 1 view .LVU113
ARM GAS  C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s 			page 10


 124:Core/Src/spi.c **** 
 309              		.loc 1 124 5 view .LVU114
 310 00be 0D4B     		ldr	r3, .L15+16
 311 00c0 A364     		str	r3, [r4, #72]
 124:Core/Src/spi.c **** 
 312              		.loc 1 124 5 view .LVU115
 313 00c2 9C63     		str	r4, [r3, #56]
 124:Core/Src/spi.c **** 
 314              		.loc 1 124 5 view .LVU116
 127:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 315              		.loc 1 127 5 view .LVU117
 316 00c4 0022     		movs	r2, #0
 317 00c6 0521     		movs	r1, #5
 318 00c8 2320     		movs	r0, #35
 319 00ca FFF7FEFF 		bl	HAL_NVIC_SetPriority
 320              	.LVL9:
 128:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 321              		.loc 1 128 5 view .LVU118
 322 00ce 2320     		movs	r0, #35
 323 00d0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 324              	.LVL10:
 325              		.loc 1 133 1 is_stmt 0 view .LVU119
 326 00d4 A0E7     		b	.L7
 327              	.L13:
 103:Core/Src/spi.c ****     }
 328              		.loc 1 103 7 is_stmt 1 view .LVU120
 329 00d6 FFF7FEFF 		bl	Error_Handler
 330              	.LVL11:
 331 00da D8E7     		b	.L9
 332              	.L14:
 121:Core/Src/spi.c ****     }
 333              		.loc 1 121 7 view .LVU121
 334 00dc FFF7FEFF 		bl	Error_Handler
 335              	.LVL12:
 336 00e0 EDE7     		b	.L10
 337              	.L16:
 338 00e2 00BF     		.align	2
 339              	.L15:
 340 00e4 00300140 		.word	1073819648
 341 00e8 00000240 		.word	1073872896
 342 00ec 00000000 		.word	.LANCHOR1
 343 00f0 10640240 		.word	1073898512
 344 00f4 00000000 		.word	.LANCHOR2
 345 00f8 58640240 		.word	1073898584
 346              		.cfi_endproc
 347              	.LFE135:
 349              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 350              		.align	1
 351              		.global	HAL_SPI_MspDeInit
 352              		.syntax unified
 353              		.thumb
 354              		.thumb_func
 356              	HAL_SPI_MspDeInit:
 357              	.LVL13:
 358              	.LFB136:
 134:Core/Src/spi.c **** 
 135:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
ARM GAS  C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s 			page 11


 136:Core/Src/spi.c **** {
 359              		.loc 1 136 1 view -0
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 0
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 137:Core/Src/spi.c **** 
 138:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 363              		.loc 1 138 3 view .LVU123
 364              		.loc 1 138 15 is_stmt 0 view .LVU124
 365 0000 0268     		ldr	r2, [r0]
 366              		.loc 1 138 5 view .LVU125
 367 0002 0C4B     		ldr	r3, .L24
 368 0004 9A42     		cmp	r2, r3
 369 0006 00D0     		beq	.L23
 370 0008 7047     		bx	lr
 371              	.L23:
 136:Core/Src/spi.c **** 
 372              		.loc 1 136 1 view .LVU126
 373 000a 10B5     		push	{r4, lr}
 374              	.LCFI5:
 375              		.cfi_def_cfa_offset 8
 376              		.cfi_offset 4, -8
 377              		.cfi_offset 14, -4
 378 000c 0446     		mov	r4, r0
 139:Core/Src/spi.c ****   {
 140:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 141:Core/Src/spi.c **** 
 142:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 143:Core/Src/spi.c ****     /* Peripheral clock disable */
 144:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 379              		.loc 1 144 5 is_stmt 1 view .LVU127
 380 000e 0A4A     		ldr	r2, .L24+4
 381 0010 536C     		ldr	r3, [r2, #68]
 382 0012 23F48053 		bic	r3, r3, #4096
 383 0016 5364     		str	r3, [r2, #68]
 145:Core/Src/spi.c **** 
 146:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 147:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 148:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 149:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 150:Core/Src/spi.c ****     */
 151:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 384              		.loc 1 151 5 view .LVU128
 385 0018 E021     		movs	r1, #224
 386 001a 0848     		ldr	r0, .L24+8
 387              	.LVL14:
 388              		.loc 1 151 5 is_stmt 0 view .LVU129
 389 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 390              	.LVL15:
 152:Core/Src/spi.c **** 
 153:Core/Src/spi.c ****     /* SPI1 DMA DeInit */
 154:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmarx);
 391              		.loc 1 154 5 is_stmt 1 view .LVU130
 392 0020 E06C     		ldr	r0, [r4, #76]
 393 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 394              	.LVL16:
 155:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmatx);
ARM GAS  C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s 			page 12


 395              		.loc 1 155 5 view .LVU131
 396 0026 A06C     		ldr	r0, [r4, #72]
 397 0028 FFF7FEFF 		bl	HAL_DMA_DeInit
 398              	.LVL17:
 156:Core/Src/spi.c **** 
 157:Core/Src/spi.c ****     /* SPI1 interrupt Deinit */
 158:Core/Src/spi.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 399              		.loc 1 158 5 view .LVU132
 400 002c 2320     		movs	r0, #35
 401 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 402              	.LVL18:
 159:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 160:Core/Src/spi.c **** 
 161:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 162:Core/Src/spi.c ****   }
 163:Core/Src/spi.c **** }
 403              		.loc 1 163 1 is_stmt 0 view .LVU133
 404 0032 10BD     		pop	{r4, pc}
 405              	.LVL19:
 406              	.L25:
 407              		.loc 1 163 1 view .LVU134
 408              		.align	2
 409              	.L24:
 410 0034 00300140 		.word	1073819648
 411 0038 00380240 		.word	1073887232
 412 003c 00000240 		.word	1073872896
 413              		.cfi_endproc
 414              	.LFE136:
 416              		.global	hdma_spi1_tx
 417              		.global	hdma_spi1_rx
 418              		.global	hspi1
 419              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 420              		.align	2
 421              		.set	.LANCHOR1,. + 0
 424              	hdma_spi1_rx:
 425 0000 00000000 		.space	96
 425      00000000 
 425      00000000 
 425      00000000 
 425      00000000 
 426              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 427              		.align	2
 428              		.set	.LANCHOR2,. + 0
 431              	hdma_spi1_tx:
 432 0000 00000000 		.space	96
 432      00000000 
 432      00000000 
 432      00000000 
 432      00000000 
 433              		.section	.bss.hspi1,"aw",%nobits
 434              		.align	2
 435              		.set	.LANCHOR0,. + 0
 438              	hspi1:
 439 0000 00000000 		.space	88
 439      00000000 
 439      00000000 
 439      00000000 
ARM GAS  C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s 			page 13


 439      00000000 
 440              		.text
 441              	.Letext0:
 442              		.file 2 "c:\\gcc-arm\\arm-none-eabi\\include\\machine\\_default_types.h"
 443              		.file 3 "c:\\gcc-arm\\arm-none-eabi\\include\\sys\\_stdint.h"
 444              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 445              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 446              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 447              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 448              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 449              		.file 9 "Core/Inc/spi.h"
 450              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 451              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:20     .text.MX_SPI1_Init:00000000 $t
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:26     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:99     .text.MX_SPI1_Init:0000003c $d
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:105    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:111    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:340    .text.HAL_SPI_MspInit:000000e4 $d
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:350    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:356    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:410    .text.HAL_SPI_MspDeInit:00000034 $d
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:431    .bss.hdma_spi1_tx:00000000 hdma_spi1_tx
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:424    .bss.hdma_spi1_rx:00000000 hdma_spi1_rx
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:438    .bss.hspi1:00000000 hspi1
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:420    .bss.hdma_spi1_rx:00000000 $d
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:427    .bss.hdma_spi1_tx:00000000 $d
C:\Users\phamt\AppData\Local\Temp\cc2w4ntk.s:434    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
