{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571307866611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571307866613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 04:24:26 2019 " "Processing started: Thu Oct 17 04:24:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571307866613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307866613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alarm_SoC -c Alarm_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alarm_SoC -c Alarm_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307866613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571307867767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571307867767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm/synthesis/alarm.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "alarm/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "alarm/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_irq_mapper " "Found entity 1: alarm_irq_mapper" {  } { { "alarm/synthesis/submodules/alarm_irq_mapper.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0 " "Found entity 1: alarm_mm_interconnect_0" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alarm_mm_interconnect_0_avalon_st_adapter" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alarm_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alarm_mm_interconnect_0_rsp_mux_001" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file alarm/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "alarm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894730 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "alarm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0_rsp_mux " "Found entity 1: alarm_mm_interconnect_0_rsp_mux" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0_rsp_demux_001 " "Found entity 1: alarm_mm_interconnect_0_rsp_demux_001" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0_rsp_demux " "Found entity 1: alarm_mm_interconnect_0_rsp_demux" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alarm_mm_interconnect_0_cmd_mux_001" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0_cmd_mux " "Found entity 1: alarm_mm_interconnect_0_cmd_mux" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alarm_mm_interconnect_0_cmd_demux_001" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0_cmd_demux " "Found entity 1: alarm_mm_interconnect_0_cmd_demux" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alarm_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alarm_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_003.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571307894745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alarm_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alarm_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_003.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571307894745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0_router_003_default_decode " "Found entity 1: alarm_mm_interconnect_0_router_003_default_decode" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_003.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894745 ""} { "Info" "ISGN_ENTITY_NAME" "2 alarm_mm_interconnect_0_router_003 " "Found entity 2: alarm_mm_interconnect_0_router_003" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_003.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alarm_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alarm_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571307894747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alarm_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alarm_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571307894747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0_router_002_default_decode " "Found entity 1: alarm_mm_interconnect_0_router_002_default_decode" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894748 ""} { "Info" "ISGN_ENTITY_NAME" "2 alarm_mm_interconnect_0_router_002 " "Found entity 2: alarm_mm_interconnect_0_router_002" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_002.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alarm_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alarm_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571307894749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alarm_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alarm_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571307894749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0_router_001_default_decode " "Found entity 1: alarm_mm_interconnect_0_router_001_default_decode" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894750 ""} { "Info" "ISGN_ENTITY_NAME" "2 alarm_mm_interconnect_0_router_001 " "Found entity 2: alarm_mm_interconnect_0_router_001" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_001.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alarm_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alarm_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571307894751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alarm_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alarm_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571307894751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file alarm/synthesis/submodules/alarm_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_mm_interconnect_0_router_default_decode " "Found entity 1: alarm_mm_interconnect_0_router_default_decode" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894752 ""} { "Info" "ISGN_ENTITY_NAME" "2 alarm_mm_interconnect_0_router " "Found entity 2: alarm_mm_interconnect_0_router" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "alarm/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "alarm/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "alarm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "alarm/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "alarm/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "alarm/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_alarm " "Found entity 1: alarm_alarm" {  } { { "alarm/synthesis/submodules/alarm_alarm.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_alarm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "alarm/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "alarm/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "alarm/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "alarm/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_UART.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_UART " "Found entity 1: alarm_UART" {  } { { "alarm/synthesis/submodules/alarm_UART.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_UART.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_TimerCore.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_TimerCore.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_TimerCore " "Found entity 1: alarm_TimerCore" {  } { { "alarm/synthesis/submodules/alarm_TimerCore.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_TimerCore.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_SysID.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_SysID.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_SysID " "Found entity 1: alarm_SysID" {  } { { "alarm/synthesis/submodules/alarm_SysID.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_SysID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_SWITCHES.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_SWITCHES.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_SWITCHES " "Found entity 1: alarm_SWITCHES" {  } { { "alarm/synthesis/submodules/alarm_SWITCHES.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_SWITCHES.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_ROM " "Found entity 1: alarm_ROM" {  } { { "alarm/synthesis/submodules/alarm_ROM.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_ROM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_RAM " "Found entity 1: alarm_RAM" {  } { { "alarm/synthesis/submodules/alarm_RAM.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_LEDs.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_LEDs.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_LEDs " "Found entity 1: alarm_LEDs" {  } { { "alarm/synthesis/submodules/alarm_LEDs.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_JTAG.v 5 5 " "Found 5 design units, including 5 entities, in source file alarm/synthesis/submodules/alarm_JTAG.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_JTAG_sim_scfifo_w " "Found entity 1: alarm_JTAG_sim_scfifo_w" {  } { { "alarm/synthesis/submodules/alarm_JTAG.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_JTAG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894810 ""} { "Info" "ISGN_ENTITY_NAME" "2 alarm_JTAG_scfifo_w " "Found entity 2: alarm_JTAG_scfifo_w" {  } { { "alarm/synthesis/submodules/alarm_JTAG.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_JTAG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894810 ""} { "Info" "ISGN_ENTITY_NAME" "3 alarm_JTAG_sim_scfifo_r " "Found entity 3: alarm_JTAG_sim_scfifo_r" {  } { { "alarm/synthesis/submodules/alarm_JTAG.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_JTAG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894810 ""} { "Info" "ISGN_ENTITY_NAME" "4 alarm_JTAG_scfifo_r " "Found entity 4: alarm_JTAG_scfifo_r" {  } { { "alarm/synthesis/submodules/alarm_JTAG.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_JTAG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894810 ""} { "Info" "ISGN_ENTITY_NAME" "5 alarm_JTAG " "Found entity 5: alarm_JTAG" {  } { { "alarm/synthesis/submodules/alarm_JTAG.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_JTAG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_HOURS.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_HOURS.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_HOURS " "Found entity 1: alarm_HOURS" {  } { { "alarm/synthesis/submodules/alarm_HOURS.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_HOURS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_CPU " "Found entity 1: alarm_CPU" {  } { { "alarm/synthesis/submodules/alarm_CPU.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_CPU_cpu_debug_slave_wrapper " "Found entity 1: alarm_CPU_cpu_debug_slave_wrapper" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_CPU_cpu_debug_slave_tck " "Found entity 1: alarm_CPU_cpu_debug_slave_tck" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_tck.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_CPU_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_CPU_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_CPU_cpu_test_bench " "Found entity 1: alarm_CPU_cpu_test_bench" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu_test_bench.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_CPU_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file alarm/synthesis/submodules/alarm_CPU_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_CPU_cpu_register_bank_a_module " "Found entity 1: alarm_CPU_cpu_register_bank_a_module" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "2 alarm_CPU_cpu_register_bank_b_module " "Found entity 2: alarm_CPU_cpu_register_bank_b_module" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "3 alarm_CPU_cpu_nios2_oci_debug " "Found entity 3: alarm_CPU_cpu_nios2_oci_debug" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "4 alarm_CPU_cpu_nios2_oci_break " "Found entity 4: alarm_CPU_cpu_nios2_oci_break" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "5 alarm_CPU_cpu_nios2_oci_xbrk " "Found entity 5: alarm_CPU_cpu_nios2_oci_xbrk" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "6 alarm_CPU_cpu_nios2_oci_dbrk " "Found entity 6: alarm_CPU_cpu_nios2_oci_dbrk" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "7 alarm_CPU_cpu_nios2_oci_itrace " "Found entity 7: alarm_CPU_cpu_nios2_oci_itrace" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "8 alarm_CPU_cpu_nios2_oci_td_mode " "Found entity 8: alarm_CPU_cpu_nios2_oci_td_mode" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "9 alarm_CPU_cpu_nios2_oci_dtrace " "Found entity 9: alarm_CPU_cpu_nios2_oci_dtrace" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "10 alarm_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: alarm_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "11 alarm_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: alarm_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "12 alarm_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: alarm_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "13 alarm_CPU_cpu_nios2_oci_fifo " "Found entity 13: alarm_CPU_cpu_nios2_oci_fifo" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "14 alarm_CPU_cpu_nios2_oci_pib " "Found entity 14: alarm_CPU_cpu_nios2_oci_pib" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "15 alarm_CPU_cpu_nios2_oci_im " "Found entity 15: alarm_CPU_cpu_nios2_oci_im" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "16 alarm_CPU_cpu_nios2_performance_monitors " "Found entity 16: alarm_CPU_cpu_nios2_performance_monitors" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "17 alarm_CPU_cpu_nios2_avalon_reg " "Found entity 17: alarm_CPU_cpu_nios2_avalon_reg" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "18 alarm_CPU_cpu_ociram_sp_ram_module " "Found entity 18: alarm_CPU_cpu_ociram_sp_ram_module" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "19 alarm_CPU_cpu_nios2_ocimem " "Found entity 19: alarm_CPU_cpu_nios2_ocimem" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "20 alarm_CPU_cpu_nios2_oci " "Found entity 20: alarm_CPU_cpu_nios2_oci" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""} { "Info" "ISGN_ENTITY_NAME" "21 alarm_CPU_cpu " "Found entity 21: alarm_CPU_cpu" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_CPU_cpu_debug_slave_sysclk " "Found entity 1: alarm_CPU_cpu_debug_slave_sysclk" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_sysclk.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm/synthesis/submodules/alarm_BUTTONS.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm/synthesis/submodules/alarm_BUTTONS.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_BUTTONS " "Found entity 1: alarm_BUTTONS" {  } { { "alarm/synthesis/submodules/alarm_BUTTONS.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_BUTTONS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307894853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307894853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm " "Elaborating entity \"alarm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571307895062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_BUTTONS alarm_BUTTONS:buttons " "Elaborating entity \"alarm_BUTTONS\" for hierarchy \"alarm_BUTTONS:buttons\"" {  } { { "alarm/synthesis/alarm.v" "buttons" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307895213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU alarm_CPU:cpu " "Elaborating entity \"alarm_CPU\" for hierarchy \"alarm_CPU:cpu\"" {  } { { "alarm/synthesis/alarm.v" "cpu" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307895224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu alarm_CPU:cpu\|alarm_CPU_cpu:cpu " "Elaborating entity \"alarm_CPU_cpu\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\"" {  } { { "alarm/synthesis/submodules/alarm_CPU.v" "cpu" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307895238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_test_bench alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_test_bench:the_alarm_CPU_cpu_test_bench " "Elaborating entity \"alarm_CPU_cpu_test_bench\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_test_bench:the_alarm_CPU_cpu_test_bench\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_test_bench" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307895435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_register_bank_a_module alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_register_bank_a_module:alarm_CPU_cpu_register_bank_a " "Elaborating entity \"alarm_CPU_cpu_register_bank_a_module\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_register_bank_a_module:alarm_CPU_cpu_register_bank_a\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "alarm_CPU_cpu_register_bank_a" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307895455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_register_bank_a_module:alarm_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_register_bank_a_module:alarm_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_altsyncram" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307895966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_register_bank_a_module:alarm_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_register_bank_a_module:alarm_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307895985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_register_bank_a_module:alarm_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_register_bank_a_module:alarm_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307895985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307895985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307895985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307895985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307895985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307895985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307895985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307895985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307895985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307895985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307895985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307895985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307895985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307895985 ""}  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571307895985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307896127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307896127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_register_bank_a_module:alarm_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_register_bank_a_module:alarm_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_register_bank_b_module alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_register_bank_b_module:alarm_CPU_cpu_register_bank_b " "Elaborating entity \"alarm_CPU_cpu_register_bank_b_module\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_register_bank_b_module:alarm_CPU_cpu_register_bank_b\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "alarm_CPU_cpu_register_bank_b" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_oci alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci " "Elaborating entity \"alarm_CPU_cpu_nios2_oci\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_oci" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_oci_debug alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_debug:the_alarm_CPU_cpu_nios2_oci_debug " "Elaborating entity \"alarm_CPU_cpu_nios2_oci_debug\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_debug:the_alarm_CPU_cpu_nios2_oci_debug\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_oci_debug" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_debug:the_alarm_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_debug:the_alarm_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_altera_std_synchronizer" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_debug:the_alarm_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_debug:the_alarm_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_debug:the_alarm_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_debug:the_alarm_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307896303 ""}  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571307896303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_oci_break alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_break:the_alarm_CPU_cpu_nios2_oci_break " "Elaborating entity \"alarm_CPU_cpu_nios2_oci_break\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_break:the_alarm_CPU_cpu_nios2_oci_break\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_oci_break" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_oci_xbrk alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_xbrk:the_alarm_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"alarm_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_xbrk:the_alarm_CPU_cpu_nios2_oci_xbrk\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_oci_xbrk" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_oci_dbrk alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_dbrk:the_alarm_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"alarm_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_dbrk:the_alarm_CPU_cpu_nios2_oci_dbrk\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_oci_dbrk" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_oci_itrace alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_itrace:the_alarm_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"alarm_CPU_cpu_nios2_oci_itrace\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_itrace:the_alarm_CPU_cpu_nios2_oci_itrace\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_oci_itrace" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_oci_dtrace alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_dtrace:the_alarm_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"alarm_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_dtrace:the_alarm_CPU_cpu_nios2_oci_dtrace\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_oci_dtrace" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_oci_td_mode alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_dtrace:the_alarm_CPU_cpu_nios2_oci_dtrace\|alarm_CPU_cpu_nios2_oci_td_mode:alarm_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"alarm_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_dtrace:the_alarm_CPU_cpu_nios2_oci_dtrace\|alarm_CPU_cpu_nios2_oci_td_mode:alarm_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "alarm_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_oci_fifo alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_fifo:the_alarm_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"alarm_CPU_cpu_nios2_oci_fifo\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_fifo:the_alarm_CPU_cpu_nios2_oci_fifo\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_oci_fifo" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_oci_compute_input_tm_cnt alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_fifo:the_alarm_CPU_cpu_nios2_oci_fifo\|alarm_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_alarm_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"alarm_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_fifo:the_alarm_CPU_cpu_nios2_oci_fifo\|alarm_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_alarm_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_oci_fifo_wrptr_inc alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_fifo:the_alarm_CPU_cpu_nios2_oci_fifo\|alarm_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_alarm_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"alarm_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_fifo:the_alarm_CPU_cpu_nios2_oci_fifo\|alarm_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_alarm_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_oci_fifo_cnt_inc alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_fifo:the_alarm_CPU_cpu_nios2_oci_fifo\|alarm_CPU_cpu_nios2_oci_fifo_cnt_inc:the_alarm_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"alarm_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_fifo:the_alarm_CPU_cpu_nios2_oci_fifo\|alarm_CPU_cpu_nios2_oci_fifo_cnt_inc:the_alarm_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_oci_pib alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_pib:the_alarm_CPU_cpu_nios2_oci_pib " "Elaborating entity \"alarm_CPU_cpu_nios2_oci_pib\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_pib:the_alarm_CPU_cpu_nios2_oci_pib\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_oci_pib" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_oci_im alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_im:the_alarm_CPU_cpu_nios2_oci_im " "Elaborating entity \"alarm_CPU_cpu_nios2_oci_im\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_oci_im:the_alarm_CPU_cpu_nios2_oci_im\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_oci_im" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_avalon_reg alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_avalon_reg:the_alarm_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"alarm_CPU_cpu_nios2_avalon_reg\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_avalon_reg:the_alarm_CPU_cpu_nios2_avalon_reg\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_avalon_reg" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_nios2_ocimem alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_ocimem:the_alarm_CPU_cpu_nios2_ocimem " "Elaborating entity \"alarm_CPU_cpu_nios2_ocimem\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_ocimem:the_alarm_CPU_cpu_nios2_ocimem\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_nios2_ocimem" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_ociram_sp_ram_module alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_ocimem:the_alarm_CPU_cpu_nios2_ocimem\|alarm_CPU_cpu_ociram_sp_ram_module:alarm_CPU_cpu_ociram_sp_ram " "Elaborating entity \"alarm_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_ocimem:the_alarm_CPU_cpu_nios2_ocimem\|alarm_CPU_cpu_ociram_sp_ram_module:alarm_CPU_cpu_ociram_sp_ram\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "alarm_CPU_cpu_ociram_sp_ram" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_ocimem:the_alarm_CPU_cpu_nios2_ocimem\|alarm_CPU_cpu_ociram_sp_ram_module:alarm_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_ocimem:the_alarm_CPU_cpu_nios2_ocimem\|alarm_CPU_cpu_ociram_sp_ram_module:alarm_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_altsyncram" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_ocimem:the_alarm_CPU_cpu_nios2_ocimem\|alarm_CPU_cpu_ociram_sp_ram_module:alarm_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_ocimem:the_alarm_CPU_cpu_nios2_ocimem\|alarm_CPU_cpu_ociram_sp_ram_module:alarm_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_ocimem:the_alarm_CPU_cpu_nios2_ocimem\|alarm_CPU_cpu_ociram_sp_ram_module:alarm_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_ocimem:the_alarm_CPU_cpu_nios2_ocimem\|alarm_CPU_cpu_ociram_sp_ram_module:alarm_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307896747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307896747 ""}  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571307896747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307896820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307896820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_ocimem:the_alarm_CPU_cpu_nios2_ocimem\|alarm_CPU_cpu_ociram_sp_ram_module:alarm_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_nios2_ocimem:the_alarm_CPU_cpu_nios2_ocimem\|alarm_CPU_cpu_ociram_sp_ram_module:alarm_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_debug_slave_wrapper alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"alarm_CPU_cpu_debug_slave_wrapper\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu.v" "the_alarm_CPU_cpu_debug_slave_wrapper" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_debug_slave_tck alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|alarm_CPU_cpu_debug_slave_tck:the_alarm_CPU_cpu_debug_slave_tck " "Elaborating entity \"alarm_CPU_cpu_debug_slave_tck\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|alarm_CPU_cpu_debug_slave_tck:the_alarm_CPU_cpu_debug_slave_tck\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" "the_alarm_CPU_cpu_debug_slave_tck" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_CPU_cpu_debug_slave_sysclk alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|alarm_CPU_cpu_debug_slave_sysclk:the_alarm_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"alarm_CPU_cpu_debug_slave_sysclk\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|alarm_CPU_cpu_debug_slave_sysclk:the_alarm_CPU_cpu_debug_slave_sysclk\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" "the_alarm_CPU_cpu_debug_slave_sysclk" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307896938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" "alarm_CPU_cpu_debug_slave_phy" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307897023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy\"" {  } { { "alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307897028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307897028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307897028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307897028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307897028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307897028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307897028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307897028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307897028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307897028 ""}  } { { "alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571307897028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/chris/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307897030 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/chris/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307897036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/chris/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307898190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"alarm_CPU:cpu\|alarm_CPU_cpu:cpu\|alarm_CPU_cpu_nios2_oci:the_alarm_CPU_cpu_nios2_oci\|alarm_CPU_cpu_debug_slave_wrapper:the_alarm_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alarm_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/chris/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307898616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_HOURS alarm_HOURS:hours " "Elaborating entity \"alarm_HOURS\" for hierarchy \"alarm_HOURS:hours\"" {  } { { "alarm/synthesis/alarm.v" "hours" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307898756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_JTAG alarm_JTAG:jtag " "Elaborating entity \"alarm_JTAG\" for hierarchy \"alarm_JTAG:jtag\"" {  } { { "alarm/synthesis/alarm.v" "jtag" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307898765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_JTAG_scfifo_w alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w " "Elaborating entity \"alarm_JTAG_scfifo_w\" for hierarchy \"alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\"" {  } { { "alarm/synthesis/submodules/alarm_JTAG.v" "the_alarm_JTAG_scfifo_w" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_JTAG.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307898779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "alarm/synthesis/submodules/alarm_JTAG.v" "wfifo" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_JTAG.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307899775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "alarm/synthesis/submodules/alarm_JTAG.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_JTAG.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307899782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307899782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307899782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307899782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307899782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307899782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307899782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307899782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307899782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307899782 ""}  } { { "alarm/synthesis/submodules/alarm_JTAG.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_JTAG.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571307899782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307899904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307899904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/chris/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307899905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307899938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307899938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307899939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307899967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307899967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307899968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307900121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307900121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307900122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307900283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307900283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307900284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307900357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307900357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"alarm_JTAG:jtag\|alarm_JTAG_scfifo_w:the_alarm_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307900359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_JTAG_scfifo_r alarm_JTAG:jtag\|alarm_JTAG_scfifo_r:the_alarm_JTAG_scfifo_r " "Elaborating entity \"alarm_JTAG_scfifo_r\" for hierarchy \"alarm_JTAG:jtag\|alarm_JTAG_scfifo_r:the_alarm_JTAG_scfifo_r\"" {  } { { "alarm/synthesis/submodules/alarm_JTAG.v" "the_alarm_JTAG_scfifo_r" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_JTAG.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307900372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic alarm_JTAG:jtag\|alt_jtag_atlantic:alarm_JTAG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"alarm_JTAG:jtag\|alt_jtag_atlantic:alarm_JTAG_alt_jtag_atlantic\"" {  } { { "alarm/synthesis/submodules/alarm_JTAG.v" "alarm_JTAG_alt_jtag_atlantic" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_JTAG.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307900945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_JTAG:jtag\|alt_jtag_atlantic:alarm_JTAG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"alarm_JTAG:jtag\|alt_jtag_atlantic:alarm_JTAG_alt_jtag_atlantic\"" {  } { { "alarm/synthesis/submodules/alarm_JTAG.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_JTAG.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307900988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_JTAG:jtag\|alt_jtag_atlantic:alarm_JTAG_alt_jtag_atlantic " "Instantiated megafunction \"alarm_JTAG:jtag\|alt_jtag_atlantic:alarm_JTAG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307900988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307900988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307900988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307900988 ""}  } { { "alarm/synthesis/submodules/alarm_JTAG.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_JTAG.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571307900988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter alarm_JTAG:jtag\|alt_jtag_atlantic:alarm_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"alarm_JTAG:jtag\|alt_jtag_atlantic:alarm_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/chris/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307901114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl alarm_JTAG:jtag\|alt_jtag_atlantic:alarm_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"alarm_JTAG:jtag\|alt_jtag_atlantic:alarm_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/chris/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307901122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_LEDs alarm_LEDs:leds " "Elaborating entity \"alarm_LEDs\" for hierarchy \"alarm_LEDs:leds\"" {  } { { "alarm/synthesis/alarm.v" "leds" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307901130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_RAM alarm_RAM:ram " "Elaborating entity \"alarm_RAM\" for hierarchy \"alarm_RAM:ram\"" {  } { { "alarm/synthesis/alarm.v" "ram" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307901140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram alarm_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"alarm_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "alarm/synthesis/submodules/alarm_RAM.v" "the_altsyncram" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307901192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"alarm_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "alarm/synthesis/submodules/alarm_RAM.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307901209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"alarm_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file alarm_RAM.hex " "Parameter \"init_file\" = \"alarm_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901210 ""}  } { { "alarm/synthesis/submodules/alarm_RAM.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571307901210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6tl1 " "Found entity 1: altsyncram_6tl1" {  } { { "db/altsyncram_6tl1.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/altsyncram_6tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307901292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307901292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6tl1 alarm_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_6tl1:auto_generated " "Elaborating entity \"altsyncram_6tl1\" for hierarchy \"alarm_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_6tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307901293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_ROM alarm_ROM:rom " "Elaborating entity \"alarm_ROM\" for hierarchy \"alarm_ROM:rom\"" {  } { { "alarm/synthesis/alarm.v" "rom" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307901743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram alarm_ROM:rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"alarm_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "alarm/synthesis/submodules/alarm_ROM.v" "the_altsyncram" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_ROM.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307901768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_ROM:rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"alarm_ROM:rom\|altsyncram:the_altsyncram\"" {  } { { "alarm/synthesis/submodules/alarm_ROM.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_ROM.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307901784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_ROM:rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"alarm_ROM:rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file alarm_ROM.hex " "Parameter \"init_file\" = \"alarm_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 20480 " "Parameter \"maximum_depth\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20480 " "Parameter \"numwords_a\" = \"20480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307901784 ""}  } { { "alarm/synthesis/submodules/alarm_ROM.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_ROM.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571307901784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a0m1 " "Found entity 1: altsyncram_a0m1" {  } { { "db/altsyncram_a0m1.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/altsyncram_a0m1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307901879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307901879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a0m1 alarm_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_a0m1:auto_generated " "Elaborating entity \"altsyncram_a0m1\" for hierarchy \"alarm_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_a0m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/chris/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307901880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307902997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307902997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la alarm_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_a0m1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"alarm_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_a0m1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_a0m1.tdf" "decode3" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/altsyncram_a0m1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307902998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307903068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307903068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb alarm_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_a0m1:auto_generated\|mux_4hb:mux2 " "Elaborating entity \"mux_4hb\" for hierarchy \"alarm_ROM:rom\|altsyncram:the_altsyncram\|altsyncram_a0m1:auto_generated\|mux_4hb:mux2\"" {  } { { "db/altsyncram_a0m1.tdf" "mux2" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/altsyncram_a0m1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_SWITCHES alarm_SWITCHES:switches " "Elaborating entity \"alarm_SWITCHES\" for hierarchy \"alarm_SWITCHES:switches\"" {  } { { "alarm/synthesis/alarm.v" "switches" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_SysID alarm_SysID:sysid " "Elaborating entity \"alarm_SysID\" for hierarchy \"alarm_SysID:sysid\"" {  } { { "alarm/synthesis/alarm.v" "sysid" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_TimerCore alarm_TimerCore:timercore " "Elaborating entity \"alarm_TimerCore\" for hierarchy \"alarm_TimerCore:timercore\"" {  } { { "alarm/synthesis/alarm.v" "timercore" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_UART alarm_UART:uart " "Elaborating entity \"alarm_UART\" for hierarchy \"alarm_UART:uart\"" {  } { { "alarm/synthesis/alarm.v" "uart" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity alarm_UART.v(104) " "Verilog HDL or VHDL warning at alarm_UART.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "alarm/synthesis/submodules/alarm_UART.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_UART.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571307903148 "|alarm|alarm_UART:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "alarm/synthesis/submodules/alarm_UART.v" "RS232_In_Deserializer" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_UART.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "alarm/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "alarm/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571307903171 "|alarm|alarm_UART:uart|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "alarm/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "alarm/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "alarm/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307903436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307903436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307903436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307903436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307903436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307903436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307903436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307903436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307903436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571307903436 ""}  } { { "alarm/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571307903436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q9a1 " "Found entity 1: scfifo_q9a1" {  } { { "db/scfifo_q9a1.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/scfifo_q9a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307903497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307903497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q9a1 alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated " "Elaborating entity \"scfifo_q9a1\" for hierarchy \"alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/chris/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d1a1 " "Found entity 1: a_dpfifo_d1a1" {  } { { "db/a_dpfifo_d1a1.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/a_dpfifo_d1a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307903516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307903516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d1a1 alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo " "Elaborating entity \"a_dpfifo_d1a1\" for hierarchy \"alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\"" {  } { { "db/scfifo_q9a1.tdf" "dpfifo" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/scfifo_q9a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t0i1 " "Found entity 1: altsyncram_t0i1" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/altsyncram_t0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307903595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307903595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t0i1 alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram " "Elaborating entity \"altsyncram_t0i1\" for hierarchy \"alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\"" {  } { { "db/a_dpfifo_d1a1.tdf" "FIFOram" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/a_dpfifo_d1a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307903686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307903686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d1a1.tdf" "almost_full_comparer" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/a_dpfifo_d1a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_d1a1.tdf" "three_comparison" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/a_dpfifo_d1a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307903759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307903759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d1a1.tdf" "rd_ptr_msb" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/a_dpfifo_d1a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307903826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307903826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_d1a1.tdf" "usedw_counter" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/a_dpfifo_d1a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307903895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307903895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"alarm_UART:uart\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_d1a1.tdf" "wr_ptr" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/a_dpfifo_d1a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer alarm_UART:uart\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"alarm_UART:uart\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "alarm/synthesis/submodules/alarm_UART.v" "RS232_Out_Serializer" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_UART.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307903906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_alarm alarm_alarm:alarm " "Elaborating entity \"alarm_alarm\" for hierarchy \"alarm_alarm:alarm\"" {  } { { "alarm/synthesis/alarm.v" "alarm" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307904160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0 alarm_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"alarm_mm_interconnect_0\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\"" {  } { { "alarm/synthesis/alarm.v" "mm_interconnect_0" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307904166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307904921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 1132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307904939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307904958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_avalon_rs232_slave_translator\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "uart_avalon_rs232_slave_translator" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 1260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307904980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307904999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "ram_s1_translator" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rom_s1_translator\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "rom_s1_translator" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "buttons_s1_translator" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timercore_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timercore_s1_translator\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "timercore_s1_translator" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 2274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "alarm/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo alarm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 2315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_router alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router:router " "Elaborating entity \"alarm_mm_interconnect_0_router\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router:router\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "router" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 3956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_router_default_decode alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router:router\|alarm_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"alarm_mm_interconnect_0_router_default_decode\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router:router\|alarm_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_router_001 alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"alarm_mm_interconnect_0_router_001\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router_001:router_001\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "router_001" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 3972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_router_001_default_decode alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router_001:router_001\|alarm_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"alarm_mm_interconnect_0_router_001_default_decode\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router_001:router_001\|alarm_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_router_002 alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"alarm_mm_interconnect_0_router_002\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router_002:router_002\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "router_002" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 3988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_router_002_default_decode alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router_002:router_002\|alarm_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"alarm_mm_interconnect_0_router_002_default_decode\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router_002:router_002\|alarm_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_router_003 alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"alarm_mm_interconnect_0_router_003\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router_003:router_003\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "router_003" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 4004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_router_003_default_decode alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router_003:router_003\|alarm_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"alarm_mm_interconnect_0_router_003_default_decode\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_router_003:router_003\|alarm_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_cmd_demux alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"alarm_mm_interconnect_0_cmd_demux\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "cmd_demux" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 4291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_cmd_demux_001 alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"alarm_mm_interconnect_0_cmd_demux_001\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 4332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_cmd_mux alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"alarm_mm_interconnect_0_cmd_mux\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "cmd_mux" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 4355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "alarm/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_cmd_mux_001 alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"alarm_mm_interconnect_0_cmd_mux_001\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 4372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_rsp_demux alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"alarm_mm_interconnect_0_rsp_demux\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "rsp_demux" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 4623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_rsp_demux_001 alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"alarm_mm_interconnect_0_rsp_demux_001\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 4640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_rsp_mux alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"alarm_mm_interconnect_0_rsp_mux\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "rsp_mux" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 4963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "alarm/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_rsp_mux_001 alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"alarm_mm_interconnect_0_rsp_mux_001\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 5004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "alarm/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_avalon_st_adapter alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"alarm_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0.v" 5033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|alarm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"alarm_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"alarm_mm_interconnect_0:mm_interconnect_0\|alarm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|alarm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "alarm/synthesis/submodules/alarm_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/alarm_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_irq_mapper alarm_irq_mapper:irq_mapper " "Elaborating entity \"alarm_irq_mapper\" for hierarchy \"alarm_irq_mapper:irq_mapper\"" {  } { { "alarm/synthesis/alarm.v" "irq_mapper" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "alarm/synthesis/alarm.v" "rst_controller" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/alarm.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "alarm/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307905997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "alarm/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307906004 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1571307909843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.10.17.04:25:18 Progress: Loading sld19907b62/alt_sld_fab_wrapper_hw.tcl " "2019.10.17.04:25:18 Progress: Loading sld19907b62/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307918073 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307924288 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307924952 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307931173 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307931592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307931983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307932417 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307932439 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307932439 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1571307936349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld19907b62/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld19907b62/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld19907b62/alt_sld_fab.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/ip/sld19907b62/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307937057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307937057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307937377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307937377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307937379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307937379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307937635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307937635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307937941 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307937941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307937941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/db/ip/sld19907b62/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571307938215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307938215 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571307946342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307949100 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "161 " "161 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571307952034 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/output_files/Alarm_SoC.map.smsg " "Generated suppressed messages file /home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/output_files/Alarm_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307953215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571307958263 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571307958263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2619 " "Implemented 2619 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571307959130 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571307959130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2289 " "Implemented 2289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571307959130 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1571307959130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571307959130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1234 " "Peak virtual memory: 1234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571307959203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 04:25:59 2019 " "Processing ended: Thu Oct 17 04:25:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571307959203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571307959203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571307959203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571307959203 ""}
