Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 18:35:30 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 104 register/latch pins with no clock driven by root clock pin: clk_30/clk_new_reg/Q (HIGH)

 There are 14532 register/latch pins with no clock driven by root clock pin: my_clk/clk_new_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31009 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.066    -1613.376                    435                 1487        0.058        0.000                      0                 1487        3.000        0.000                       0                   657  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                -7.021      -77.970                     12                  748        0.058        0.000                      0                  748        3.000        0.000                       0                   479  
  clk_out1_clk_wiz_0       -8.066     -109.763                     38                  354        0.173        0.000                      0                  354        4.130        0.000                       0                   175  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin              -5.458    -1416.131                    385                  385        0.067        0.000                      0                  385  
sys_clk_pin         clk_out1_clk_wiz_0       -7.736      -88.155                     12                   12        0.450        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -7.021ns,  Total Violation      -77.970ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.021ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.989ns  (logic 8.339ns (49.086%)  route 8.650ns (50.914%))
  Logic Levels:           23  (CARRY4=16 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.551     5.072    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.614     6.143    sound_converter/Q[2]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.009     6.826    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.048 f  sound_converter/maxLedNum_reg[3]_i_20/O[0]
                         net (fo=68, routed)          1.104     8.152    sound_converter/maxLedNum_reg[3]_1[4]
    SLICE_X61Y23         LUT3 (Prop_lut3_I2_O)        0.299     8.451 r  sound_converter/percentage[7]_i_243/O
                         net (fo=2, routed)           0.485     8.936    sound_converter/percentage[7]_i_243_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.340 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.009     9.349    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.466 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.466    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.583 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.583    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.740 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.689    10.429    sound_converter/CO[0]
    SLICE_X58Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.217 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.690    11.908    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.500 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    12.979    sound_converter_n_55
    SLICE_X58Y33         LUT1 (Prop_lut1_I0_O)        0.313    13.292 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.618    13.910    sound_converter/lopt
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.417 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.417    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.531    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.753 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.511    15.265    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.299    15.564 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.653    16.217    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I1_O)        0.124    16.341 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.687    17.028    sound_converter/percentage[7]_i_92_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.554 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.554    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.793 r  sound_converter/percentage_reg[7]_i_15/O[2]
                         net (fo=3, routed)           0.608    18.402    sound_converter/percentage_reg[7]_i_15_n_5
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.302    18.704 r  sound_converter/percentage[7]_i_34/O
                         net (fo=1, routed)           0.000    18.704    sound_converter/percentage[7]_i_34_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.237 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.237    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.456 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.755    20.211    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.295    20.506 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.506    sound_converter/percentage[7]_i_19_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.997 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.735    21.732    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X57Y32         LUT5 (Prop_lut5_I3_O)        0.329    22.061 r  sound_converter/percentage[2]_i_1/O
                         net (fo=1, routed)           0.000    22.061    sound_converter/percentage[2]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  sound_converter/percentage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.445    14.786    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  sound_converter/percentage_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.029    15.040    sound_converter/percentage_reg[2]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -22.061    
  -------------------------------------------------------------------
                         slack                                 -7.021    

Slack (VIOLATED) :        -7.017ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.048ns  (logic 8.339ns (48.915%)  route 8.709ns (51.085%))
  Logic Levels:           23  (CARRY4=16 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.551     5.072    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.614     6.143    sound_converter/Q[2]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.009     6.826    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.048 f  sound_converter/maxLedNum_reg[3]_i_20/O[0]
                         net (fo=68, routed)          1.104     8.152    sound_converter/maxLedNum_reg[3]_1[4]
    SLICE_X61Y23         LUT3 (Prop_lut3_I2_O)        0.299     8.451 r  sound_converter/percentage[7]_i_243/O
                         net (fo=2, routed)           0.485     8.936    sound_converter/percentage[7]_i_243_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.340 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.009     9.349    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.466 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.466    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.583 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.583    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.740 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.689    10.429    sound_converter/CO[0]
    SLICE_X58Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.217 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.690    11.908    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.500 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    12.979    sound_converter_n_55
    SLICE_X58Y33         LUT1 (Prop_lut1_I0_O)        0.313    13.292 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.618    13.910    sound_converter/lopt
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.417 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.417    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.531    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.753 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.511    15.265    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.299    15.564 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.653    16.217    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I1_O)        0.124    16.341 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.687    17.028    sound_converter/percentage[7]_i_92_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.554 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.554    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.793 r  sound_converter/percentage_reg[7]_i_15/O[2]
                         net (fo=3, routed)           0.608    18.402    sound_converter/percentage_reg[7]_i_15_n_5
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.302    18.704 r  sound_converter/percentage[7]_i_34/O
                         net (fo=1, routed)           0.000    18.704    sound_converter/percentage[7]_i_34_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.237 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.237    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.456 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.755    20.211    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.295    20.506 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.506    sound_converter/percentage[7]_i_19_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.997 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.794    21.791    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y31         LUT5 (Prop_lut5_I3_O)        0.329    22.120 r  sound_converter/percentage[0]_i_1/O
                         net (fo=1, routed)           0.000    22.120    sound_converter/percentage[0]_i_1_n_0
    SLICE_X58Y31         FDRE                                         r  sound_converter/percentage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.508    14.849    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  sound_converter/percentage_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y31         FDRE (Setup_fdre_C_D)        0.029    15.103    sound_converter/percentage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -22.120    
  -------------------------------------------------------------------
                         slack                                 -7.017    

Slack (VIOLATED) :        -7.012ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.045ns  (logic 8.339ns (48.923%)  route 8.706ns (51.077%))
  Logic Levels:           23  (CARRY4=16 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.551     5.072    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.614     6.143    sound_converter/Q[2]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.009     6.826    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.048 f  sound_converter/maxLedNum_reg[3]_i_20/O[0]
                         net (fo=68, routed)          1.104     8.152    sound_converter/maxLedNum_reg[3]_1[4]
    SLICE_X61Y23         LUT3 (Prop_lut3_I2_O)        0.299     8.451 r  sound_converter/percentage[7]_i_243/O
                         net (fo=2, routed)           0.485     8.936    sound_converter/percentage[7]_i_243_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.340 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.009     9.349    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.466 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.466    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.583 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.583    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.740 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.689    10.429    sound_converter/CO[0]
    SLICE_X58Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.217 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.690    11.908    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.500 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    12.979    sound_converter_n_55
    SLICE_X58Y33         LUT1 (Prop_lut1_I0_O)        0.313    13.292 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.618    13.910    sound_converter/lopt
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.417 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.417    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.531    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.753 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.511    15.265    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.299    15.564 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.653    16.217    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I1_O)        0.124    16.341 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.687    17.028    sound_converter/percentage[7]_i_92_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.554 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.554    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.793 r  sound_converter/percentage_reg[7]_i_15/O[2]
                         net (fo=3, routed)           0.608    18.402    sound_converter/percentage_reg[7]_i_15_n_5
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.302    18.704 r  sound_converter/percentage[7]_i_34/O
                         net (fo=1, routed)           0.000    18.704    sound_converter/percentage[7]_i_34_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.237 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.237    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.456 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.755    20.211    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.295    20.506 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.506    sound_converter/percentage[7]_i_19_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.997 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.791    21.788    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y31         LUT5 (Prop_lut5_I3_O)        0.329    22.117 r  sound_converter/percentage[3]_i_1/O
                         net (fo=1, routed)           0.000    22.117    sound_converter/percentage[3]_i_1_n_0
    SLICE_X58Y31         FDRE                                         r  sound_converter/percentage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.508    14.849    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  sound_converter/percentage_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y31         FDRE (Setup_fdre_C_D)        0.031    15.105    sound_converter/percentage_reg[3]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -22.117    
  -------------------------------------------------------------------
                         slack                                 -7.012    

Slack (VIOLATED) :        -6.981ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.014ns  (logic 8.339ns (49.014%)  route 8.675ns (50.986%))
  Logic Levels:           23  (CARRY4=16 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.551     5.072    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.614     6.143    sound_converter/Q[2]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.009     6.826    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.048 f  sound_converter/maxLedNum_reg[3]_i_20/O[0]
                         net (fo=68, routed)          1.104     8.152    sound_converter/maxLedNum_reg[3]_1[4]
    SLICE_X61Y23         LUT3 (Prop_lut3_I2_O)        0.299     8.451 r  sound_converter/percentage[7]_i_243/O
                         net (fo=2, routed)           0.485     8.936    sound_converter/percentage[7]_i_243_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.340 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.009     9.349    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.466 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.466    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.583 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.583    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.740 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.689    10.429    sound_converter/CO[0]
    SLICE_X58Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.217 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.690    11.908    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.500 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    12.979    sound_converter_n_55
    SLICE_X58Y33         LUT1 (Prop_lut1_I0_O)        0.313    13.292 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.618    13.910    sound_converter/lopt
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.417 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.417    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.531    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.753 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.511    15.265    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.299    15.564 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.653    16.217    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I1_O)        0.124    16.341 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.687    17.028    sound_converter/percentage[7]_i_92_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.554 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.554    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.793 r  sound_converter/percentage_reg[7]_i_15/O[2]
                         net (fo=3, routed)           0.608    18.402    sound_converter/percentage_reg[7]_i_15_n_5
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.302    18.704 r  sound_converter/percentage[7]_i_34/O
                         net (fo=1, routed)           0.000    18.704    sound_converter/percentage[7]_i_34_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.237 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.237    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.456 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.755    20.211    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.295    20.506 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.506    sound_converter/percentage[7]_i_19_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.997 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.760    21.757    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y31         LUT5 (Prop_lut5_I3_O)        0.329    22.086 r  sound_converter/percentage[4]_i_1/O
                         net (fo=1, routed)           0.000    22.086    sound_converter/percentage[4]_i_1_n_0
    SLICE_X58Y31         FDRE                                         r  sound_converter/percentage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.508    14.849    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  sound_converter/percentage_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y31         FDRE (Setup_fdre_C_D)        0.031    15.105    sound_converter/percentage_reg[4]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -22.086    
  -------------------------------------------------------------------
                         slack                                 -6.981    

Slack (VIOLATED) :        -6.975ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.009ns  (logic 8.339ns (49.027%)  route 8.670ns (50.973%))
  Logic Levels:           23  (CARRY4=16 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.551     5.072    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.614     6.143    sound_converter/Q[2]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.009     6.826    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.048 f  sound_converter/maxLedNum_reg[3]_i_20/O[0]
                         net (fo=68, routed)          1.104     8.152    sound_converter/maxLedNum_reg[3]_1[4]
    SLICE_X61Y23         LUT3 (Prop_lut3_I2_O)        0.299     8.451 r  sound_converter/percentage[7]_i_243/O
                         net (fo=2, routed)           0.485     8.936    sound_converter/percentage[7]_i_243_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.340 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.009     9.349    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.466 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.466    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.583 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.583    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.740 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.689    10.429    sound_converter/CO[0]
    SLICE_X58Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.217 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.690    11.908    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.500 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    12.979    sound_converter_n_55
    SLICE_X58Y33         LUT1 (Prop_lut1_I0_O)        0.313    13.292 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.618    13.910    sound_converter/lopt
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.417 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.417    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.531    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.753 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.511    15.265    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.299    15.564 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.653    16.217    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I1_O)        0.124    16.341 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.687    17.028    sound_converter/percentage[7]_i_92_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.554 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.554    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.793 r  sound_converter/percentage_reg[7]_i_15/O[2]
                         net (fo=3, routed)           0.608    18.402    sound_converter/percentage_reg[7]_i_15_n_5
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.302    18.704 r  sound_converter/percentage[7]_i_34/O
                         net (fo=1, routed)           0.000    18.704    sound_converter/percentage[7]_i_34_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.237 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.237    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.456 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.755    20.211    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.295    20.506 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.506    sound_converter/percentage[7]_i_19_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.997 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.755    21.752    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y31         LUT5 (Prop_lut5_I3_O)        0.329    22.081 r  sound_converter/percentage[5]_i_1/O
                         net (fo=1, routed)           0.000    22.081    sound_converter/percentage[5]_i_1_n_0
    SLICE_X58Y31         FDRE                                         r  sound_converter/percentage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.508    14.849    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  sound_converter/percentage_reg[5]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y31         FDRE (Setup_fdre_C_D)        0.032    15.106    sound_converter/percentage_reg[5]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -22.081    
  -------------------------------------------------------------------
                         slack                                 -6.975    

Slack (VIOLATED) :        -6.850ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.886ns  (logic 8.339ns (49.385%)  route 8.547ns (50.615%))
  Logic Levels:           23  (CARRY4=16 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.551     5.072    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.614     6.143    sound_converter/Q[2]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.009     6.826    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.048 f  sound_converter/maxLedNum_reg[3]_i_20/O[0]
                         net (fo=68, routed)          1.104     8.152    sound_converter/maxLedNum_reg[3]_1[4]
    SLICE_X61Y23         LUT3 (Prop_lut3_I2_O)        0.299     8.451 r  sound_converter/percentage[7]_i_243/O
                         net (fo=2, routed)           0.485     8.936    sound_converter/percentage[7]_i_243_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.340 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.009     9.349    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.466 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.466    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.583 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.583    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.740 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.689    10.429    sound_converter/CO[0]
    SLICE_X58Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.217 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.690    11.908    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.500 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    12.979    sound_converter_n_55
    SLICE_X58Y33         LUT1 (Prop_lut1_I0_O)        0.313    13.292 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.618    13.910    sound_converter/lopt
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.417 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.417    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.531    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.753 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.511    15.265    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.299    15.564 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.653    16.217    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I1_O)        0.124    16.341 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.687    17.028    sound_converter/percentage[7]_i_92_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.554 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.554    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.793 r  sound_converter/percentage_reg[7]_i_15/O[2]
                         net (fo=3, routed)           0.608    18.402    sound_converter/percentage_reg[7]_i_15_n_5
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.302    18.704 r  sound_converter/percentage[7]_i_34/O
                         net (fo=1, routed)           0.000    18.704    sound_converter/percentage[7]_i_34_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.237 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.237    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.456 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.755    20.211    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.295    20.506 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.506    sound_converter/percentage[7]_i_19_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.997 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.632    21.629    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.329    21.958 r  sound_converter/percentage[6]_i_1/O
                         net (fo=1, routed)           0.000    21.958    sound_converter/percentage[6]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  sound_converter/percentage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.511    14.852    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  sound_converter/percentage_reg[6]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.031    15.108    sound_converter/percentage_reg[6]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -21.958    
  -------------------------------------------------------------------
                         slack                                 -6.850    

Slack (VIOLATED) :        -6.837ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.870ns  (logic 8.339ns (49.430%)  route 8.531ns (50.570%))
  Logic Levels:           23  (CARRY4=16 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.551     5.072    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.614     6.143    sound_converter/Q[2]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.009     6.826    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.048 f  sound_converter/maxLedNum_reg[3]_i_20/O[0]
                         net (fo=68, routed)          1.104     8.152    sound_converter/maxLedNum_reg[3]_1[4]
    SLICE_X61Y23         LUT3 (Prop_lut3_I2_O)        0.299     8.451 r  sound_converter/percentage[7]_i_243/O
                         net (fo=2, routed)           0.485     8.936    sound_converter/percentage[7]_i_243_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.340 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.009     9.349    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.466 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.466    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.583 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.583    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.740 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.689    10.429    sound_converter/CO[0]
    SLICE_X58Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.217 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.690    11.908    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.500 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    12.979    sound_converter_n_55
    SLICE_X58Y33         LUT1 (Prop_lut1_I0_O)        0.313    13.292 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.618    13.910    sound_converter/lopt
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.417 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.417    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.531    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.753 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.511    15.265    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.299    15.564 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.653    16.217    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I1_O)        0.124    16.341 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.687    17.028    sound_converter/percentage[7]_i_92_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.554 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.554    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.793 r  sound_converter/percentage_reg[7]_i_15/O[2]
                         net (fo=3, routed)           0.608    18.402    sound_converter/percentage_reg[7]_i_15_n_5
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.302    18.704 r  sound_converter/percentage[7]_i_34/O
                         net (fo=1, routed)           0.000    18.704    sound_converter/percentage[7]_i_34_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.237 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.237    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.456 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.755    20.211    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.295    20.506 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.506    sound_converter/percentage[7]_i_19_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.997 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.617    21.614    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.329    21.943 r  sound_converter/percentage[1]_i_1/O
                         net (fo=1, routed)           0.000    21.943    sound_converter/percentage[1]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  sound_converter/percentage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.511    14.852    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  sound_converter/percentage_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.029    15.106    sound_converter/percentage_reg[1]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -21.943    
  -------------------------------------------------------------------
                         slack                                 -6.837    

Slack (VIOLATED) :        -6.826ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.860ns  (logic 8.339ns (49.459%)  route 8.521ns (50.541%))
  Logic Levels:           23  (CARRY4=16 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.551     5.072    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.614     6.143    sound_converter/Q[2]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.009     6.826    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.048 f  sound_converter/maxLedNum_reg[3]_i_20/O[0]
                         net (fo=68, routed)          1.104     8.152    sound_converter/maxLedNum_reg[3]_1[4]
    SLICE_X61Y23         LUT3 (Prop_lut3_I2_O)        0.299     8.451 r  sound_converter/percentage[7]_i_243/O
                         net (fo=2, routed)           0.485     8.936    sound_converter/percentage[7]_i_243_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.340 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.009     9.349    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.466 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.466    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.583 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.583    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.740 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.689    10.429    sound_converter/CO[0]
    SLICE_X58Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.217 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.690    11.908    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.500 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    12.979    sound_converter_n_55
    SLICE_X58Y33         LUT1 (Prop_lut1_I0_O)        0.313    13.292 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.618    13.910    sound_converter/lopt
    SLICE_X61Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.417 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.417    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.531 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.531    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.753 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.511    15.265    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.299    15.564 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.653    16.217    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y35         LUT5 (Prop_lut5_I1_O)        0.124    16.341 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.687    17.028    sound_converter/percentage[7]_i_92_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.554 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.554    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.793 r  sound_converter/percentage_reg[7]_i_15/O[2]
                         net (fo=3, routed)           0.608    18.402    sound_converter/percentage_reg[7]_i_15_n_5
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.302    18.704 r  sound_converter/percentage[7]_i_34/O
                         net (fo=1, routed)           0.000    18.704    sound_converter/percentage[7]_i_34_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.237 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.237    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.456 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.755    20.211    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.295    20.506 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.506    sound_converter/percentage[7]_i_19_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.997 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.607    21.604    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y34         LUT5 (Prop_lut5_I3_O)        0.329    21.933 r  sound_converter/percentage[7]_i_1/O
                         net (fo=1, routed)           0.000    21.933    sound_converter/percentage[7]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  sound_converter/percentage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.512    14.853    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  sound_converter/percentage_reg[7]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.029    15.107    sound_converter/percentage_reg[7]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -21.933    
  -------------------------------------------------------------------
                         slack                                 -6.826    

Slack (VIOLATED) :        -5.682ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.647ns  (logic 7.663ns (48.974%)  route 7.984ns (51.026%))
  Logic Levels:           23  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.551     5.072    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.614     6.143    sound_converter/Q[2]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.009     6.826    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.940    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 f  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          0.908     8.182    sound_converter/maxLedNum_reg[3]_1[9]
    SLICE_X50Y24         LUT3 (Prop_lut3_I2_O)        0.303     8.485 r  sound_converter/maxLedNum[3]_i_192/O
                         net (fo=1, routed)           0.496     8.980    sound_converter/maxLedNum[3]_i_192_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.365 r  sound_converter/maxLedNum_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000     9.365    sound_converter/maxLedNum_reg[3]_i_154_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  sound_converter/maxLedNum_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.479    sound_converter/maxLedNum_reg[3]_i_113_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.593    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.821 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=22, routed)          0.547    10.369    sound_converter/maxLedNum_reg[3]_i_35_n_1
    SLICE_X54Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.153 r  sound_converter/maxLedNum_reg[3]_i_32/CO[3]
                         net (fo=10, routed)          0.979    12.131    sound_converter/maxLedNum_reg[3]_i_32_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.723 r  sound_converter/maxLedNum_reg[3]_i_101/CO[2]
                         net (fo=22, routed)          0.631    13.354    sound_converter/maxLedNum_reg[3]_2[0]
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.313    13.667 r  sound_converter/maxLedNum[3]_i_178/O
                         net (fo=1, routed)           0.000    13.667    sound_converter/maxLedNum[3]_i_178_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.068 r  sound_converter/maxLedNum_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.068    sound_converter/maxLedNum_reg[3]_i_132_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.381 r  sound_converter/maxLedNum_reg[3]_i_89/O[3]
                         net (fo=11, routed)          1.191    15.572    sound_converter_n_125
    SLICE_X56Y35         LUT3 (Prop_lut3_I0_O)        0.328    15.900 r  maxLedNum[3]_i_171/O
                         net (fo=2, routed)           0.181    16.081    maxLedNum[3]_i_171_n_0
    SLICE_X56Y35         LUT5 (Prop_lut5_I4_O)        0.328    16.409 r  maxLedNum[3]_i_122/O
                         net (fo=2, routed)           0.626    17.036    maxLedNum[3]_i_122_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124    17.160 r  maxLedNum[3]_i_126/O
                         net (fo=1, routed)           0.000    17.160    sound_converter/maxVol_reg[11]_22[3]
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.536 r  sound_converter/maxLedNum_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    sound_converter/maxLedNum_reg[3]_i_80_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.859 r  sound_converter/maxLedNum_reg[3]_i_36/O[1]
                         net (fo=3, routed)           0.814    18.673    sound_converter/maxLedNum_reg[3]_i_36_n_6
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.306    18.979 r  sound_converter/maxLedNum[3]_i_109/O
                         net (fo=1, routed)           0.000    18.979    sound_converter/maxLedNum[3]_i_109_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.380 r  sound_converter/maxLedNum_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.380    sound_converter/maxLedNum_reg[3]_i_52_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.494 r  sound_converter/maxLedNum_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.494    sound_converter/maxLedNum_reg[3]_i_22_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  sound_converter/maxLedNum_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           0.988    20.595    sound_converter/maxLedNum_reg[3]_i_5_n_0
    SLICE_X53Y29         LUT5 (Prop_lut5_I3_O)        0.124    20.719 r  sound_converter/maxLedNum[0]_i_1/O
                         net (fo=1, routed)           0.000    20.719    sound_converter/maxLedNum[0]_i_1_n_0
    SLICE_X53Y29         FDRE                                         r  sound_converter/maxLedNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.441    14.782    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X53Y29         FDRE                                         r  sound_converter/maxLedNum_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X53Y29         FDRE (Setup_fdre_C_D)        0.031    15.038    sound_converter/maxLedNum_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -20.719    
  -------------------------------------------------------------------
                         slack                                 -5.682    

Slack (VIOLATED) :        -5.681ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.645ns  (logic 7.663ns (48.979%)  route 7.982ns (51.021%))
  Logic Levels:           23  (CARRY4=16 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.551     5.072    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.614     6.143    sound_converter/Q[2]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.817 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.009     6.826    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.940    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.274 f  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          0.908     8.182    sound_converter/maxLedNum_reg[3]_1[9]
    SLICE_X50Y24         LUT3 (Prop_lut3_I2_O)        0.303     8.485 r  sound_converter/maxLedNum[3]_i_192/O
                         net (fo=1, routed)           0.496     8.980    sound_converter/maxLedNum[3]_i_192_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.365 r  sound_converter/maxLedNum_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000     9.365    sound_converter/maxLedNum_reg[3]_i_154_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.479 r  sound_converter/maxLedNum_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.479    sound_converter/maxLedNum_reg[3]_i_113_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.593 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.593    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.821 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=22, routed)          0.547    10.369    sound_converter/maxLedNum_reg[3]_i_35_n_1
    SLICE_X54Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.153 r  sound_converter/maxLedNum_reg[3]_i_32/CO[3]
                         net (fo=10, routed)          0.979    12.131    sound_converter/maxLedNum_reg[3]_i_32_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.723 r  sound_converter/maxLedNum_reg[3]_i_101/CO[2]
                         net (fo=22, routed)          0.631    13.354    sound_converter/maxLedNum_reg[3]_2[0]
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.313    13.667 r  sound_converter/maxLedNum[3]_i_178/O
                         net (fo=1, routed)           0.000    13.667    sound_converter/maxLedNum[3]_i_178_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.068 r  sound_converter/maxLedNum_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.068    sound_converter/maxLedNum_reg[3]_i_132_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.381 r  sound_converter/maxLedNum_reg[3]_i_89/O[3]
                         net (fo=11, routed)          1.191    15.572    sound_converter_n_125
    SLICE_X56Y35         LUT3 (Prop_lut3_I0_O)        0.328    15.900 r  maxLedNum[3]_i_171/O
                         net (fo=2, routed)           0.181    16.081    maxLedNum[3]_i_171_n_0
    SLICE_X56Y35         LUT5 (Prop_lut5_I4_O)        0.328    16.409 r  maxLedNum[3]_i_122/O
                         net (fo=2, routed)           0.626    17.036    maxLedNum[3]_i_122_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I0_O)        0.124    17.160 r  maxLedNum[3]_i_126/O
                         net (fo=1, routed)           0.000    17.160    sound_converter/maxVol_reg[11]_22[3]
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.536 r  sound_converter/maxLedNum_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.536    sound_converter/maxLedNum_reg[3]_i_80_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.859 r  sound_converter/maxLedNum_reg[3]_i_36/O[1]
                         net (fo=3, routed)           0.814    18.673    sound_converter/maxLedNum_reg[3]_i_36_n_6
    SLICE_X53Y35         LUT3 (Prop_lut3_I0_O)        0.306    18.979 r  sound_converter/maxLedNum[3]_i_109/O
                         net (fo=1, routed)           0.000    18.979    sound_converter/maxLedNum[3]_i_109_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.380 r  sound_converter/maxLedNum_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.380    sound_converter/maxLedNum_reg[3]_i_52_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.494 r  sound_converter/maxLedNum_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.494    sound_converter/maxLedNum_reg[3]_i_22_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  sound_converter/maxLedNum_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           0.986    20.594    sound_converter/maxLedNum_reg[3]_i_5_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.124    20.718 r  sound_converter/maxLedNum[3]_i_1/O
                         net (fo=1, routed)           0.000    20.718    sound_converter/maxLedNum[3]_i_1_n_0
    SLICE_X55Y31         FDRE                                         r  sound_converter/maxLedNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.442    14.783    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  sound_converter/maxLedNum_reg[3]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)        0.029    15.037    sound_converter/maxLedNum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -20.718    
  -------------------------------------------------------------------
                         slack                                 -5.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mc/mc/y_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/ypos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.254%)  route 0.248ns (63.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.555     1.438    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  mc/mc/y_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  mc/mc/y_pos_reg[5]/Q
                         net (fo=5, routed)           0.248     1.827    mc/mc/y_pos[5]
    SLICE_X33Y20         FDRE                                         r  mc/mc/ypos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.821     1.948    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  mc/mc/ypos_reg[5]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.070     1.769    mc/mc/ypos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mc/mc/y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/ypos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.295%)  route 0.247ns (63.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.555     1.438    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  mc/mc/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  mc/mc/y_pos_reg[4]/Q
                         net (fo=5, routed)           0.247     1.827    mc/mc/y_pos[4]
    SLICE_X33Y20         FDRE                                         r  mc/mc/ypos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.821     1.948    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X33Y20         FDRE                                         r  mc/mc/ypos_reg[4]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.066     1.765    mc/mc/ypos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mc/mc/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/ypos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.100%)  route 0.255ns (60.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.556     1.439    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  mc/mc/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  mc/mc/y_pos_reg[0]/Q
                         net (fo=6, routed)           0.255     1.859    mc/mc/y_pos[0]
    SLICE_X33Y19         FDRE                                         r  mc/mc/ypos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.822     1.949    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  mc/mc/ypos_reg[0]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X33Y19         FDRE (Hold_fdre_C_D)         0.070     1.770    mc/mc/ypos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.226ns (48.883%)  route 0.236ns (51.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.559     1.442    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  mc/mc/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  mc/mc/FSM_onehot_state_reg[14]/Q
                         net (fo=4, routed)           0.236     1.806    mc/mc/FSM_onehot_state_reg_n_0_[14]
    SLICE_X35Y15         LUT5 (Prop_lut5_I3_O)        0.098     1.904 r  mc/mc/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.904    mc/mc/tx_data[4]_i_1_n_0
    SLICE_X35Y15         FDRE                                         r  mc/mc/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.825     1.952    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  mc/mc/tx_data_reg[4]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.092     1.795    mc/mc/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mc/mc/x_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.923%)  route 0.280ns (60.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.557     1.440    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  mc/mc/x_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mc/mc/x_sign_reg/Q
                         net (fo=12, routed)          0.280     1.861    mc/mc/x_sign
    SLICE_X32Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.906 r  mc/mc/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000     1.906    mc/mc/x_pos[6]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  mc/mc/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.823     1.950    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  mc/mc/x_pos_reg[6]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.092     1.793    mc/mc/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/delay_63clk_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.559     1.442    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  mc/mc/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mc/mc/Inst_Ps2Interface/delay_63clk_count_reg[5]/Q
                         net (fo=4, routed)           0.065     1.648    mc/mc/Inst_Ps2Interface/delay_63clk_count_reg__0[5]
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.693 r  mc/mc/Inst_Ps2Interface/delay_63clk_done_i_1/O
                         net (fo=1, routed)           0.000     1.693    mc/mc/Inst_Ps2Interface/delay_63clk_done_i_1_n_0
    SLICE_X30Y14         FDRE                                         r  mc/mc/Inst_Ps2Interface/delay_63clk_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.827     1.954    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X30Y14         FDRE                                         r  mc/mc/Inst_Ps2Interface/delay_63clk_done_reg/C
                         clock pessimism             -0.499     1.455    
    SLICE_X30Y14         FDRE (Hold_fdre_C_D)         0.121     1.576    mc/mc/Inst_Ps2Interface/delay_63clk_done_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.980%)  route 0.317ns (63.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.558     1.441    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  mc/mc/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mc/mc/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.317     1.899    mc/mc/reset_periodic_check_cnt_0
    SLICE_X34Y16         LUT3 (Prop_lut3_I1_O)        0.045     1.944 r  mc/mc/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.944    mc/mc/tx_data[2]_i_1_n_0
    SLICE_X34Y16         FDRE                                         r  mc/mc/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.824     1.951    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  mc/mc/tx_data_reg[2]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.121     1.823    mc/mc/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.937%)  route 0.318ns (63.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.559     1.442    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  mc/mc/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mc/mc/FSM_onehot_state_reg[19]/Q
                         net (fo=6, routed)           0.318     1.901    mc/mc/FSM_onehot_state_reg_n_0_[19]
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.946 r  mc/mc/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.946    mc/mc/tx_data[6]_i_1_n_0
    SLICE_X34Y15         FDRE                                         r  mc/mc/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.825     1.952    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mc/mc/tx_data_reg[6]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.121     1.824    mc/mc/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.864%)  route 0.319ns (63.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.559     1.442    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  mc/mc/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mc/mc/FSM_onehot_state_reg[19]/Q
                         net (fo=6, routed)           0.319     1.902    mc/mc/FSM_onehot_state_reg_n_0_[19]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.947 r  mc/mc/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.947    mc/mc/tx_data[3]_i_1_n_0
    SLICE_X34Y15         FDRE                                         r  mc/mc/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.825     1.952    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mc/mc/tx_data_reg[3]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.121     1.824    mc/mc/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/left_down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.842%)  route 0.293ns (61.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.556     1.439    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  mc/mc/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=12, routed)          0.293     1.873    mc/mc/Inst_Ps2Interface/rx_data_reg_n_0_[0]
    SLICE_X37Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.918 r  mc/mc/Inst_Ps2Interface/left_down_i_1/O
                         net (fo=1, routed)           0.000     1.918    mc/mc/left_down_5
    SLICE_X37Y17         FDRE                                         r  mc/mc/left_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.824     1.951    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  mc/mc/left_down_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.091     1.793    mc/mc/left_down_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y20     dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15     dbg/ahar10/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14     dbg/ahar11/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13     dbg/ahar13/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16     dbg/ahar14/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y19     dbg/ahar15/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y21     dbg/ahar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16     dbg/ahar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14     dbg/ahar4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43     clk_30/clk_new_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y43     clk_30/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y43     clk_30/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y43     clk_30/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y43     clk_30/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44     clk_30/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y44     clk_30/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y8      mc/mc/Inst_Ps2Interface/delay_20us_count_reg[0]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y16     mc/mc/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y15     mc/mc/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     mc/mc/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     mc/mc/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     mc/mc/FSM_onehot_state_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     mc/mc/FSM_onehot_state_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     mc/mc/FSM_onehot_state_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y15     mc/mc/FSM_onehot_state_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           38  Failing Endpoints,  Worst Slack       -8.066ns,  Total Violation     -109.763ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.066ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.243ns  (logic 10.512ns (60.964%)  route 6.731ns (39.036%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=3 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.554     5.075    vga/VGA_CONTROL/clk_out1
    SLICE_X28Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=179, routed)         1.095     6.626    vga/VGA_CONTROL/VGA_Red_waveform11__2[8]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.750 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7/O
                         net (fo=1, routed)           0.000     6.750    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.151 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.464 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[3]
                         net (fo=50, routed)          0.889     8.353    wave_c/h_cntr_reg_reg[11][11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.571 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.573    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.091 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.842    14.932    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124    15.056 r  wave_c/VGA_GREEN[3]_i_150/O
                         net (fo=1, routed)           0.000    15.056    wave_c/VGA_GREEN[3]_i_150_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.589 r  wave_c/VGA_GREEN_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    15.589    wave_c/VGA_GREEN_reg[3]_i_134_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.912 r  wave_c/VGA_GREEN_reg[3]_i_129/O[1]
                         net (fo=2, routed)           0.485    16.398    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.306    16.704 r  vga/VGA_GREEN[3]_i_132/O
                         net (fo=1, routed)           0.000    16.704    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.254 r  wave_c/VGA_GREEN_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.254    wave_c/VGA_GREEN_reg[3]_i_118_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.588 f  wave_c/VGA_RED_reg[3]_i_235/O[1]
                         net (fo=9, routed)           0.700    18.287    wave_c/p_0_in[25]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.303    18.590 r  wave_c/VGA_RED[3]_i_252/O
                         net (fo=1, routed)           0.000    18.590    wave_c/VGA_RED[3]_i_252_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.103 r  wave_c/VGA_RED_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           1.122    20.225    wave_c/VGA_Red_waveform8__0
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    20.349 r  wave_c/VGA_RED[3]_i_77/O
                         net (fo=1, routed)           0.471    20.820    wave_c/VGA_RED[3]_i_77_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.124    20.944 f  wave_c/VGA_RED[3]_i_26/O
                         net (fo=3, routed)           0.684    21.628    mode_s/v_cntr_reg_reg[10]_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I1_O)        0.124    21.752 r  mode_s/VGA_RED[3]_i_7/O
                         net (fo=2, routed)           0.442    22.194    vga/VGA_CONTROL/waveform_reg[11]
    SLICE_X15Y25         LUT6 (Prop_lut6_I5_O)        0.124    22.318 r  vga/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    22.318    vga/VGA_RED_CHAN[0]
    SLICE_X15Y25         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.433    14.034    vga/CLK_VGA
    SLICE_X15Y25         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.260    14.294    
                         clock uncertainty           -0.072    14.221    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.031    14.252    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                         -22.318    
  -------------------------------------------------------------------
                         slack                                 -8.066    

Slack (VIOLATED) :        -7.974ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.151ns  (logic 10.512ns (61.290%)  route 6.639ns (38.710%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.554     5.075    vga/VGA_CONTROL/clk_out1
    SLICE_X28Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=179, routed)         1.095     6.626    vga/VGA_CONTROL/VGA_Red_waveform11__2[8]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.750 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7/O
                         net (fo=1, routed)           0.000     6.750    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.151 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.464 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[3]
                         net (fo=50, routed)          0.889     8.353    wave_c/h_cntr_reg_reg[11][11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.571 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.573    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.091 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.842    14.932    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124    15.056 r  wave_c/VGA_GREEN[3]_i_150/O
                         net (fo=1, routed)           0.000    15.056    wave_c/VGA_GREEN[3]_i_150_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.589 r  wave_c/VGA_GREEN_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    15.589    wave_c/VGA_GREEN_reg[3]_i_134_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.912 r  wave_c/VGA_GREEN_reg[3]_i_129/O[1]
                         net (fo=2, routed)           0.485    16.398    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.306    16.704 r  vga/VGA_GREEN[3]_i_132/O
                         net (fo=1, routed)           0.000    16.704    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.254 r  wave_c/VGA_GREEN_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.254    wave_c/VGA_GREEN_reg[3]_i_118_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.588 f  wave_c/VGA_RED_reg[3]_i_235/O[1]
                         net (fo=9, routed)           0.700    18.287    wave_c/p_0_in[25]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.303    18.590 r  wave_c/VGA_RED[3]_i_252/O
                         net (fo=1, routed)           0.000    18.590    wave_c/VGA_RED[3]_i_252_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.103 r  wave_c/VGA_RED_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           1.122    20.225    wave_c/VGA_Red_waveform8__0
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    20.349 r  wave_c/VGA_RED[3]_i_77/O
                         net (fo=1, routed)           0.471    20.820    wave_c/VGA_RED[3]_i_77_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.124    20.944 f  wave_c/VGA_RED[3]_i_26/O
                         net (fo=3, routed)           0.684    21.628    mode_s/v_cntr_reg_reg[10]_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I1_O)        0.124    21.752 r  mode_s/VGA_RED[3]_i_7/O
                         net (fo=2, routed)           0.350    22.102    vga/VGA_CONTROL/waveform_reg[11]
    SLICE_X15Y24         LUT4 (Prop_lut4_I3_O)        0.124    22.226 r  vga/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000    22.226    vga/VGA_RED_CHAN[3]
    SLICE_X15Y24         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.433    14.034    vga/CLK_VGA
    SLICE_X15Y24         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism              0.260    14.294    
                         clock uncertainty           -0.072    14.221    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)        0.031    14.252    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                         -22.226    
  -------------------------------------------------------------------
                         slack                                 -7.974    

Slack (VIOLATED) :        -7.821ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.998ns  (logic 10.512ns (61.844%)  route 6.486ns (38.156%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=3 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.554     5.075    vga/VGA_CONTROL/clk_out1
    SLICE_X28Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=179, routed)         1.095     6.626    vga/VGA_CONTROL/VGA_Red_waveform11__2[8]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.750 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7/O
                         net (fo=1, routed)           0.000     6.750    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.151 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.464 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[3]
                         net (fo=50, routed)          0.889     8.353    wave_c/h_cntr_reg_reg[11][11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.571 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.573    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.091 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.842    14.932    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124    15.056 r  wave_c/VGA_GREEN[3]_i_150/O
                         net (fo=1, routed)           0.000    15.056    wave_c/VGA_GREEN[3]_i_150_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.589 r  wave_c/VGA_GREEN_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    15.589    wave_c/VGA_GREEN_reg[3]_i_134_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.912 r  wave_c/VGA_GREEN_reg[3]_i_129/O[1]
                         net (fo=2, routed)           0.485    16.398    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.306    16.704 r  vga/VGA_GREEN[3]_i_132/O
                         net (fo=1, routed)           0.000    16.704    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.254 r  wave_c/VGA_GREEN_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.254    wave_c/VGA_GREEN_reg[3]_i_118_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.588 f  wave_c/VGA_RED_reg[3]_i_235/O[1]
                         net (fo=9, routed)           0.700    18.287    wave_c/p_0_in[25]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.303    18.590 r  wave_c/VGA_RED[3]_i_252/O
                         net (fo=1, routed)           0.000    18.590    wave_c/VGA_RED[3]_i_252_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.103 r  wave_c/VGA_RED_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           1.122    20.225    wave_c/VGA_Red_waveform8__0
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    20.349 r  wave_c/VGA_RED[3]_i_77/O
                         net (fo=1, routed)           0.471    20.820    wave_c/VGA_RED[3]_i_77_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.124    20.944 f  wave_c/VGA_RED[3]_i_26/O
                         net (fo=3, routed)           0.616    21.561    mode_s/v_cntr_reg_reg[10]_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I2_O)        0.124    21.685 r  mode_s/VGA_RED[2]_i_5/O
                         net (fo=1, routed)           0.264    21.949    vga/VGA_CONTROL/wavemode_reg[1]_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    22.073 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    22.073    vga/VGA_RED_CHAN[2]
    SLICE_X15Y24         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.433    14.034    vga/CLK_VGA
    SLICE_X15Y24         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.294    
                         clock uncertainty           -0.072    14.221    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)        0.031    14.252    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                         -22.073    
  -------------------------------------------------------------------
                         slack                                 -7.821    

Slack (VIOLATED) :        -7.776ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.958ns  (logic 10.512ns (61.989%)  route 6.446ns (38.011%))
  Logic Levels:           17  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=3 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.039 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.554     5.075    vga/VGA_CONTROL/clk_out1
    SLICE_X28Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=179, routed)         1.095     6.626    vga/VGA_CONTROL/VGA_Red_waveform11__2[8]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.750 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7/O
                         net (fo=1, routed)           0.000     6.750    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.151 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.464 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[3]
                         net (fo=50, routed)          0.889     8.353    wave_c/h_cntr_reg_reg[11][11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.571 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.573    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.091 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.842    14.932    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124    15.056 r  wave_c/VGA_GREEN[3]_i_150/O
                         net (fo=1, routed)           0.000    15.056    wave_c/VGA_GREEN[3]_i_150_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.589 r  wave_c/VGA_GREEN_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    15.589    wave_c/VGA_GREEN_reg[3]_i_134_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.912 r  wave_c/VGA_GREEN_reg[3]_i_129/O[1]
                         net (fo=2, routed)           0.485    16.398    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.306    16.704 r  vga/VGA_GREEN[3]_i_132/O
                         net (fo=1, routed)           0.000    16.704    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.254 r  wave_c/VGA_GREEN_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.254    wave_c/VGA_GREEN_reg[3]_i_118_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.588 f  wave_c/VGA_RED_reg[3]_i_235/O[1]
                         net (fo=9, routed)           0.700    18.287    wave_c/p_0_in[25]
    SLICE_X10Y24         LUT2 (Prop_lut2_I0_O)        0.303    18.590 r  wave_c/VGA_RED[3]_i_252/O
                         net (fo=1, routed)           0.000    18.590    wave_c/VGA_RED[3]_i_252_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.103 r  wave_c/VGA_RED_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           1.122    20.225    wave_c/VGA_Red_waveform8__0
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    20.349 r  wave_c/VGA_RED[3]_i_77/O
                         net (fo=1, routed)           0.471    20.820    wave_c/VGA_RED[3]_i_77_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.124    20.944 f  wave_c/VGA_RED[3]_i_26/O
                         net (fo=3, routed)           0.578    21.522    vga/VGA_CONTROL/v_cntr_reg_reg[10]_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.124    21.646 r  vga/VGA_CONTROL/VGA_RED[1]_i_5/O
                         net (fo=1, routed)           0.263    21.909    vga/VGA_CONTROL/VGA_RED[1]_i_5_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I4_O)        0.124    22.033 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    22.033    vga/VGA_RED_CHAN[1]
    SLICE_X13Y28         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.438    14.039    vga/CLK_VGA
    SLICE_X13Y28         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.260    14.299    
                         clock uncertainty           -0.072    14.226    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.031    14.257    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -22.033    
  -------------------------------------------------------------------
                         slack                                 -7.776    

Slack (VIOLATED) :        -7.136ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.313ns  (logic 9.883ns (60.584%)  route 6.430ns (39.416%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.554     5.075    vga/VGA_CONTROL/clk_out1
    SLICE_X28Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=179, routed)         1.095     6.626    vga/VGA_CONTROL/VGA_Red_waveform11__2[8]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.750 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7/O
                         net (fo=1, routed)           0.000     6.750    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.151 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.464 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[3]
                         net (fo=50, routed)          0.889     8.353    wave_c/h_cntr_reg_reg[11][11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.571 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.573    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.091 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.842    14.932    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124    15.056 r  wave_c/VGA_GREEN[3]_i_150/O
                         net (fo=1, routed)           0.000    15.056    wave_c/VGA_GREEN[3]_i_150_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.589 r  wave_c/VGA_GREEN_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    15.589    wave_c/VGA_GREEN_reg[3]_i_134_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.912 r  wave_c/VGA_GREEN_reg[3]_i_129/O[1]
                         net (fo=2, routed)           0.485    16.398    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.306    16.704 r  vga/VGA_GREEN[3]_i_132/O
                         net (fo=1, routed)           0.000    16.704    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.254 r  wave_c/VGA_GREEN_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.254    wave_c/VGA_GREEN_reg[3]_i_118_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.476 f  wave_c/VGA_RED_reg[3]_i_235/O[0]
                         net (fo=9, routed)           1.313    18.789    wave_c/p_0_in[24]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.299    19.088 f  wave_c/VGA_GREEN[3]_i_79/O
                         net (fo=1, routed)           0.154    19.242    wave_c/VGA_GREEN[3]_i_79_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.124    19.366 f  wave_c/VGA_GREEN[3]_i_35/O
                         net (fo=1, routed)           0.614    19.980    wave_c/VGA_GREEN[3]_i_35_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I4_O)        0.124    20.104 r  wave_c/VGA_GREEN[3]_i_10/O
                         net (fo=3, routed)           0.173    20.277    wave_c/VGA_Green_circle[0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I3_O)        0.124    20.401 r  wave_c/VGA_BLUE[3]_i_5/O
                         net (fo=2, routed)           0.863    21.264    vga/VGA_CONTROL/wavemode_reg[1]_1
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    21.388 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    21.388    vga/VGA_BLUE_CHAN[2]
    SLICE_X31Y28         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.433    14.034    vga/CLK_VGA
    SLICE_X31Y28         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.260    14.294    
                         clock uncertainty           -0.072    14.221    
    SLICE_X31Y28         FDRE (Setup_fdre_C_D)        0.031    14.252    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                         -21.388    
  -------------------------------------------------------------------
                         slack                                 -7.136    

Slack (VIOLATED) :        -7.118ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.310ns  (logic 9.883ns (60.595%)  route 6.427ns (39.405%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.554     5.075    vga/VGA_CONTROL/clk_out1
    SLICE_X28Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=179, routed)         1.095     6.626    vga/VGA_CONTROL/VGA_Red_waveform11__2[8]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.750 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7/O
                         net (fo=1, routed)           0.000     6.750    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.151 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.464 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[3]
                         net (fo=50, routed)          0.889     8.353    wave_c/h_cntr_reg_reg[11][11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.571 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.573    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.091 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.842    14.932    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124    15.056 r  wave_c/VGA_GREEN[3]_i_150/O
                         net (fo=1, routed)           0.000    15.056    wave_c/VGA_GREEN[3]_i_150_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.589 r  wave_c/VGA_GREEN_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    15.589    wave_c/VGA_GREEN_reg[3]_i_134_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.912 r  wave_c/VGA_GREEN_reg[3]_i_129/O[1]
                         net (fo=2, routed)           0.485    16.398    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.306    16.704 r  vga/VGA_GREEN[3]_i_132/O
                         net (fo=1, routed)           0.000    16.704    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.254 r  wave_c/VGA_GREEN_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.254    wave_c/VGA_GREEN_reg[3]_i_118_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.476 f  wave_c/VGA_RED_reg[3]_i_235/O[0]
                         net (fo=9, routed)           1.313    18.789    wave_c/p_0_in[24]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.299    19.088 f  wave_c/VGA_GREEN[3]_i_79/O
                         net (fo=1, routed)           0.154    19.242    wave_c/VGA_GREEN[3]_i_79_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.124    19.366 f  wave_c/VGA_GREEN[3]_i_35/O
                         net (fo=1, routed)           0.614    19.980    wave_c/VGA_GREEN[3]_i_35_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I4_O)        0.124    20.104 r  wave_c/VGA_GREEN[3]_i_10/O
                         net (fo=3, routed)           0.730    20.834    mode_s/VGA_Green_circle[0]
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    20.958 r  mode_s/VGA_BLUE[1]_i_4/O
                         net (fo=1, routed)           0.303    21.261    vga/VGA_CONTROL/waveform_reg[5]_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I5_O)        0.124    21.385 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    21.385    vga/VGA_BLUE_CHAN[1]
    SLICE_X28Y27         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.433    14.034    vga/CLK_VGA
    SLICE_X28Y27         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.274    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.032    14.267    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -21.385    
  -------------------------------------------------------------------
                         slack                                 -7.118    

Slack (VIOLATED) :        -6.915ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.098ns  (logic 9.883ns (61.391%)  route 6.215ns (38.609%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.554     5.075    vga/VGA_CONTROL/clk_out1
    SLICE_X28Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=179, routed)         1.095     6.626    vga/VGA_CONTROL/VGA_Red_waveform11__2[8]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.750 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7/O
                         net (fo=1, routed)           0.000     6.750    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.151 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.464 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[3]
                         net (fo=50, routed)          0.889     8.353    wave_c/h_cntr_reg_reg[11][11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.571 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.573    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.091 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.842    14.932    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124    15.056 r  wave_c/VGA_GREEN[3]_i_150/O
                         net (fo=1, routed)           0.000    15.056    wave_c/VGA_GREEN[3]_i_150_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.589 r  wave_c/VGA_GREEN_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    15.589    wave_c/VGA_GREEN_reg[3]_i_134_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.912 r  wave_c/VGA_GREEN_reg[3]_i_129/O[1]
                         net (fo=2, routed)           0.485    16.398    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.306    16.704 r  vga/VGA_GREEN[3]_i_132/O
                         net (fo=1, routed)           0.000    16.704    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.254 r  wave_c/VGA_GREEN_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.254    wave_c/VGA_GREEN_reg[3]_i_118_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.476 f  wave_c/VGA_RED_reg[3]_i_235/O[0]
                         net (fo=9, routed)           1.313    18.789    wave_c/p_0_in[24]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.299    19.088 f  wave_c/VGA_GREEN[3]_i_79/O
                         net (fo=1, routed)           0.154    19.242    wave_c/VGA_GREEN[3]_i_79_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.124    19.366 f  wave_c/VGA_GREEN[3]_i_35/O
                         net (fo=1, routed)           0.614    19.980    wave_c/VGA_GREEN[3]_i_35_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I4_O)        0.124    20.104 r  wave_c/VGA_GREEN[3]_i_10/O
                         net (fo=3, routed)           0.173    20.277    wave_c/VGA_Green_circle[0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I3_O)        0.124    20.401 r  wave_c/VGA_BLUE[3]_i_5/O
                         net (fo=2, routed)           0.649    21.050    vga/VGA_CONTROL/wavemode_reg[1]_1
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.124    21.174 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    21.174    vga/VGA_BLUE_CHAN[3]
    SLICE_X13Y30         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.439    14.040    vga/CLK_VGA
    SLICE_X13Y30         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.260    14.300    
                         clock uncertainty           -0.072    14.227    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)        0.031    14.258    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -21.174    
  -------------------------------------------------------------------
                         slack                                 -6.915    

Slack (VIOLATED) :        -6.800ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.028ns  (logic 9.883ns (61.662%)  route 6.145ns (38.338%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.039 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.554     5.075    vga/VGA_CONTROL/clk_out1
    SLICE_X28Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  vga/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=179, routed)         1.095     6.626    vga/VGA_CONTROL/VGA_Red_waveform11__2[8]
    SLICE_X13Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.750 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7/O
                         net (fo=1, routed)           0.000     6.750    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_7_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.151 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.151    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.464 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[3]
                         net (fo=50, routed)          0.889     8.353    wave_c/h_cntr_reg_reg[11][11]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.571 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.573    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.091 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.842    14.932    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124    15.056 r  wave_c/VGA_GREEN[3]_i_150/O
                         net (fo=1, routed)           0.000    15.056    wave_c/VGA_GREEN[3]_i_150_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.589 r  wave_c/VGA_GREEN_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000    15.589    wave_c/VGA_GREEN_reg[3]_i_134_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.912 r  wave_c/VGA_GREEN_reg[3]_i_129/O[1]
                         net (fo=2, routed)           0.485    16.398    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          LUT2 (Prop_lut2_I0_O)        0.306    16.704 r  vga/VGA_GREEN[3]_i_132/O
                         net (fo=1, routed)           0.000    16.704    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.254 r  wave_c/VGA_GREEN_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    17.254    wave_c/VGA_GREEN_reg[3]_i_118_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.476 f  wave_c/VGA_RED_reg[3]_i_235/O[0]
                         net (fo=9, routed)           1.313    18.789    wave_c/p_0_in[24]
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.299    19.088 f  wave_c/VGA_GREEN[3]_i_79/O
                         net (fo=1, routed)           0.154    19.242    wave_c/VGA_GREEN[3]_i_79_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.124    19.366 f  wave_c/VGA_GREEN[3]_i_35/O
                         net (fo=1, routed)           0.614    19.980    wave_c/VGA_GREEN[3]_i_35_n_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I4_O)        0.124    20.104 r  wave_c/VGA_GREEN[3]_i_10/O
                         net (fo=3, routed)           0.453    20.557    mode_s/VGA_Green_circle[0]
    SLICE_X13Y28         LUT6 (Prop_lut6_I2_O)        0.124    20.681 r  mode_s/VGA_GREEN[3]_i_5/O
                         net (fo=1, routed)           0.298    20.979    vga/VGA_CONTROL/waveform_reg[7]_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124    21.103 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    21.103    vga/VGA_GREEN_CHAN[3]
    SLICE_X14Y28         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.438    14.039    vga/CLK_VGA
    SLICE_X14Y28         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.299    
                         clock uncertainty           -0.072    14.226    
    SLICE_X14Y28         FDRE (Setup_fdre_C_D)        0.077    14.303    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -21.103    
  -------------------------------------------------------------------
                         slack                                 -6.800    

Slack (VIOLATED) :        -6.079ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.179ns  (logic 3.068ns (20.212%)  route 12.111ns (79.788%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.551     5.072    vga/VGA_CONTROL/clk_out1
    SLICE_X31Y60         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]_rep__5/Q
                         net (fo=80, routed)          2.361     7.889    wave_h/h_cntr_reg_reg[3]_rep__5
    SLICE_X14Y99         MUXF8 (Prop_muxf8_S_O)       0.283     8.172 f  wave_h/VGA_RED_reg[2]_i_632/O
                         net (fo=1, routed)           1.100     9.272    wave_h/VGA_RED_reg[2]_i_632_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.319     9.591 f  wave_h/VGA_RED[2]_i_328/O
                         net (fo=1, routed)           0.000     9.591    wave_h/VGA_RED[2]_i_328_n_0
    SLICE_X13Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     9.803 f  wave_h/VGA_RED_reg[2]_i_192/O
                         net (fo=1, routed)           1.200    11.003    wave_h/VGA_RED_reg[2]_i_192_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I0_O)        0.299    11.302 f  wave_h/VGA_RED[2]_i_131/O
                         net (fo=1, routed)           1.376    12.678    wave_h/VGA_RED[2]_i_131_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I3_O)        0.124    12.802 f  wave_h/VGA_RED[2]_i_93/O
                         net (fo=2, routed)           1.727    14.530    wave_h/memory[7]
    SLICE_X29Y43         LUT4 (Prop_lut4_I0_O)        0.152    14.682 r  wave_h/VGA_RED[2]_i_89/O
                         net (fo=1, routed)           0.468    15.150    vga/VGA_CONTROL/memory_reg[1279][7]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.326    15.476 r  vga/VGA_CONTROL/VGA_RED[2]_i_62/O
                         net (fo=1, routed)           0.000    15.476    vga/VGA_CONTROL/VGA_RED[2]_i_62_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.877 r  vga/VGA_CONTROL/VGA_RED_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           1.097    16.974    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.098 r  vga/VGA_CONTROL/VGA_RED[2]_i_16/O
                         net (fo=7, routed)           0.175    17.273    vga/VGA_CONTROL/VGA_Red_hist[0]
    SLICE_X29Y32         LUT2 (Prop_lut2_I0_O)        0.124    17.397 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=3, routed)           1.073    18.470    mode_s/VGA_Green_hist[0]
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124    18.594 r  mode_s/VGA_GREEN[0]_i_4/O
                         net (fo=2, routed)           1.534    20.127    vga/VGA_CONTROL/wavemode_reg[0]
    SLICE_X37Y28         LUT6 (Prop_lut6_I4_O)        0.124    20.251 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    20.251    vga/VGA_GREEN_CHAN[0]
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.433    14.034    vga/CLK_VGA
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180    14.214    
                         clock uncertainty           -0.072    14.141    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.031    14.172    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                         -20.251    
  -------------------------------------------------------------------
                         slack                                 -6.079    

Slack (VIOLATED) :        -5.407ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.508ns  (logic 2.944ns (20.292%)  route 11.564ns (79.708%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.551     5.072    vga/VGA_CONTROL/clk_out1
    SLICE_X31Y60         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]_rep__5/Q
                         net (fo=80, routed)          2.361     7.889    wave_h/h_cntr_reg_reg[3]_rep__5
    SLICE_X14Y99         MUXF8 (Prop_muxf8_S_O)       0.283     8.172 f  wave_h/VGA_RED_reg[2]_i_632/O
                         net (fo=1, routed)           1.100     9.272    wave_h/VGA_RED_reg[2]_i_632_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.319     9.591 f  wave_h/VGA_RED[2]_i_328/O
                         net (fo=1, routed)           0.000     9.591    wave_h/VGA_RED[2]_i_328_n_0
    SLICE_X13Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     9.803 f  wave_h/VGA_RED_reg[2]_i_192/O
                         net (fo=1, routed)           1.200    11.003    wave_h/VGA_RED_reg[2]_i_192_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I0_O)        0.299    11.302 f  wave_h/VGA_RED[2]_i_131/O
                         net (fo=1, routed)           1.376    12.678    wave_h/VGA_RED[2]_i_131_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I3_O)        0.124    12.802 f  wave_h/VGA_RED[2]_i_93/O
                         net (fo=2, routed)           1.727    14.530    wave_h/memory[7]
    SLICE_X29Y43         LUT4 (Prop_lut4_I0_O)        0.152    14.682 r  wave_h/VGA_RED[2]_i_89/O
                         net (fo=1, routed)           0.468    15.150    vga/VGA_CONTROL/memory_reg[1279][7]
    SLICE_X29Y42         LUT5 (Prop_lut5_I3_O)        0.326    15.476 r  vga/VGA_CONTROL/VGA_RED[2]_i_62/O
                         net (fo=1, routed)           0.000    15.476    vga/VGA_CONTROL/VGA_RED[2]_i_62_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.877 r  vga/VGA_CONTROL/VGA_RED_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           1.097    16.974    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.098 r  vga/VGA_CONTROL/VGA_RED[2]_i_16/O
                         net (fo=7, routed)           1.021    18.119    mode_s/VGA_Red_hist[0]
    SLICE_X14Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.243 r  mode_s/VGA_GREEN[1]_i_4/O
                         net (fo=1, routed)           1.213    19.456    vga/VGA_CONTROL/waveform_reg[5]
    SLICE_X36Y29         LUT5 (Prop_lut5_I4_O)        0.124    19.580 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    19.580    vga/VGA_GREEN_CHAN[1]
    SLICE_X36Y29         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.434    14.035    vga/CLK_VGA
    SLICE_X36Y29         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180    14.215    
                         clock uncertainty           -0.072    14.142    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)        0.031    14.173    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                         -19.580    
  -------------------------------------------------------------------
                         slack                                 -5.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X15Y34         FDRE                                         r  vga/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.131     1.717    vga/v_sync_reg
    SLICE_X12Y34         FDRE                                         r  vga/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.830     1.957    vga/CLK_VGA
    SLICE_X12Y34         FDRE                                         r  vga/VGA_VS_reg/C
                         clock pessimism             -0.498     1.459    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.085     1.544    vga/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.583     1.466    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y28          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=50, routed)          0.118     1.725    vga/VGA_CONTROL/out[7]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X5Y28          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.852     1.979    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y28          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    vga/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.583     1.466    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y28          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=57, routed)          0.122     1.729    vga/VGA_CONTROL/out[6]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X5Y28          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.852     1.979    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y28          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    vga/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.631%)  route 0.224ns (61.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.556     1.439    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y31         FDRE                                         r  vga/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  vga/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.224     1.804    vga/h_sync_reg
    SLICE_X28Y31         FDRE                                         r  vga/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.824     1.951    vga/CLK_VGA
    SLICE_X28Y31         FDRE                                         r  vga/VGA_HS_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.061     1.534    vga/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.584     1.467    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y29          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=55, routed)          0.130     1.738    vga/VGA_CONTROL/out[11]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X5Y29          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.853     1.980    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y29          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.105     1.572    vga/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.425%)  route 0.132ns (34.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.583     1.466    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=72, routed)          0.132     1.739    vga/VGA_CONTROL/out[3]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.847    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X5Y27          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.851     1.978    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.105     1.571    vga/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.256ns (66.176%)  route 0.131ns (33.824%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.583     1.466    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y28          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=65, routed)          0.131     1.738    vga/VGA_CONTROL/out[4]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.853 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.853    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X5Y28          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.852     1.979    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y28          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    vga/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.256ns (66.035%)  route 0.132ns (33.965%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.584     1.467    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y29          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=48, routed)          0.132     1.740    vga/VGA_CONTROL/out[8]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.855 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.855    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X5Y29          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.853     1.980    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y29          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.105     1.572    vga/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.341%)  route 0.146ns (36.659%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.584     1.467    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y29          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=56, routed)          0.146     1.754    vga/VGA_CONTROL/out[10]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.865 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X5Y29          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.853     1.980    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y29          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.105     1.572    vga/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.252ns (62.997%)  route 0.148ns (37.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.555     1.438    vga/VGA_CONTROL/clk_out1
    SLICE_X28Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  vga/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=129, routed)         0.148     1.727    vga/VGA_CONTROL/VGA_Red_waveform11__2[10]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X28Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.823     1.950    vga/VGA_CONTROL/clk_out1
    SLICE_X28Y30         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    vga/VGA_CONTROL/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    vga/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y28     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X49Y28     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X33Y30     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y19     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X40Y28     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X49Y27     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y24     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X57Y14     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y14     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y39     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y14     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__12_replica_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y24     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y24     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__8/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y28     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y28     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y24     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y14     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y14     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y19     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y24     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y19      vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y77     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y77     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y65     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__12/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y53     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y53     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X42Y18     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y34     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    vga/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :          385  Failing Endpoints,  Worst Slack       -5.458ns,  Total Violation    -1416.131ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.458ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar8/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.767ns  (logic 0.608ns (12.753%)  route 4.159ns (87.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 134.836 - 130.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 134.769 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.618   134.769    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456   135.225 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=72, routed)          2.410   137.635    vga/VGA_CONTROL/out[3]
    SLICE_X40Y19         LUT4 (Prop_lut4_I0_O)        0.152   137.787 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__12/O
                         net (fo=8, routed)           1.749   139.536    dbg/ehar8/c/U1/ADDR[6]
    RAMB18_X1Y18         RAMB18E1                                     r  dbg/ehar8/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.495   134.836    dbg/ehar8/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  dbg/ehar8/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.016    
                         clock uncertainty           -0.170   134.846    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   134.078    dbg/ehar8/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.078    
                         arrival time                        -139.536    
  -------------------------------------------------------------------
                         slack                                 -5.458    

Slack (VIOLATED) :        -5.388ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/dhar6/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.693ns  (logic 0.608ns (12.956%)  route 4.085ns (87.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 134.832 - 130.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 134.769 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.618   134.769    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456   135.225 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=80, routed)          2.406   137.631    vga/VGA_CONTROL/out[0]
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.152   137.783 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__9/O
                         net (fo=7, routed)           1.679   139.462    dbg/dhar6/c/U1/ADDR[6]
    RAMB18_X2Y4          RAMB18E1                                     r  dbg/dhar6/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.491   134.832    dbg/dhar6/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  dbg/dhar6/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.012    
                         clock uncertainty           -0.170   134.842    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   134.074    dbg/dhar6/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.074    
                         arrival time                        -139.462    
  -------------------------------------------------------------------
                         slack                                 -5.388    

Slack (VIOLATED) :        -5.338ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ghar4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.847ns  (logic 0.580ns (11.967%)  route 4.267ns (88.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 134.834 - 130.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 134.769 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.618   134.769    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456   135.225 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=72, routed)          2.410   137.635    vga/VGA_CONTROL/out[3]
    SLICE_X40Y19         LUT4 (Prop_lut4_I0_O)        0.124   137.759 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__4/O
                         net (fo=8, routed)           1.856   139.616    dbg/ghar4/c/U1/ADDR[6]
    RAMB18_X0Y1          RAMB18E1                                     r  dbg/ghar4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.493   134.834    dbg/ghar4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y1          RAMB18E1                                     r  dbg/ghar4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.014    
                         clock uncertainty           -0.170   134.844    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   134.278    dbg/ghar4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.278    
                         arrival time                        -139.616    
  -------------------------------------------------------------------
                         slack                                 -5.338    

Slack (VIOLATED) :        -5.323ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/dhar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.618ns  (logic 0.608ns (13.167%)  route 4.010ns (86.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 134.822 - 130.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 134.769 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.618   134.769    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456   135.225 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=80, routed)          2.406   137.631    vga/VGA_CONTROL/out[0]
    SLICE_X40Y37         LUT4 (Prop_lut4_I3_O)        0.152   137.783 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__9/O
                         net (fo=7, routed)           1.604   139.386    dbg/dhar2/c/U1/ADDR[6]
    RAMB18_X2Y8          RAMB18E1                                     r  dbg/dhar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.481   134.822    dbg/dhar2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y8          RAMB18E1                                     r  dbg/dhar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.002    
                         clock uncertainty           -0.170   134.832    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   134.064    dbg/dhar2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.064    
                         arrival time                        -139.386    
  -------------------------------------------------------------------
                         slack                                 -5.323    

Slack (VIOLATED) :        -5.283ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.590ns  (logic 0.608ns (13.246%)  route 3.982ns (86.754%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 134.834 - 130.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 134.769 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.618   134.769    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456   135.225 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=72, routed)          2.410   137.635    vga/VGA_CONTROL/out[3]
    SLICE_X40Y19         LUT4 (Prop_lut4_I0_O)        0.152   137.787 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__12/O
                         net (fo=8, routed)           1.572   139.359    dbg/ehar4/c/U1/ADDR[6]
    RAMB18_X0Y0          RAMB18E1                                     r  dbg/ehar4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.493   134.834    dbg/ehar4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  dbg/ehar4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.014    
                         clock uncertainty           -0.170   134.844    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   134.076    dbg/ehar4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.076    
                         arrival time                        -139.359    
  -------------------------------------------------------------------
                         slack                                 -5.283    

Slack (VIOLATED) :        -5.138ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.444ns  (logic 0.608ns (13.683%)  route 3.836ns (86.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 134.833 - 130.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 134.769 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.618   134.769    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456   135.225 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=72, routed)          2.410   137.635    vga/VGA_CONTROL/out[3]
    SLICE_X40Y19         LUT4 (Prop_lut4_I0_O)        0.152   137.787 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__12/O
                         net (fo=8, routed)           1.425   139.212    dbg/ehar2/c/U1/ADDR[6]
    RAMB18_X0Y3          RAMB18E1                                     r  dbg/ehar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.492   134.833    dbg/ehar2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  dbg/ehar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.013    
                         clock uncertainty           -0.170   134.843    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   134.075    dbg/ehar2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.075    
                         arrival time                        -139.212    
  -------------------------------------------------------------------
                         slack                                 -5.138    

Slack (VIOLATED) :        -5.129ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.426ns  (logic 0.574ns (12.968%)  route 3.852ns (87.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 134.824 - 130.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 134.769 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.618   134.769    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456   135.225 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=77, routed)          2.118   137.343    vga/VGA_CONTROL/out[2]
    SLICE_X29Y32         LUT2 (Prop_lut2_I1_O)        0.118   137.461 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__17/O
                         net (fo=15, routed)          1.734   139.195    dbg/ahar1/c/U1/ADDR[6]
    RAMB18_X1Y20         RAMB18E1                                     r  dbg/ahar1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.483   134.824    dbg/ahar1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.004    
                         clock uncertainty           -0.170   134.834    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   134.066    dbg/ahar1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.066    
                         arrival time                        -139.195    
  -------------------------------------------------------------------
                         slack                                 -5.129    

Slack (VIOLATED) :        -5.126ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.431ns  (logic 0.572ns (12.909%)  route 3.859ns (87.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 134.834 - 130.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 134.769 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.618   134.769    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456   135.225 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=77, routed)          2.202   137.427    vga/VGA_CONTROL/out[2]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.116   137.543 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__6/O
                         net (fo=8, routed)           1.657   139.200    dbg/ehar4/c/U1/ADDR[5]
    RAMB18_X0Y0          RAMB18E1                                     r  dbg/ehar4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.493   134.834    dbg/ehar4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  dbg/ehar4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.014    
                         clock uncertainty           -0.170   134.844    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.770   134.074    dbg/ehar4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.074    
                         arrival time                        -139.200    
  -------------------------------------------------------------------
                         slack                                 -5.126    

Slack (VIOLATED) :        -5.107ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.399ns  (logic 0.608ns (13.821%)  route 3.791ns (86.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 134.819 - 130.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 134.769 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.618   134.769    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456   135.225 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=72, routed)          2.410   137.635    vga/VGA_CONTROL/out[3]
    SLICE_X40Y19         LUT4 (Prop_lut4_I0_O)        0.152   137.787 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__12/O
                         net (fo=8, routed)           1.381   139.168    dbg/ehar7/c/U1/ADDR[6]
    RAMB18_X0Y9          RAMB18E1                                     r  dbg/ehar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.478   134.819    dbg/ehar7/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y9          RAMB18E1                                     r  dbg/ehar7/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   134.999    
                         clock uncertainty           -0.170   134.829    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   134.061    dbg/ehar7/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.061    
                         arrival time                        -139.168    
  -------------------------------------------------------------------
                         slack                                 -5.107    

Slack (VIOLATED) :        -5.098ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.400ns  (logic 0.608ns (13.818%)  route 3.792ns (86.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 134.829 - 130.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 134.769 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.618   134.769    vga/VGA_CONTROL/clk_out1
    SLICE_X5Y27          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.456   135.225 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=72, routed)          2.410   137.635    vga/VGA_CONTROL/out[3]
    SLICE_X40Y19         LUT4 (Prop_lut4_I0_O)        0.152   137.787 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__12/O
                         net (fo=8, routed)           1.382   139.169    dbg/ehar1/c/U1/ADDR[6]
    RAMB18_X0Y5          RAMB18E1                                     r  dbg/ehar1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.488   134.829    dbg/ehar1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  dbg/ehar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.009    
                         clock uncertainty           -0.170   134.839    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768   134.071    dbg/ehar1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.071    
                         arrival time                        -139.169    
  -------------------------------------------------------------------
                         slack                                 -5.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.164ns (22.615%)  route 0.561ns (77.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.558     1.441    vga/VGA_CONTROL/clk_out1
    SLICE_X8Y19          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_6/Q
                         net (fo=1, routed)           0.561     2.166    dbg/ehar7/c/U1/VGA_Red_waveform11__2_5_repN_6_alias
    RAMB18_X0Y9          RAMB18E1                                     r  dbg/ehar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.863     1.991    dbg/ehar7/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y9          RAMB18E1                                     r  dbg/ehar7/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.747    
                         clock uncertainty            0.170     1.916    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.099    dbg/ehar7/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/char1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.164ns (21.944%)  route 0.583ns (78.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.558     1.441    vga/VGA_CONTROL/clk_out1
    SLICE_X8Y19          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_6/Q
                         net (fo=2, routed)           0.583     2.188    dbg/char1/c/U1/VGA_GREEN_reg[3]_repN_6_alias
    RAMB18_X0Y19         RAMB18E1                                     r  dbg/char1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.879     2.007    dbg/char1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y19         RAMB18E1                                     r  dbg/char1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.170     1.932    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.115    dbg/char1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.141ns (19.204%)  route 0.593ns (80.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.564     1.447    vga/VGA_CONTROL/clk_out1
    SLICE_X57Y14         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_4/Q
                         net (fo=2, routed)           0.593     2.181    dbg/ehar3/c/U1/VGA_Red_waveform11__2_5_repN_4_alias
    RAMB18_X2Y6          RAMB18E1                                     r  dbg/ehar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.870     1.998    dbg/ehar3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  dbg/ehar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.754    
                         clock uncertainty            0.170     1.923    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.106    dbg/ehar3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ghar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.141ns (19.204%)  route 0.593ns (80.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.564     1.447    vga/VGA_CONTROL/clk_out1
    SLICE_X57Y14         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_4/Q
                         net (fo=2, routed)           0.593     2.181    dbg/ghar3/c/U1/VGA_Red_waveform11__2_5_repN_4_alias
    RAMB18_X2Y7          RAMB18E1                                     r  dbg/ghar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.870     1.998    dbg/ghar3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y7          RAMB18E1                                     r  dbg/ghar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.754    
                         clock uncertainty            0.170     1.923    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.106    dbg/ghar3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.168%)  route 0.595ns (80.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X48Y14         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_5/Q
                         net (fo=1, routed)           0.595     2.181    dbg/ehar5/c/U1/VGA_Red_waveform11__2_5_repN_5_alias
    RAMB18_X1Y6          RAMB18E1                                     r  dbg/ehar5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.869     1.997    dbg/ehar5/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  dbg/ehar5/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.753    
                         clock uncertainty            0.170     1.922    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.105    dbg/ehar5/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__12_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.164ns (21.882%)  route 0.585ns (78.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X8Y14          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__12_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__12_replica_5/Q
                         net (fo=1, routed)           0.585     2.195    dbg/ehar2/c/U1/VGA_Red_waveform11__2_2_repN_5_alias
    RAMB18_X0Y3          RAMB18E1                                     r  dbg/ehar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.877     2.005    dbg/ehar2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  dbg/ehar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.761    
                         clock uncertainty            0.170     1.930    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.113    dbg/ehar2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/char7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.164ns (22.077%)  route 0.579ns (77.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.558     1.441    vga/VGA_CONTROL/clk_out1
    SLICE_X8Y19          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_6/Q
                         net (fo=2, routed)           0.579     2.184    dbg/char7/c/U1/VGA_GREEN_reg[3]_repN_6_alias
    RAMB18_X0Y11         RAMB18E1                                     r  dbg/char7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.866     1.994    dbg/char7/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  dbg/char7/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.750    
                         clock uncertainty            0.170     1.919    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.102    dbg/char7/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ghar8/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.164ns (22.073%)  route 0.579ns (77.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X8Y13          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_4/Q
                         net (fo=1, routed)           0.579     2.188    dbg/ghar8/c/U1/VGA_RED_reg[0]_0_repN_4_alias
    RAMB18_X0Y6          RAMB18E1                                     r  dbg/ghar8/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.869     1.997    dbg/ghar8/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  dbg/ghar8/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.753    
                         clock uncertainty            0.170     1.922    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.105    dbg/ghar8/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__12_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.585%)  route 0.618ns (81.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.565     1.448    vga/VGA_CONTROL/clk_out1
    SLICE_X11Y42         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__12_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__12_replica_8/Q
                         net (fo=15, routed)          0.618     2.207    dbg/ahar3/c/U1/VGA_Red_waveform11__2_2_repN_8_alias
    RAMB18_X0Y16         RAMB18E1                                     r  dbg/ahar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.878     2.006    dbg/ahar3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  dbg/ahar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.170     1.931    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.114    dbg/ahar3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/char3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.141ns (18.508%)  route 0.621ns (81.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.564     1.447    vga/VGA_CONTROL/clk_out1
    SLICE_X13Y38         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1_replica_5/Q
                         net (fo=8, routed)           0.621     2.209    dbg/char3/c/U1/VGA_GREEN_reg[3]_repN_5_alias
    RAMB18_X0Y20         RAMB18E1                                     r  dbg/char3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.876     2.004    dbg/char3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  dbg/char3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.760    
                         clock uncertainty            0.170     1.929    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.112    dbg/char3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -7.736ns,  Total Violation      -88.155ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.736ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.859ns  (logic 3.301ns (42.003%)  route 4.558ns (57.997%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 125.150 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518   125.586 f  mc/mc/xpos_reg[1]/Q
                         net (fo=11, routed)          0.650   126.236    mc/mc/mouseXPos[1]
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.124   126.360 r  mc/mc/VGA_RED[3]_i_668/O
                         net (fo=1, routed)           0.000   126.360    mc/mc/VGA_RED[3]_i_668_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   126.893 r  mc/mc/VGA_RED_reg[3]_i_527/CO[3]
                         net (fo=1, routed)           0.000   126.893    mc/mc/VGA_RED_reg[3]_i_527_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.010 r  mc/mc/VGA_RED_reg[3]_i_330/CO[3]
                         net (fo=1, routed)           0.000   127.010    mc/mc/VGA_RED_reg[3]_i_330_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   127.333 r  mc/mc/VGA_RED_reg[3]_i_188/O[1]
                         net (fo=2, routed)           0.660   127.993    mc/mc/VGA_RED_reg[0]_0[1]
    SLICE_X29Y27         LUT4 (Prop_lut4_I0_O)        0.306   128.299 r  mc/mc/VGA_RED[3]_i_329/O
                         net (fo=1, routed)           0.000   128.299    mc/mc/VGA_RED[3]_i_329_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.831 r  mc/mc/VGA_RED_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   128.831    mc/mc/VGA_RED_reg[3]_i_187_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.945 r  mc/mc/VGA_RED_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000   128.945    mc/mc/VGA_RED_reg[3]_i_108_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.059 r  mc/mc/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=2, routed)           0.771   129.830    mc/mc/dbg/Condition_For_Mouse423_in
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124   129.954 r  mc/mc/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.669   130.623    mc/mc/VGA_RED[3]_i_55_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.124   130.747 r  mc/mc/VGA_RED[3]_i_19/O
                         net (fo=1, routed)           0.300   131.047    mc/mc/VGA_RED[3]_i_19_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124   131.171 r  mc/mc/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.579   131.750    vga/VGA_CONTROL/Condition_For_Mouse
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.124   131.874 r  vga/VGA_CONTROL/VGA_RED[1]_i_3/O
                         net (fo=4, routed)           0.930   132.803    vga/VGA_CONTROL/VGA_RED[1]_i_3_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I2_O)        0.124   132.927 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000   132.927    vga/VGA_RED_CHAN[1]
    SLICE_X13Y28         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.438   125.150    vga/CLK_VGA
    SLICE_X13Y28         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.180   125.330    
                         clock uncertainty           -0.170   125.160    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.031   125.191    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                        125.191    
                         arrival time                        -132.927    
  -------------------------------------------------------------------
                         slack                                 -7.736    

Slack (VIOLATED) :        -7.552ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.670ns  (logic 3.301ns (43.035%)  route 4.369ns (56.965%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 125.145 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518   125.586 f  mc/mc/xpos_reg[1]/Q
                         net (fo=11, routed)          0.650   126.236    mc/mc/mouseXPos[1]
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.124   126.360 r  mc/mc/VGA_RED[3]_i_668/O
                         net (fo=1, routed)           0.000   126.360    mc/mc/VGA_RED[3]_i_668_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   126.893 r  mc/mc/VGA_RED_reg[3]_i_527/CO[3]
                         net (fo=1, routed)           0.000   126.893    mc/mc/VGA_RED_reg[3]_i_527_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.010 r  mc/mc/VGA_RED_reg[3]_i_330/CO[3]
                         net (fo=1, routed)           0.000   127.010    mc/mc/VGA_RED_reg[3]_i_330_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   127.333 r  mc/mc/VGA_RED_reg[3]_i_188/O[1]
                         net (fo=2, routed)           0.660   127.993    mc/mc/VGA_RED_reg[0]_0[1]
    SLICE_X29Y27         LUT4 (Prop_lut4_I0_O)        0.306   128.299 r  mc/mc/VGA_RED[3]_i_329/O
                         net (fo=1, routed)           0.000   128.299    mc/mc/VGA_RED[3]_i_329_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.831 r  mc/mc/VGA_RED_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   128.831    mc/mc/VGA_RED_reg[3]_i_187_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.945 r  mc/mc/VGA_RED_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000   128.945    mc/mc/VGA_RED_reg[3]_i_108_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.059 f  mc/mc/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=2, routed)           0.771   129.830    mc/mc/dbg/Condition_For_Mouse423_in
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124   129.954 f  mc/mc/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.669   130.623    mc/mc/VGA_RED[3]_i_55_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.124   130.747 f  mc/mc/VGA_RED[3]_i_19/O
                         net (fo=1, routed)           0.300   131.047    mc/mc/VGA_RED[3]_i_19_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124   131.171 f  mc/mc/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.579   131.750    vga/VGA_CONTROL/Condition_For_Mouse
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.124   131.874 f  vga/VGA_CONTROL/VGA_RED[1]_i_3/O
                         net (fo=4, routed)           0.741   132.615    vga/VGA_CONTROL/VGA_RED[1]_i_3_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124   132.739 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000   132.739    vga/VGA_BLUE_CHAN[1]
    SLICE_X28Y27         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.433   125.145    vga/CLK_VGA
    SLICE_X28Y27         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180   125.325    
                         clock uncertainty           -0.170   125.155    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.032   125.187    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                        125.187    
                         arrival time                        -132.739    
  -------------------------------------------------------------------
                         slack                                 -7.552    

Slack (VIOLATED) :        -7.489ns  (required time - arrival time)
  Source:                 dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.605ns  (logic 3.074ns (40.422%)  route 4.531ns (59.578%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 125.150 - 120.370 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 125.121 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.600   125.121    dbg/ahar1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.575 r  dbg/ahar1/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           0.731   128.306    vga/VGA_CONTROL/v_cntr_reg_reg[1]_6[0]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124   128.430 r  vga/VGA_CONTROL/VGA_RED[3]_i_47/O
                         net (fo=1, routed)           1.617   130.048    vga/VGA_CONTROL/VGA_RED[3]_i_47_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124   130.172 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=1, routed)           0.430   130.602    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124   130.726 r  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=9, routed)           0.874   131.600    vga/VGA_CONTROL/VGA_RED_reg[0]_3
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124   131.724 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=4, routed)           0.878   132.602    vga/VGA_CONTROL/VGA_GREEN[3]_i_2_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I0_O)        0.124   132.726 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000   132.726    vga/VGA_GREEN_CHAN[3]
    SLICE_X14Y28         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.438   125.150    vga/CLK_VGA
    SLICE_X14Y28         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180   125.330    
                         clock uncertainty           -0.170   125.160    
    SLICE_X14Y28         FDRE (Setup_fdre_C_D)        0.077   125.237    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                        125.237    
                         arrival time                        -132.726    
  -------------------------------------------------------------------
                         slack                                 -7.489    

Slack (VIOLATED) :        -7.446ns  (required time - arrival time)
  Source:                 dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.511ns  (logic 3.074ns (40.926%)  route 4.437ns (59.074%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 125.146 - 120.370 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 125.121 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.600   125.121    dbg/ahar1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.575 f  dbg/ahar1/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           0.731   128.306    vga/VGA_CONTROL/v_cntr_reg_reg[1]_6[0]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124   128.430 f  vga/VGA_CONTROL/VGA_RED[3]_i_47/O
                         net (fo=1, routed)           1.617   130.048    vga/VGA_CONTROL/VGA_RED[3]_i_47_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124   130.172 f  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=1, routed)           0.430   130.602    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124   130.726 f  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=9, routed)           0.874   131.600    vga/VGA_CONTROL/VGA_RED_reg[0]_3
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124   131.724 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=4, routed)           0.785   132.508    vga/VGA_CONTROL/VGA_GREEN[3]_i_2_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I2_O)        0.124   132.632 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000   132.632    vga/VGA_GREEN_CHAN[1]
    SLICE_X36Y29         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.434   125.146    vga/CLK_VGA
    SLICE_X36Y29         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180   125.326    
                         clock uncertainty           -0.170   125.156    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)        0.031   125.187    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                        125.187    
                         arrival time                        -132.633    
  -------------------------------------------------------------------
                         slack                                 -7.446    

Slack (VIOLATED) :        -7.425ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.546ns  (logic 3.301ns (43.743%)  route 4.245ns (56.257%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 125.149 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518   125.586 f  mc/mc/xpos_reg[1]/Q
                         net (fo=11, routed)          0.650   126.236    mc/mc/mouseXPos[1]
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.124   126.360 r  mc/mc/VGA_RED[3]_i_668/O
                         net (fo=1, routed)           0.000   126.360    mc/mc/VGA_RED[3]_i_668_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   126.893 r  mc/mc/VGA_RED_reg[3]_i_527/CO[3]
                         net (fo=1, routed)           0.000   126.893    mc/mc/VGA_RED_reg[3]_i_527_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.010 r  mc/mc/VGA_RED_reg[3]_i_330/CO[3]
                         net (fo=1, routed)           0.000   127.010    mc/mc/VGA_RED_reg[3]_i_330_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   127.333 r  mc/mc/VGA_RED_reg[3]_i_188/O[1]
                         net (fo=2, routed)           0.660   127.993    mc/mc/VGA_RED_reg[0]_0[1]
    SLICE_X29Y27         LUT4 (Prop_lut4_I0_O)        0.306   128.299 r  mc/mc/VGA_RED[3]_i_329/O
                         net (fo=1, routed)           0.000   128.299    mc/mc/VGA_RED[3]_i_329_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.831 r  mc/mc/VGA_RED_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   128.831    mc/mc/VGA_RED_reg[3]_i_187_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.945 r  mc/mc/VGA_RED_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000   128.945    mc/mc/VGA_RED_reg[3]_i_108_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.059 f  mc/mc/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=2, routed)           0.771   129.830    mc/mc/dbg/Condition_For_Mouse423_in
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124   129.954 f  mc/mc/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.669   130.623    mc/mc/VGA_RED[3]_i_55_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.124   130.747 f  mc/mc/VGA_RED[3]_i_19/O
                         net (fo=1, routed)           0.300   131.047    mc/mc/VGA_RED[3]_i_19_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124   131.171 f  mc/mc/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.579   131.750    vga/VGA_CONTROL/Condition_For_Mouse
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.124   131.874 f  vga/VGA_CONTROL/VGA_RED[1]_i_3/O
                         net (fo=4, routed)           0.617   132.491    vga/VGA_CONTROL/VGA_RED[1]_i_3_n_0
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124   132.615 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000   132.615    vga/VGA_BLUE_CHAN[0]
    SLICE_X29Y31         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.437   125.149    vga/CLK_VGA
    SLICE_X29Y31         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180   125.329    
                         clock uncertainty           -0.170   125.159    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.031   125.190    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                        125.190    
                         arrival time                        -132.615    
  -------------------------------------------------------------------
                         slack                                 -7.425    

Slack (VIOLATED) :        -7.418ns  (required time - arrival time)
  Source:                 dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.483ns  (logic 3.074ns (41.082%)  route 4.409ns (58.918%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 125.145 - 120.370 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 125.121 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.600   125.121    dbg/ahar1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.575 f  dbg/ahar1/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           0.731   128.306    vga/VGA_CONTROL/v_cntr_reg_reg[1]_6[0]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124   128.430 f  vga/VGA_CONTROL/VGA_RED[3]_i_47/O
                         net (fo=1, routed)           1.617   130.048    vga/VGA_CONTROL/VGA_RED[3]_i_47_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124   130.172 f  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=1, routed)           0.430   130.602    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124   130.726 f  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=9, routed)           0.874   131.600    vga/VGA_CONTROL/VGA_RED_reg[0]_3
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124   131.724 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=4, routed)           0.756   132.480    vga/VGA_CONTROL/VGA_GREEN[3]_i_2_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124   132.604 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000   132.604    vga/VGA_GREEN_CHAN[0]
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.433   125.145    vga/CLK_VGA
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180   125.325    
                         clock uncertainty           -0.170   125.155    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.031   125.186    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                        125.186    
                         arrival time                        -132.604    
  -------------------------------------------------------------------
                         slack                                 -7.418    

Slack (VIOLATED) :        -7.401ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.524ns  (logic 3.301ns (43.870%)  route 4.223ns (56.130%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 125.151 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518   125.586 f  mc/mc/xpos_reg[1]/Q
                         net (fo=11, routed)          0.650   126.236    mc/mc/mouseXPos[1]
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.124   126.360 r  mc/mc/VGA_RED[3]_i_668/O
                         net (fo=1, routed)           0.000   126.360    mc/mc/VGA_RED[3]_i_668_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   126.893 r  mc/mc/VGA_RED_reg[3]_i_527/CO[3]
                         net (fo=1, routed)           0.000   126.893    mc/mc/VGA_RED_reg[3]_i_527_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.010 r  mc/mc/VGA_RED_reg[3]_i_330/CO[3]
                         net (fo=1, routed)           0.000   127.010    mc/mc/VGA_RED_reg[3]_i_330_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   127.333 r  mc/mc/VGA_RED_reg[3]_i_188/O[1]
                         net (fo=2, routed)           0.660   127.993    mc/mc/VGA_RED_reg[0]_0[1]
    SLICE_X29Y27         LUT4 (Prop_lut4_I0_O)        0.306   128.299 r  mc/mc/VGA_RED[3]_i_329/O
                         net (fo=1, routed)           0.000   128.299    mc/mc/VGA_RED[3]_i_329_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.831 r  mc/mc/VGA_RED_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   128.831    mc/mc/VGA_RED_reg[3]_i_187_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.945 r  mc/mc/VGA_RED_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000   128.945    mc/mc/VGA_RED_reg[3]_i_108_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.059 r  mc/mc/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=2, routed)           0.771   129.830    mc/mc/dbg/Condition_For_Mouse423_in
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124   129.954 r  mc/mc/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.669   130.623    mc/mc/VGA_RED[3]_i_55_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.124   130.747 r  mc/mc/VGA_RED[3]_i_19/O
                         net (fo=1, routed)           0.300   131.047    mc/mc/VGA_RED[3]_i_19_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124   131.171 r  mc/mc/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.579   131.750    vga/VGA_CONTROL/Condition_For_Mouse
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.124   131.874 r  vga/VGA_CONTROL/VGA_RED[1]_i_3/O
                         net (fo=4, routed)           0.595   132.469    vga/VGA_CONTROL/VGA_RED[1]_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I1_O)        0.124   132.593 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000   132.593    vga/VGA_BLUE_CHAN[3]
    SLICE_X13Y30         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.439   125.151    vga/CLK_VGA
    SLICE_X13Y30         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180   125.331    
                         clock uncertainty           -0.170   125.161    
    SLICE_X13Y30         FDRE (Setup_fdre_C_D)        0.031   125.192    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                        125.192    
                         arrival time                        -132.593    
  -------------------------------------------------------------------
                         slack                                 -7.401    

Slack (VIOLATED) :        -7.331ns  (required time - arrival time)
  Source:                 dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.396ns  (logic 3.074ns (41.562%)  route 4.322ns (58.438%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 125.145 - 120.370 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 125.121 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.600   125.121    dbg/ahar1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.575 f  dbg/ahar1/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           0.731   128.306    vga/VGA_CONTROL/v_cntr_reg_reg[1]_6[0]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.124   128.430 f  vga/VGA_CONTROL/VGA_RED[3]_i_47/O
                         net (fo=1, routed)           1.617   130.048    vga/VGA_CONTROL/VGA_RED[3]_i_47_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I5_O)        0.124   130.172 f  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=1, routed)           0.430   130.602    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.124   130.726 f  vga/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=9, routed)           0.874   131.600    vga/VGA_CONTROL/VGA_RED_reg[0]_3
    SLICE_X31Y28         LUT6 (Prop_lut6_I1_O)        0.124   131.724 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=4, routed)           0.669   132.393    vga/VGA_CONTROL/VGA_GREEN[3]_i_2_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I2_O)        0.124   132.517 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000   132.517    vga/VGA_GREEN_CHAN[2]
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.433   125.145    vga/CLK_VGA
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180   125.325    
                         clock uncertainty           -0.170   125.155    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.032   125.187    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                        125.187    
                         arrival time                        -132.517    
  -------------------------------------------------------------------
                         slack                                 -7.331    

Slack (VIOLATED) :        -7.283ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.401ns  (logic 3.301ns (44.604%)  route 4.100ns (55.396%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 125.145 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518   125.586 f  mc/mc/xpos_reg[1]/Q
                         net (fo=11, routed)          0.650   126.236    mc/mc/mouseXPos[1]
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.124   126.360 r  mc/mc/VGA_RED[3]_i_668/O
                         net (fo=1, routed)           0.000   126.360    mc/mc/VGA_RED[3]_i_668_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   126.893 r  mc/mc/VGA_RED_reg[3]_i_527/CO[3]
                         net (fo=1, routed)           0.000   126.893    mc/mc/VGA_RED_reg[3]_i_527_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.010 r  mc/mc/VGA_RED_reg[3]_i_330/CO[3]
                         net (fo=1, routed)           0.000   127.010    mc/mc/VGA_RED_reg[3]_i_330_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   127.333 r  mc/mc/VGA_RED_reg[3]_i_188/O[1]
                         net (fo=2, routed)           0.660   127.993    mc/mc/VGA_RED_reg[0]_0[1]
    SLICE_X29Y27         LUT4 (Prop_lut4_I0_O)        0.306   128.299 r  mc/mc/VGA_RED[3]_i_329/O
                         net (fo=1, routed)           0.000   128.299    mc/mc/VGA_RED[3]_i_329_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.831 r  mc/mc/VGA_RED_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   128.831    mc/mc/VGA_RED_reg[3]_i_187_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.945 r  mc/mc/VGA_RED_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000   128.945    mc/mc/VGA_RED_reg[3]_i_108_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.059 f  mc/mc/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=2, routed)           0.771   129.830    mc/mc/dbg/Condition_For_Mouse423_in
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124   129.954 f  mc/mc/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.669   130.623    mc/mc/VGA_RED[3]_i_55_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.124   130.747 f  mc/mc/VGA_RED[3]_i_19/O
                         net (fo=1, routed)           0.300   131.047    mc/mc/VGA_RED[3]_i_19_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124   131.171 f  mc/mc/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.486   131.657    vga/VGA_CONTROL/Condition_For_Mouse
    SLICE_X33Y28         LUT3 (Prop_lut3_I1_O)        0.124   131.781 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_4/O
                         net (fo=1, routed)           0.564   132.345    vga/VGA_CONTROL/VGA_BLUE[2]_i_4_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I2_O)        0.124   132.469 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000   132.469    vga/VGA_BLUE_CHAN[2]
    SLICE_X31Y28         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.433   125.145    vga/CLK_VGA
    SLICE_X31Y28         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180   125.325    
                         clock uncertainty           -0.170   125.155    
    SLICE_X31Y28         FDRE (Setup_fdre_C_D)        0.031   125.186    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                        125.186    
                         arrival time                        -132.469    
  -------------------------------------------------------------------
                         slack                                 -7.283    

Slack (VIOLATED) :        -7.194ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.312ns  (logic 3.177ns (43.450%)  route 4.135ns (56.550%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 125.145 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518   125.586 f  mc/mc/xpos_reg[1]/Q
                         net (fo=11, routed)          0.650   126.236    mc/mc/mouseXPos[1]
    SLICE_X30Y25         LUT1 (Prop_lut1_I0_O)        0.124   126.360 r  mc/mc/VGA_RED[3]_i_668/O
                         net (fo=1, routed)           0.000   126.360    mc/mc/VGA_RED[3]_i_668_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   126.893 r  mc/mc/VGA_RED_reg[3]_i_527/CO[3]
                         net (fo=1, routed)           0.000   126.893    mc/mc/VGA_RED_reg[3]_i_527_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.010 r  mc/mc/VGA_RED_reg[3]_i_330/CO[3]
                         net (fo=1, routed)           0.000   127.010    mc/mc/VGA_RED_reg[3]_i_330_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   127.333 r  mc/mc/VGA_RED_reg[3]_i_188/O[1]
                         net (fo=2, routed)           0.660   127.993    mc/mc/VGA_RED_reg[0]_0[1]
    SLICE_X29Y27         LUT4 (Prop_lut4_I0_O)        0.306   128.299 r  mc/mc/VGA_RED[3]_i_329/O
                         net (fo=1, routed)           0.000   128.299    mc/mc/VGA_RED[3]_i_329_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.831 r  mc/mc/VGA_RED_reg[3]_i_187/CO[3]
                         net (fo=1, routed)           0.000   128.831    mc/mc/VGA_RED_reg[3]_i_187_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.945 r  mc/mc/VGA_RED_reg[3]_i_108/CO[3]
                         net (fo=1, routed)           0.000   128.945    mc/mc/VGA_RED_reg[3]_i_108_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.059 r  mc/mc/VGA_RED_reg[3]_i_59/CO[3]
                         net (fo=2, routed)           0.771   129.830    mc/mc/dbg/Condition_For_Mouse423_in
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124   129.954 r  mc/mc/VGA_RED[3]_i_55/O
                         net (fo=1, routed)           0.669   130.623    mc/mc/VGA_RED[3]_i_55_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I1_O)        0.124   130.747 r  mc/mc/VGA_RED[3]_i_19/O
                         net (fo=1, routed)           0.300   131.047    mc/mc/VGA_RED[3]_i_19_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I1_O)        0.124   131.171 r  mc/mc/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           1.086   132.256    vga/VGA_CONTROL/Condition_For_Mouse
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.124   132.380 r  vga/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000   132.380    vga/VGA_RED_CHAN[3]
    SLICE_X15Y24         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         1.433   125.145    vga/CLK_VGA
    SLICE_X15Y24         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism              0.180   125.325    
                         clock uncertainty           -0.170   125.155    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)        0.031   125.186    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                        125.186    
                         arrival time                        -132.380    
  -------------------------------------------------------------------
                         slack                                 -7.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.231ns (23.666%)  route 0.745ns (76.334%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.556     1.439    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  mc/mc/left_reg/Q
                         net (fo=5, routed)           0.607     2.187    vga/VGA_CONTROL/left
    SLICE_X30Y29         LUT5 (Prop_lut5_I2_O)        0.045     2.232 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_2/O
                         net (fo=1, routed)           0.138     2.370    vga/VGA_CONTROL/VGA_BLUE[2]_i_2_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.045     2.415 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.415    vga/VGA_BLUE_CHAN[2]
    SLICE_X31Y28         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.820     1.947    vga/CLK_VGA
    SLICE_X31Y28         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.170     1.873    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.092     1.965    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.231ns (20.967%)  route 0.871ns (79.033%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.556     1.439    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  mc/mc/left_reg/Q
                         net (fo=5, routed)           0.666     2.246    mc/mc/left
    SLICE_X29Y30         LUT3 (Prop_lut3_I1_O)        0.045     2.291 r  mc/mc/VGA_BLUE[1]_i_2/O
                         net (fo=2, routed)           0.205     2.496    vga/VGA_CONTROL/left_reg
    SLICE_X29Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.541 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.541    vga/VGA_BLUE_CHAN[0]
    SLICE_X29Y31         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.824     1.951    vga/CLK_VGA
    SLICE_X29Y31         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.707    
                         clock uncertainty            0.170     1.877    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.092     1.969    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.231ns (20.612%)  route 0.890ns (79.388%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.556     1.439    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  mc/mc/left_reg/Q
                         net (fo=5, routed)           0.666     2.246    mc/mc/left
    SLICE_X29Y30         LUT3 (Prop_lut3_I1_O)        0.045     2.291 r  mc/mc/VGA_BLUE[1]_i_2/O
                         net (fo=2, routed)           0.224     2.515    vga/VGA_CONTROL/left_reg
    SLICE_X28Y27         LUT6 (Prop_lut6_I0_O)        0.045     2.560 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.560    vga/VGA_BLUE_CHAN[1]
    SLICE_X28Y27         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.820     1.947    vga/CLK_VGA
    SLICE_X28Y27         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.170     1.873    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.092     1.965    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 mc/mc/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.321ns (27.125%)  route 0.862ns (72.875%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  mc/mc/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  mc/mc/xpos_reg[6]/Q
                         net (fo=12, routed)          0.149     1.723    mc/mc/clrstate_reg[2]_2[5]
    SLICE_X31Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.768 r  mc/mc/VGA_RED[3]_i_54/O
                         net (fo=2, routed)           0.296     2.064    mc/mc/VGA_RED[3]_i_54_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.109 r  mc/mc/VGA_RED[3]_i_18/O
                         net (fo=1, routed)           0.097     2.206    mc/mc/VGA_RED[3]_i_18_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I0_O)        0.045     2.251 r  mc/mc/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.320     2.572    vga/VGA_CONTROL/Condition_For_Mouse
    SLICE_X15Y25         LUT6 (Prop_lut6_I1_O)        0.045     2.617 r  vga/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     2.617    vga/VGA_RED_CHAN[0]
    SLICE_X15Y25         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.820     1.947    vga/CLK_VGA
    SLICE_X15Y25         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.170     1.873    
    SLICE_X15Y25         FDRE (Hold_fdre_C_D)         0.092     1.965    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.231ns (18.357%)  route 1.027ns (81.643%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.556     1.439    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  mc/mc/left_reg/Q
                         net (fo=5, routed)           0.862     2.442    vga/VGA_CONTROL/left
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.045     2.487 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_4/O
                         net (fo=3, routed)           0.165     2.652    vga/VGA_CONTROL/VGA_GREEN[2]_i_4_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I3_O)        0.045     2.697 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.697    vga/VGA_GREEN_CHAN[0]
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.820     1.947    vga/CLK_VGA
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.170     1.873    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.092     1.965    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.231ns (18.357%)  route 1.027ns (81.643%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.556     1.439    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  mc/mc/left_reg/Q
                         net (fo=5, routed)           0.862     2.442    vga/VGA_CONTROL/left
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.045     2.487 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_4/O
                         net (fo=3, routed)           0.165     2.652    vga/VGA_CONTROL/VGA_GREEN[2]_i_4_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I3_O)        0.045     2.697 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.697    vga/VGA_GREEN_CHAN[2]
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.820     1.947    vga/CLK_VGA
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.170     1.873    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.092     1.965    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.231ns (18.273%)  route 1.033ns (81.727%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.556     1.439    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  mc/mc/left_reg/Q
                         net (fo=5, routed)           0.862     2.442    vga/VGA_CONTROL/left
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.045     2.487 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_4/O
                         net (fo=3, routed)           0.171     2.658    vga/VGA_CONTROL/VGA_GREEN[2]_i_4_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I3_O)        0.045     2.703 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     2.703    vga/VGA_GREEN_CHAN[1]
    SLICE_X36Y29         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.821     1.948    vga/CLK_VGA
    SLICE_X36Y29         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism             -0.244     1.704    
                         clock uncertainty            0.170     1.874    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.092     1.966    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 mc/mc/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.321ns (25.123%)  route 0.957ns (74.877%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  mc/mc/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  mc/mc/xpos_reg[6]/Q
                         net (fo=12, routed)          0.149     1.723    mc/mc/clrstate_reg[2]_2[5]
    SLICE_X31Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.768 r  mc/mc/VGA_RED[3]_i_54/O
                         net (fo=2, routed)           0.296     2.064    mc/mc/VGA_RED[3]_i_54_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.109 r  mc/mc/VGA_RED[3]_i_18/O
                         net (fo=1, routed)           0.097     2.206    mc/mc/VGA_RED[3]_i_18_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I0_O)        0.045     2.251 r  mc/mc/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.415     2.666    vga/VGA_CONTROL/Condition_For_Mouse
    SLICE_X15Y24         LUT6 (Prop_lut6_I1_O)        0.045     2.711 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.711    vga/VGA_RED_CHAN[2]
    SLICE_X15Y24         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.820     1.947    vga/CLK_VGA
    SLICE_X15Y24         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.170     1.873    
    SLICE_X15Y24         FDRE (Hold_fdre_C_D)         0.092     1.965    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 mc/mc/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.321ns (23.539%)  route 1.043ns (76.461%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  mc/mc/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  mc/mc/xpos_reg[6]/Q
                         net (fo=12, routed)          0.149     1.723    mc/mc/clrstate_reg[2]_2[5]
    SLICE_X31Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.768 r  mc/mc/VGA_RED[3]_i_54/O
                         net (fo=2, routed)           0.296     2.064    mc/mc/VGA_RED[3]_i_54_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.109 r  mc/mc/VGA_RED[3]_i_18/O
                         net (fo=1, routed)           0.097     2.206    mc/mc/VGA_RED[3]_i_18_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I0_O)        0.045     2.251 r  mc/mc/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.501     2.752    vga/VGA_CONTROL/Condition_For_Mouse
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.797 r  vga/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     2.797    vga/VGA_RED_CHAN[3]
    SLICE_X15Y24         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.820     1.947    vga/CLK_VGA
    SLICE_X15Y24         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.170     1.873    
    SLICE_X15Y24         FDRE (Hold_fdre_C_D)         0.092     1.965    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 mc/mc/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.366ns (25.149%)  route 1.089ns (74.851%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  mc/mc/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  mc/mc/xpos_reg[6]/Q
                         net (fo=12, routed)          0.149     1.723    mc/mc/clrstate_reg[2]_2[5]
    SLICE_X31Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.768 r  mc/mc/VGA_RED[3]_i_54/O
                         net (fo=2, routed)           0.296     2.064    mc/mc/VGA_RED[3]_i_54_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.109 r  mc/mc/VGA_RED[3]_i_18/O
                         net (fo=1, routed)           0.097     2.206    mc/mc/VGA_RED[3]_i_18_n_0
    SLICE_X28Y27         LUT6 (Prop_lut6_I0_O)        0.045     2.251 r  mc/mc/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.232     2.483    vga/VGA_CONTROL/Condition_For_Mouse
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.045     2.528 r  vga/VGA_CONTROL/VGA_RED[1]_i_3/O
                         net (fo=4, routed)           0.315     2.843    vga/VGA_CONTROL/VGA_RED[1]_i_3_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I1_O)        0.045     2.888 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     2.888    vga/VGA_BLUE_CHAN[3]
    SLICE_X13Y30         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=173, routed)         0.826     1.953    vga/CLK_VGA
    SLICE_X13Y30         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.170     1.879    
    SLICE_X13Y30         FDRE (Hold_fdre_C_D)         0.092     1.971    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.917    





