# 
# do tb/sim/msim_run.tcl
# Model Technology ModelSim SE vsim 10.7c Simulator 2018.08 Aug 17 2018
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with  -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Qsys base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# SILENCE                                           -- Set to true to suppress all informational and/or warning messages in the generated simulation script. 
# 
# FORCE_MODELSIM_AE_SELECTION                       -- Set to true to force to select Modelsim AE always.
# 1
# +nowarnTFMPC -dpioutoftheblue 1 -sv_lib /softs/intel/intelFPGA_pro/21.4/hls/host/linux64/lib/libhls_cosim_msim32
# [exec] elab
# Loading /tmp/dirren@lapsrv6.epfl.ch_dpi_29409/linux_gcc-5.3.0/export_tramp.so
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /softs/intel/intelFPGA_pro/21.4/quartus/eda/sim_lib/mentor/twentynm_atoms_ncrypt.v(40): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: /softs/intel/intelFPGA_pro/21.4/quartus/eda/sim_lib/mentor/twentynm_atoms_ncrypt.v(40): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: /softs/intel/intelFPGA_pro/21.4/quartus/eda/sim_lib/mentor/twentynm_atoms_ncrypt.v(40): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: /softs/intel/intelFPGA_pro/21.4/quartus/eda/sim_lib/mentor/twentynm_atoms_ncrypt.v(40): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/hld_iowr.sv(410): (vopt-2241) Connection width does not match width of port 'i_data'. The port definition is at: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/hld_iowr_stall_valid.sv(97).
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/hld_iowr.sv(410): (vopt-2241) Connection width does not match width of port 'o_fifodata'. The port definition is at: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/hld_iowr_stall_valid.sv(107).
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/hld_iord.sv(427): (vopt-2241) Connection width does not match width of port 'o_data'. The port definition is at: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/hld_iord_stall_valid.sv(74).
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/hld_iord.sv(427): (vopt-2241) Connection width does not match width of port 'i_fifodata'. The port definition is at: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/hld_iord_stall_valid.sv(79).
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(170): (vopt-2241) Connection width does not match width of port 'ic_arb_address'. The port definition is at: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_avm_to_ic.v(49).
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(170): (vopt-2241) Connection width does not match width of port 'ic_arb_address'. The port definition is at: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_avm_to_ic.v(49).
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(521): (vopt-2241) Connection width does not match width of port 'ic_arb_address'. The port definition is at: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_avm_to_ic.v(49).
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(797): (vopt-2241) Connection width does not match width of port 'ic_arb_address'. The port definition is at: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_avm_to_ic.v(49).
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(797): (vopt-2241) Connection width does not match width of port 'ic_arb_address'. The port definition is at: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_avm_to_ic.v(49).
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1325): (vopt-13314) Defaulting port 'm_arb_request' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1326): (vopt-13314) Defaulting port 'm_arb_enable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1327): (vopt-13314) Defaulting port 'm_arb_read' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1328): (vopt-13314) Defaulting port 'm_arb_write' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1329): (vopt-13314) Defaulting port 'm_arb_burstcount' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1330): (vopt-13314) Defaulting port 'm_arb_address' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1331): (vopt-13314) Defaulting port 'm_arb_writedata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1332): (vopt-13314) Defaulting port 'm_arb_byteenable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1716): (vopt-13314) Defaulting port 'm_arb_request' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1717): (vopt-13314) Defaulting port 'm_arb_enable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1718): (vopt-13314) Defaulting port 'm_arb_read' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1719): (vopt-13314) Defaulting port 'm_arb_write' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1720): (vopt-13314) Defaulting port 'm_arb_burstcount' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1721): (vopt-13314) Defaulting port 'm_arb_address' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1722): (vopt-13314) Defaulting port 'm_arb_writedata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1723): (vopt-13314) Defaulting port 'm_arb_byteenable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1130): (vopt-13314) Defaulting port 'm_arb_request' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1131): (vopt-13314) Defaulting port 'm_arb_enable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1132): (vopt-13314) Defaulting port 'm_arb_read' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1133): (vopt-13314) Defaulting port 'm_arb_write' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1134): (vopt-13314) Defaulting port 'm_arb_burstcount' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1135): (vopt-13314) Defaulting port 'm_arb_address' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1136): (vopt-13314) Defaulting port 'm_arb_writedata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1137): (vopt-13314) Defaulting port 'm_arb_byteenable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1521): (vopt-13314) Defaulting port 'm_arb_request' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1522): (vopt-13314) Defaulting port 'm_arb_enable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1523): (vopt-13314) Defaulting port 'm_arb_read' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1524): (vopt-13314) Defaulting port 'm_arb_write' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1525): (vopt-13314) Defaulting port 'm_arb_burstcount' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1526): (vopt-13314) Defaulting port 'm_arb_address' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1527): (vopt-13314) Defaulting port 'm_arb_writedata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_internal.v(1528): (vopt-13314) Defaulting port 'm_arb_byteenable' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_ic_local_mem_router.v(64): (vopt-13314) Defaulting port 'b_arb_stall' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_ic_local_mem_router.v(66): (vopt-13314) Defaulting port 'b_wrp_ack' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_ic_local_mem_router.v(68): (vopt-13314) Defaulting port 'b_rrp_datavalid' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_ic_local_mem_router.v(69): (vopt-13314) Defaulting port 'b_rrp_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_ic_local_mem_router.v(64): (vopt-13314) Defaulting port 'b_arb_stall' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_ic_local_mem_router.v(66): (vopt-13314) Defaulting port 'b_wrp_ack' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_ic_local_mem_router.v(68): (vopt-13314) Defaulting port 'b_rrp_datavalid' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_ic_local_mem_router.v(69): (vopt-13314) Defaulting port 'b_rrp_data' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/lsu_pipelined.v(910): (vopt-2697) MSB of part-select into 'core_data_in' is out of bounds.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/lsu_pipelined.v(910): (vopt-2697) LSB of part-select into 'core_data_in' is out of bounds.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/lsu_pipelined.v(910): (vopt-2697) MSB of part-select into 'core_data_in' is out of bounds.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/lsu_pipelined.v(910): (vopt-2697) LSB of part-select into 'core_data_in' is out of bounds.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/lsu_pipelined.v(910): (vopt-2697) MSB of part-select into 'core_data_in' is out of bounds.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/lsu_pipelined.v(910): (vopt-2697) LSB of part-select into 'core_data_in' is out of bounds.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_token_fifo_counter.v(133): (vopt-2576) [BSOB] - Bit-select into 'token' is out of bounds.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_token_fifo_counter.v(138): (vopt-2576) [BSOB] - Bit-select into 'valid_counter' is out of bounds.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_token_fifo_counter.v(133): (vopt-2576) [BSOB] - Bit-select into 'token' is out of bounds.
# ** Warning: ../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/acl_token_fifo_counter.v(138): (vopt-2576) [BSOB] - Bit-select into 'valid_counter' is out of bounds.
# //  ModelSim SE 10.7c Aug 17 2018Linux 3.10.0-1160.25.1.el7.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb(fast)
# Loading sv_std.std
# Loading hls_sim_clock_reset_10.hls_sim_clock_reset(fast)
# Loading hls_sim_component_dpi_controller_10.hls_sim_component_dpi_controller(fast)
# Loading avalon_concatenate_singlebit_conduits_10.cat_done_avalon_concatenate_singlebit_conduits_10_bjzeuhq(fast)
# Loading avalon_concatenate_singlebit_conduits_10.cat_cwfsw_avalon_concatenate_singlebit_conduits_10_bjzeuhq(fast)
# Loading hls_sim_main_dpi_controller_10.hls_sim_main_dpi_controller(fast)
# Loading avalon_split_multibit_conduit_10.sp_cstart_avalon_split_multibit_conduit_10_dlmo3na(fast)
# Loading avalon_conduit_fanout_10.stencil_2d_cfan_avalon_conduit_fanout_10_wcpjniy(fast)
# Loading avalon_conduit_fanout_10.stencil_2d_en_cfan_avalon_conduit_fanout_10_wcpjniy(fast)
# Loading stencil_2d_internal_10.hld_memory_depth_quantization_pkg(fast)
# Loading stencil_2d_internal_10.stencil_2d_internal(fast)
# Loading stencil_2d_internal_10.hld_fifo(fast)
# Loading stencil_2d_internal_10.hld_fifo(fast__1)
# Loading altera_mf_ver.altdpram(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading twentynm_ver.twentynm_mac(fast)
# Loading twentynm_ver.twentynm_mac(fast__1)
# Loading twentynm_ver.twentynm_mac(fast__2)
# Loading altera_lnsim_ver.altera_syncram(fast)
# Loading altera_lnsim_ver.ALTERA_LNSIM_MEMORY_INITIALIZATION(fast)
# Loading altera_lnsim_ver.altera_syncram(fast__1)
# Loading stencil_2d_internal_10.hld_fifo(fast__2)
# Loading altera_mf_ver.altdpram(fast__1)
# Loading altera_lnsim_ver.altera_syncram(fast__2)
# Loading stencil_2d_internal_10.hld_fifo(fast__3)
# Loading altera_mf_ver.altdpram(fast__2)
# Loading stencil_2d_internal_10.hld_fifo(fast__4)
# Loading altera_mf_ver.altdpram(fast__3)
# Loading stencil_2d_internal_10.hld_fifo(fast__5)
# Loading altera_mf_ver.altdpram(fast__4)
# Loading altera_lnsim_ver.altera_syncram(fast__3)
# Loading altera_lnsim_ver.altera_syncram(fast__4)
# Loading stencil_2d_internal_10.acl_mem1x(fast)
# Loading stencil_2d_internal_10.acl_ic_local_mem_router(fast)
# Loading stencil_2d_internal_10.stencil_2d_internal_ic_13830461541539336706(fast)
# Loading stencil_2d_internal_10.stencil_2d_internal_ic_17240874513320749926(fast)
# Loading altera_mf_ver.altdpram(fast__5)
# Loading stencil_2d_internal_10.acl_ic_local_mem_router(fast__1)
# Loading stencil_2d_internal_10.stencil_2d_internal_ic_10335562066212466101(fast)
# Loading stencil_2d_internal_10.stencil_2d_internal_ic_10390277419909522145(fast)
# Loading altera_irq_mapper_1920.tb_altera_irq_mapper_1920_trjgw7i(fast)
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clk').
#    Time: 0 ps  Iteration: 0  Instance: /tb/stencil_2d_inst/stencil_2d_internal_inst/stencil_2d_internal/thestencil_2d_function/thebb_stencil_2d_B13/thebb_stencil_2d_B13_stall_region/thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x/thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x/i_mul42_stencil_2d31_ma3_cma_DSP0 File: /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_i_sfc_logic_s_c0_in_for_body30000ter23019_stencil_2d0.sv Line: 1611
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clk').
#    Time: 0 ps  Iteration: 0  Instance: /tb/stencil_2d_inst/stencil_2d_internal_inst/stencil_2d_internal/thestencil_2d_function/thebb_stencil_2d_B13/thebb_stencil_2d_B13_stall_region/thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x/thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x/i_mul42_stencil_2d31_ma3_cma_DSP0 File: /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_i_sfc_logic_s_c0_in_for_body30000ter23019_stencil_2d0.sv Line: 1611
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clk').
#    Time: 0 ps  Iteration: 0  Instance: /tb/stencil_2d_inst/stencil_2d_internal_inst/stencil_2d_internal/thestencil_2d_function/thebb_stencil_2d_B13/thebb_stencil_2d_B13_stall_region/thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x/thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x/i_mul42_stencil_2d31_ma3_cma_DSP0 File: /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_i_sfc_logic_s_c0_in_for_body30000ter23019_stencil_2d0.sv Line: 1611
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clk').
#    Time: 0 ps  Iteration: 0  Instance: /tb/stencil_2d_inst/stencil_2d_internal_inst/stencil_2d_internal/thestencil_2d_function/thebb_stencil_2d_B13/thebb_stencil_2d_B13_stall_region/thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x/thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x/i_mul42_stencil_2d31_im0_cma_DSP0 File: /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_i_sfc_logic_s_c0_in_for_body30000ter23019_stencil_2d0.sv Line: 1662
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clk').
#    Time: 0 ps  Iteration: 0  Instance: /tb/stencil_2d_inst/stencil_2d_internal_inst/stencil_2d_internal/thestencil_2d_function/thebb_stencil_2d_B13/thebb_stencil_2d_B13_stall_region/thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x/thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x/i_mul42_stencil_2d31_im0_cma_DSP0 File: /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_i_sfc_logic_s_c0_in_for_body30000ter23019_stencil_2d0.sv Line: 1662
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clk').
#    Time: 0 ps  Iteration: 0  Instance: /tb/stencil_2d_inst/stencil_2d_internal_inst/stencil_2d_internal/thestencil_2d_function/thebb_stencil_2d_B13/thebb_stencil_2d_B13_stall_region/thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x/thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x/i_mul42_stencil_2d31_im0_cma_DSP0 File: /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_i_sfc_logic_s_c0_in_for_body30000ter23019_stencil_2d0.sv Line: 1662
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clk').
#    Time: 0 ps  Iteration: 0  Instance: /tb/stencil_2d_inst/stencil_2d_internal_inst/stencil_2d_internal/thestencil_2d_function/thebb_stencil_2d_B13/thebb_stencil_2d_B13_stall_region/thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x/thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x/i_mul42_stencil_2d31_im8_cma_DSP0 File: /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_i_sfc_logic_s_c0_in_for_body30000ter23019_stencil_2d0.sv Line: 1709
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clk').
#    Time: 0 ps  Iteration: 0  Instance: /tb/stencil_2d_inst/stencil_2d_internal_inst/stencil_2d_internal/thestencil_2d_function/thebb_stencil_2d_B13/thebb_stencil_2d_B13_stall_region/thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x/thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x/i_mul42_stencil_2d31_im8_cma_DSP0 File: /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_i_sfc_logic_s_c0_in_for_body30000ter23019_stencil_2d0.sv Line: 1709
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clk').
#    Time: 0 ps  Iteration: 0  Instance: /tb/stencil_2d_inst/stencil_2d_internal_inst/stencil_2d_internal/thestencil_2d_function/thebb_stencil_2d_B13/thebb_stencil_2d_B13_stall_region/thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x/thei_sfc_logic_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d0_aunroll_x/i_mul42_stencil_2d31_im8_cma_DSP0 File: /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/../../../components/stencil_2d/stencil_2d/stencil_2d_internal_10/sim/stencil_2d_i_sfc_logic_s_c0_in_for_body30000ter23019_stencil_2d0.sv Line: 1709
# Compiling /tmp/dirren@lapsrv6.epfl.ch_dpi_29409/linux_gcc-5.3.0/exportwrapper.c
# Loading /tmp/dirren@lapsrv6.epfl.ch_dpi_29409/linux_gcc-5.3.0/vsim_auto_compile.so
# Loading /softs/intel/intelFPGA_pro/21.4/hls/host/linux64/lib/libhls_cosim_msim32.so
# ** Note: $finish    : /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/../../ip/tb/main_dpi_controller/hls_sim_main_dpi_controller_10/sim/hls_sim_main_dpi_controller.sv(159)
#    Time: 10520250 ps  Iteration: 2  Instance: /tb/main_dpi_controller_inst/main_dpi_controller
# Break at /home/dirren/IntelHLS/stencil2d/test-fpga.prj/verification/tb/sim/../../ip/tb/main_dpi_controller/hls_sim_main_dpi_controller_10/sim/hls_sim_main_dpi_controller.sv line 159
# 0
