# vsim work.tb 
# Start time: 14:12:07 on Dec 27,2025
# Loading sv_std.std
# Loading work.params_pkg
# Loading work.tb_sv_unit
# Loading work.tb
# Loading work.cpu
# Loading work.mem_arbiter
# Loading work.hazard_unit
# Loading work.fetch_stage
# Loading work.instr_cache
# Loading work.decode_stage
# Loading work.alu_stage
# Loading work.alu
# Loading work.mem_stage
# Loading work.data_cache
# Loading work.ex_stages
# Loading work.wb_arbiter
# Loading work.rbank
# Loading work.mem
do rebuild.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:51 on Dec 27,2025
# vlog -reportprogress 300 -sv params_pkg.sv 
# -- Compiling package params_pkg
# 
# Top level modules:
# 	--none--
# End time: 14:12:51 on Dec 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:51 on Dec 27,2025
# vlog -reportprogress 300 -sv alu.sv alu_stage.sv rbank.sv 
# -- Compiling package alu_sv_unit
# -- Importing package params_pkg
# -- Compiling module alu
# ** Warning: ** while parsing file included at alu_stage.sv(1)
# ** at alu.sv(3): (vlog-2275) Existing module 'alu' will be overwritten.
# -- Compiling package alu_stage_sv_unit
# -- Importing package params_pkg
# -- Compiling module alu
# -- Compiling module alu_stage
# -- Compiling package rbank_sv_unit
# -- Importing package params_pkg
# -- Compiling module rbank
# 
# Top level modules:
# 	alu_stage
# 	rbank
# End time: 14:12:51 on Dec 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:51 on Dec 27,2025
# vlog -reportprogress 300 -sv fetch_stage.sv decode_stage.sv ex_stages.sv 
# -- Compiling package fetch_stage_sv_unit
# -- Importing package params_pkg
# -- Compiling module fetch_stage
# -- Compiling package decode_stage_sv_unit
# -- Importing package params_pkg
# -- Compiling module decode_stage
# -- Compiling package ex_stages_sv_unit
# -- Importing package params_pkg
# -- Compiling module ex_stages
# 
# Top level modules:
# 	fetch_stage
# 	decode_stage
# 	ex_stages
# End time: 14:12:51 on Dec 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:51 on Dec 27,2025
# vlog -reportprogress 300 -sv mem.sv data_cache.sv instr_cache.sv mem_stage.sv 
# -- Compiling package mem_sv_unit
# -- Importing package params_pkg
# -- Compiling module mem
# -- Compiling module data_cache
# -- Compiling module instr_cache
# ** Warning: ** while parsing file included at mem_stage.sv(1)
# ** at data_cache.sv(3): (vlog-2275) Existing module 'data_cache' will be overwritten.
# -- Compiling module data_cache
# -- Compiling package mem_stage_sv_unit
# -- Importing package params_pkg
# -- Compiling module mem_stage
# 
# Top level modules:
# 	mem
# 	instr_cache
# 	mem_stage
# End time: 14:12:51 on Dec 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:51 on Dec 27,2025
# vlog -reportprogress 300 -sv hazard_unit.sv wb_arbiter.sv 
# -- Compiling package hazard_unit_sv_unit
# -- Importing package params_pkg
# -- Compiling module hazard_unit
# -- Compiling package wb_arbiter_sv_unit
# -- Importing package params_pkg
# -- Compiling module wb_arbiter
# 
# Top level modules:
# 	hazard_unit
# 	wb_arbiter
# End time: 14:12:51 on Dec 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:51 on Dec 27,2025
# vlog -reportprogress 300 -sv cpu.sv 
# -- Compiling package cpu_sv_unit
# -- Importing package params_pkg
# -- Compiling module hazard_unit
# -- Compiling module fetch_stage
# -- Compiling module decode_stage
# -- Compiling module alu
# -- Compiling module alu_stage
# -- Compiling module data_cache
# -- Compiling module mem_stage
# -- Compiling module ex_stages
# -- Compiling module wb_arbiter
# -- Compiling module rbank
# -- Compiling module mem_arbiter
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 14:12:51 on Dec 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:12:51 on Dec 27,2025
# vlog -reportprogress 300 -sv tb.sv 
# -- Compiling package tb_sv_unit
# -- Importing package params_pkg
# -- Compiling module hazard_unit
# -- Compiling module fetch_stage
# -- Compiling module decode_stage
# -- Compiling module alu
# -- Compiling module alu_stage
# -- Compiling module data_cache
# -- Compiling module mem_stage
# -- Compiling module ex_stages
# -- Compiling module wb_arbiter
# -- Compiling module rbank
# -- Compiling module mem_arbiter
# -- Compiling module cpu
# -- Compiling module mem
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:12:51 on Dec 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
