

Implementation tool: Xilinx Vivado v.2018.2
Project:             myproject_prj
Solution:            solution1
Device target:       xcvu9p-flgb2104-2-i
Report date:         Wed Feb 24 13:15:48 CST 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:         130031
FF:          108200
DSP:           4962
BRAM:           160
SRL:          15104
URAM:             0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    3.907
Timing met
