Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct  9 18:44:20 2020
| Host         : HONS39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Task_6_timing_summary_routed.rpt -pb Task_6_timing_summary_routed.pb -rpx Task_6_timing_summary_routed.rpx -warn_on_violation
| Design       : Task_6
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (2392)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2392)
---------------------------------
 There are 2392 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.700        0.000                      0                 7151        0.035        0.000                      0                 7151        3.000        0.000                       0                  2398  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clock                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_2    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_2    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_2_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_2_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_2          3.700        0.000                      0                 7151        0.168        0.000                      0                 7151        7.192        0.000                       0                  2394  
  clkfbout_clk_wiz_2                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_2_1        3.701        0.000                      0                 7151        0.168        0.000                      0                 7151        7.192        0.000                       0                  2394  
  clkfbout_clk_wiz_2_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_2_1  clk_out1_clk_wiz_2          3.700        0.000                      0                 7151        0.035        0.000                      0                 7151  
clk_out1_clk_wiz_2    clk_out1_clk_wiz_2_1        3.700        0.000                      0                 7151        0.035        0.000                      0                 7151  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        3.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[1]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.132    14.180    
    SLICE_X38Y22         FDSE (Setup_fdse_C_S)       -0.524    13.656    hoz_count15AdderTwo_reg[1]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[2]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.132    14.180    
    SLICE_X38Y22         FDRE (Setup_fdre_C_R)       -0.524    13.656    hoz_count15AdderTwo_reg[2]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[3]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.132    14.180    
    SLICE_X38Y22         FDSE (Setup_fdse_C_S)       -0.524    13.656    hoz_count15AdderTwo_reg[3]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[4]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.132    14.180    
    SLICE_X38Y22         FDRE (Setup_fdre_C_R)       -0.524    13.656    hoz_count15AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[1]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.132    14.181    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.752    hoz_count15AdderOne_reg[1]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[2]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.132    14.181    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.752    hoz_count15AdderOne_reg[2]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[3]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.132    14.181    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.752    hoz_count15AdderOne_reg[3]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[4]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.132    14.181    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.752    hoz_count15AdderOne_reg[4]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.741ns  (logic 1.076ns (10.018%)  route 9.665ns (89.982%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 13.820 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.553     9.798    hoz_count15AdderOne
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.430    13.820    clk_out1
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[5]/C
                         clock pessimism              0.492    14.311    
                         clock uncertainty           -0.132    14.179    
    SLICE_X38Y23         FDRE (Setup_fdre_C_R)       -0.524    13.655    hoz_count15AdderTwo_reg[5]
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.741ns  (logic 1.076ns (10.018%)  route 9.665ns (89.982%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 13.820 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.553     9.798    hoz_count15AdderOne
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.430    13.820    clk_out1
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[6]/C
                         clock pessimism              0.492    14.311    
                         clock uncertainty           -0.132    14.179    
    SLICE_X38Y23         FDRE (Setup_fdre_C_R)       -0.524    13.655    hoz_count15AdderTwo_reg[6]
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  3.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.428ns (75.698%)  route 0.137ns (24.302%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y47          FDRE                                         r  hoz_count17AdderOne_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[20]/Q
                         net (fo=3, routed)           0.137    -0.337    hoz_count17AdderOne_reg[20]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.183 r  hoz_count17AdderTwo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count17AdderTwo_reg[20]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.143 r  hoz_count17AdderTwo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hoz_count17AdderTwo_reg[24]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.103 r  hoz_count17AdderTwo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.102    hoz_count17AdderTwo_reg[28]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.049 r  hoz_count17AdderTwo_reg[31]_i_2/O[0]
                         net (fo=3, routed)           0.000    -0.049    hoz_count17AdderTwo_reg[31]_i_2_n_7
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[29]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.130    -0.216    hoz_count17AdderTwo_reg[29]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.441ns (76.244%)  route 0.137ns (23.756%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y47          FDRE                                         r  hoz_count17AdderOne_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[20]/Q
                         net (fo=3, routed)           0.137    -0.337    hoz_count17AdderOne_reg[20]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.183 r  hoz_count17AdderTwo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count17AdderTwo_reg[20]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.143 r  hoz_count17AdderTwo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hoz_count17AdderTwo_reg[24]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.103 r  hoz_count17AdderTwo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.102    hoz_count17AdderTwo_reg[28]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.036 r  hoz_count17AdderTwo_reg[31]_i_2/O[2]
                         net (fo=3, routed)           0.000    -0.036    hoz_count17AdderTwo_reg[31]_i_2_n_5
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[31]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.130    -0.216    hoz_count17AdderTwo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderOne_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.431ns (77.119%)  route 0.128ns (22.881%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y48          FDRE                                         r  hoz_count17AdderOne_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[21]/Q
                         net (fo=3, routed)           0.127    -0.346    hoz_count17AdderOne_reg[21]
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.149 r  hoz_count17AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    hoz_count17AdderOne_reg[21]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  hoz_count17AdderOne_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    hoz_count17AdderOne_reg[25]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.055 r  hoz_count17AdderOne_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.055    hoz_count17AdderOne_reg[29]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[29]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.241    hoz_count17AdderOne_reg[29]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 hoz_count16AdderOne_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count16AdderOne_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.564    -0.617    clk_out1
    SLICE_X32Y47         FDRE                                         r  hoz_count16AdderOne_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  hoz_count16AdderOne_reg[15]/Q
                         net (fo=3, routed)           0.134    -0.343    hoz_count16AdderOne_reg[15]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.183 r  hoz_count16AdderOne_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count16AdderOne_reg[13]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  hoz_count16AdderOne_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.144    hoz_count16AdderOne_reg[17]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  hoz_count16AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.104    hoz_count16AdderOne_reg[21]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.050 r  hoz_count16AdderOne_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.050    hoz_count16AdderOne_reg[25]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.830    -0.859    clk_out1
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[25]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.245    hoz_count16AdderOne_reg[25]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderOne_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.442ns (77.561%)  route 0.128ns (22.439%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y48          FDRE                                         r  hoz_count17AdderOne_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[21]/Q
                         net (fo=3, routed)           0.127    -0.346    hoz_count17AdderOne_reg[21]
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.149 r  hoz_count17AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    hoz_count17AdderOne_reg[21]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  hoz_count17AdderOne_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    hoz_count17AdderOne_reg[25]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.044 r  hoz_count17AdderOne_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.044    hoz_count17AdderOne_reg[29]_i_1_n_5
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[31]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.241    hoz_count17AdderOne_reg[31]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.464ns (77.153%)  route 0.137ns (22.847%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y47          FDRE                                         r  hoz_count17AdderOne_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[20]/Q
                         net (fo=3, routed)           0.137    -0.337    hoz_count17AdderOne_reg[20]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.183 r  hoz_count17AdderTwo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count17AdderTwo_reg[20]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.143 r  hoz_count17AdderTwo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hoz_count17AdderTwo_reg[24]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.103 r  hoz_count17AdderTwo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.102    hoz_count17AdderTwo_reg[28]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.013 r  hoz_count17AdderTwo_reg[31]_i_2/O[1]
                         net (fo=3, routed)           0.000    -0.013    hoz_count17AdderTwo_reg[31]_i_2_n_6
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[30]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.130    -0.216    hoz_count17AdderTwo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 hoz_count16AdderOne_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count16AdderOne_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.564    -0.617    clk_out1
    SLICE_X32Y47         FDRE                                         r  hoz_count16AdderOne_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  hoz_count16AdderOne_reg[15]/Q
                         net (fo=3, routed)           0.134    -0.343    hoz_count16AdderOne_reg[15]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.183 r  hoz_count16AdderOne_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count16AdderOne_reg[13]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  hoz_count16AdderOne_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.144    hoz_count16AdderOne_reg[17]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  hoz_count16AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.104    hoz_count16AdderOne_reg[21]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.039 r  hoz_count16AdderOne_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.039    hoz_count16AdderOne_reg[25]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.830    -0.859    clk_out1
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[27]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.245    hoz_count16AdderOne_reg[27]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.566    -0.615    clk_out1
    SLICE_X9Y43          FDRE                                         r  hoz_count17AdderOne_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.474 f  hoz_count17AdderOne_reg[4]/Q
                         net (fo=5, routed)           0.104    -0.370    hoz_count17AdderOne_reg[4]
    SLICE_X8Y43          LUT1 (Prop_lut1_I0_O)        0.045    -0.325 r  hoz_count17AdderTwo[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.325    hoz_count17AdderTwo[4]_i_2_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.261 r  hoz_count17AdderTwo_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.261    hoz_count17AdderTwo_reg[4]_i_1_n_4
    SLICE_X8Y43          FDRE                                         r  hoz_count17AdderTwo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.836    -0.854    clk_out1
    SLICE_X8Y43          FDRE                                         r  hoz_count17AdderTwo_reg[4]/C
                         clock pessimism              0.251    -0.602    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.130    -0.472    hoz_count17AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hoz_count4AdderOne_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count4AdderTwo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.565    -0.616    clk_out1
    SLICE_X13Y40         FDRE                                         r  hoz_count4AdderOne_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  hoz_count4AdderOne_reg[4]/Q
                         net (fo=5, routed)           0.104    -0.371    hoz_count4AdderOne_reg[4]
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.326 r  hoz_count4AdderTwo[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    hoz_count4AdderTwo[4]_i_2_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.262 r  hoz_count4AdderTwo_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.262    hoz_count4AdderTwo_reg[4]_i_1_n_4
    SLICE_X12Y40         FDRE                                         r  hoz_count4AdderTwo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.835    -0.855    clk_out1
    SLICE_X12Y40         FDRE                                         r  hoz_count4AdderTwo_reg[4]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.130    -0.473    hoz_count4AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vert_count17AdderOne_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vert_count17AdderTwo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.555    -0.626    clk_out1
    SLICE_X31Y19         FDRE                                         r  vert_count17AdderOne_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  vert_count17AdderOne_reg[4]/Q
                         net (fo=5, routed)           0.104    -0.381    vert_count17AdderOne_reg[4]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 r  vert_count17AdderTwo[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.336    vert_count17AdderTwo[4]_i_2_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.272 r  vert_count17AdderTwo_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.272    vert_count17AdderTwo_reg[4]_i_1_n_4
    SLICE_X30Y19         FDRE                                         r  vert_count17AdderTwo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.822    -0.868    clk_out1
    SLICE_X30Y19         FDRE                                         r  vert_count17AdderTwo_reg[4]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.130    -0.483    vert_count17AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { pixel_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    pixel_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y4       b_hsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y3       b_output_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X5Y16      b_vsync_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         15.385      14.385     SLICE_X13Y16     hoz_count12AdderTwo_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y16     hoz_count12AdderTwo_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y17     hoz_count12AdderTwo_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y47      hoz_count17AdderOne_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y47      hoz_count17AdderOne_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y42     hoz_count4AdderOne_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y42     hoz_count4AdderOne_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y42     hoz_count4AdderOne_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y30     hoz_count13AdderOne_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y30     hoz_count13AdderOne_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y30     hoz_count13AdderOne_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y30     hoz_count13AdderOne_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y8      vert_count7AdderOne_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y8      vert_count7AdderOne_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y41     hoz_count4AdderOne_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y4       b_hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y4       b_hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y3       b_output_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y3       b_output_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y16      b_vsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y16      b_vsync_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X13Y16     hoz_count12AdderTwo_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X13Y16     hoz_count12AdderTwo_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y16     hoz_count12AdderTwo_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y16     hoz_count12AdderTwo_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2
  To Clock:  clkfbout_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pixel_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    pixel_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2_1
  To Clock:  clk_out1_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        3.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[1]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.130    14.182    
    SLICE_X38Y22         FDSE (Setup_fdse_C_S)       -0.524    13.658    hoz_count15AdderTwo_reg[1]
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[2]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.130    14.182    
    SLICE_X38Y22         FDRE (Setup_fdre_C_R)       -0.524    13.658    hoz_count15AdderTwo_reg[2]
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[3]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.130    14.182    
    SLICE_X38Y22         FDSE (Setup_fdse_C_S)       -0.524    13.658    hoz_count15AdderTwo_reg[3]
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[4]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.130    14.182    
    SLICE_X38Y22         FDRE (Setup_fdre_C_R)       -0.524    13.658    hoz_count15AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[1]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.130    14.183    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.754    hoz_count15AdderOne_reg[1]
  -------------------------------------------------------------------
                         required time                         13.754    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[2]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.130    14.183    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.754    hoz_count15AdderOne_reg[2]
  -------------------------------------------------------------------
                         required time                         13.754    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[3]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.130    14.183    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.754    hoz_count15AdderOne_reg[3]
  -------------------------------------------------------------------
                         required time                         13.754    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[4]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.130    14.183    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.754    hoz_count15AdderOne_reg[4]
  -------------------------------------------------------------------
                         required time                         13.754    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.741ns  (logic 1.076ns (10.018%)  route 9.665ns (89.982%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 13.820 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.553     9.798    hoz_count15AdderOne
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.430    13.820    clk_out1
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[5]/C
                         clock pessimism              0.492    14.311    
                         clock uncertainty           -0.130    14.181    
    SLICE_X38Y23         FDRE (Setup_fdre_C_R)       -0.524    13.657    hoz_count15AdderTwo_reg[5]
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.741ns  (logic 1.076ns (10.018%)  route 9.665ns (89.982%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 13.820 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.553     9.798    hoz_count15AdderOne
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.430    13.820    clk_out1
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[6]/C
                         clock pessimism              0.492    14.311    
                         clock uncertainty           -0.130    14.181    
    SLICE_X38Y23         FDRE (Setup_fdre_C_R)       -0.524    13.657    hoz_count15AdderTwo_reg[6]
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  3.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.428ns (75.698%)  route 0.137ns (24.302%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y47          FDRE                                         r  hoz_count17AdderOne_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[20]/Q
                         net (fo=3, routed)           0.137    -0.337    hoz_count17AdderOne_reg[20]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.183 r  hoz_count17AdderTwo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count17AdderTwo_reg[20]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.143 r  hoz_count17AdderTwo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hoz_count17AdderTwo_reg[24]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.103 r  hoz_count17AdderTwo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.102    hoz_count17AdderTwo_reg[28]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.049 r  hoz_count17AdderTwo_reg[31]_i_2/O[0]
                         net (fo=3, routed)           0.000    -0.049    hoz_count17AdderTwo_reg[31]_i_2_n_7
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[29]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.130    -0.216    hoz_count17AdderTwo_reg[29]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.441ns (76.244%)  route 0.137ns (23.756%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y47          FDRE                                         r  hoz_count17AdderOne_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[20]/Q
                         net (fo=3, routed)           0.137    -0.337    hoz_count17AdderOne_reg[20]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.183 r  hoz_count17AdderTwo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count17AdderTwo_reg[20]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.143 r  hoz_count17AdderTwo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hoz_count17AdderTwo_reg[24]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.103 r  hoz_count17AdderTwo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.102    hoz_count17AdderTwo_reg[28]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.036 r  hoz_count17AdderTwo_reg[31]_i_2/O[2]
                         net (fo=3, routed)           0.000    -0.036    hoz_count17AdderTwo_reg[31]_i_2_n_5
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[31]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.130    -0.216    hoz_count17AdderTwo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderOne_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.431ns (77.119%)  route 0.128ns (22.881%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y48          FDRE                                         r  hoz_count17AdderOne_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[21]/Q
                         net (fo=3, routed)           0.127    -0.346    hoz_count17AdderOne_reg[21]
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.149 r  hoz_count17AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    hoz_count17AdderOne_reg[21]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  hoz_count17AdderOne_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    hoz_count17AdderOne_reg[25]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.055 r  hoz_count17AdderOne_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.055    hoz_count17AdderOne_reg[29]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[29]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.241    hoz_count17AdderOne_reg[29]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 hoz_count16AdderOne_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count16AdderOne_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.564    -0.617    clk_out1
    SLICE_X32Y47         FDRE                                         r  hoz_count16AdderOne_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  hoz_count16AdderOne_reg[15]/Q
                         net (fo=3, routed)           0.134    -0.343    hoz_count16AdderOne_reg[15]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.183 r  hoz_count16AdderOne_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count16AdderOne_reg[13]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  hoz_count16AdderOne_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.144    hoz_count16AdderOne_reg[17]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  hoz_count16AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.104    hoz_count16AdderOne_reg[21]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.050 r  hoz_count16AdderOne_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.050    hoz_count16AdderOne_reg[25]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.830    -0.859    clk_out1
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[25]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.245    hoz_count16AdderOne_reg[25]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderOne_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.442ns (77.561%)  route 0.128ns (22.439%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y48          FDRE                                         r  hoz_count17AdderOne_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[21]/Q
                         net (fo=3, routed)           0.127    -0.346    hoz_count17AdderOne_reg[21]
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.149 r  hoz_count17AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    hoz_count17AdderOne_reg[21]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  hoz_count17AdderOne_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    hoz_count17AdderOne_reg[25]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.044 r  hoz_count17AdderOne_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.044    hoz_count17AdderOne_reg[29]_i_1_n_5
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[31]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.241    hoz_count17AdderOne_reg[31]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.464ns (77.153%)  route 0.137ns (22.847%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y47          FDRE                                         r  hoz_count17AdderOne_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[20]/Q
                         net (fo=3, routed)           0.137    -0.337    hoz_count17AdderOne_reg[20]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.183 r  hoz_count17AdderTwo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count17AdderTwo_reg[20]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.143 r  hoz_count17AdderTwo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hoz_count17AdderTwo_reg[24]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.103 r  hoz_count17AdderTwo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.102    hoz_count17AdderTwo_reg[28]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.013 r  hoz_count17AdderTwo_reg[31]_i_2/O[1]
                         net (fo=3, routed)           0.000    -0.013    hoz_count17AdderTwo_reg[31]_i_2_n_6
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[30]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.130    -0.216    hoz_count17AdderTwo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 hoz_count16AdderOne_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count16AdderOne_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.564    -0.617    clk_out1
    SLICE_X32Y47         FDRE                                         r  hoz_count16AdderOne_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  hoz_count16AdderOne_reg[15]/Q
                         net (fo=3, routed)           0.134    -0.343    hoz_count16AdderOne_reg[15]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.183 r  hoz_count16AdderOne_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count16AdderOne_reg[13]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  hoz_count16AdderOne_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.144    hoz_count16AdderOne_reg[17]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  hoz_count16AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.104    hoz_count16AdderOne_reg[21]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.039 r  hoz_count16AdderOne_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.039    hoz_count16AdderOne_reg[25]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.830    -0.859    clk_out1
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[27]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.245    hoz_count16AdderOne_reg[27]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.566    -0.615    clk_out1
    SLICE_X9Y43          FDRE                                         r  hoz_count17AdderOne_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.474 f  hoz_count17AdderOne_reg[4]/Q
                         net (fo=5, routed)           0.104    -0.370    hoz_count17AdderOne_reg[4]
    SLICE_X8Y43          LUT1 (Prop_lut1_I0_O)        0.045    -0.325 r  hoz_count17AdderTwo[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.325    hoz_count17AdderTwo[4]_i_2_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.261 r  hoz_count17AdderTwo_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.261    hoz_count17AdderTwo_reg[4]_i_1_n_4
    SLICE_X8Y43          FDRE                                         r  hoz_count17AdderTwo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.836    -0.854    clk_out1
    SLICE_X8Y43          FDRE                                         r  hoz_count17AdderTwo_reg[4]/C
                         clock pessimism              0.251    -0.602    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.130    -0.472    hoz_count17AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hoz_count4AdderOne_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count4AdderTwo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.565    -0.616    clk_out1
    SLICE_X13Y40         FDRE                                         r  hoz_count4AdderOne_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  hoz_count4AdderOne_reg[4]/Q
                         net (fo=5, routed)           0.104    -0.371    hoz_count4AdderOne_reg[4]
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.326 r  hoz_count4AdderTwo[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    hoz_count4AdderTwo[4]_i_2_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.262 r  hoz_count4AdderTwo_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.262    hoz_count4AdderTwo_reg[4]_i_1_n_4
    SLICE_X12Y40         FDRE                                         r  hoz_count4AdderTwo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.835    -0.855    clk_out1
    SLICE_X12Y40         FDRE                                         r  hoz_count4AdderTwo_reg[4]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.130    -0.473    hoz_count4AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vert_count17AdderOne_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vert_count17AdderTwo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.555    -0.626    clk_out1
    SLICE_X31Y19         FDRE                                         r  vert_count17AdderOne_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  vert_count17AdderOne_reg[4]/Q
                         net (fo=5, routed)           0.104    -0.381    vert_count17AdderOne_reg[4]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 r  vert_count17AdderTwo[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.336    vert_count17AdderTwo[4]_i_2_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.272 r  vert_count17AdderTwo_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.272    vert_count17AdderTwo_reg[4]_i_1_n_4
    SLICE_X30Y19         FDRE                                         r  vert_count17AdderTwo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.822    -0.868    clk_out1
    SLICE_X30Y19         FDRE                                         r  vert_count17AdderTwo_reg[4]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.130    -0.483    vert_count17AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { pixel_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    pixel_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y4       b_hsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y3       b_output_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X5Y16      b_vsync_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         15.385      14.385     SLICE_X13Y16     hoz_count12AdderTwo_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y16     hoz_count12AdderTwo_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y17     hoz_count12AdderTwo_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y47      hoz_count17AdderOne_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y47      hoz_count17AdderOne_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y42     hoz_count4AdderOne_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y42     hoz_count4AdderOne_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y42     hoz_count4AdderOne_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y30     hoz_count13AdderOne_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y30     hoz_count13AdderOne_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y30     hoz_count13AdderOne_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y30     hoz_count13AdderOne_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y8      vert_count7AdderOne_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y8      vert_count7AdderOne_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y41     hoz_count4AdderOne_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y4       b_hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y4       b_hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y3       b_output_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y3       b_output_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y16      b_vsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y16      b_vsync_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X13Y16     hoz_count12AdderTwo_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X13Y16     hoz_count12AdderTwo_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y16     hoz_count12AdderTwo_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y16     hoz_count12AdderTwo_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2_1
  To Clock:  clkfbout_clk_wiz_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pixel_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    pixel_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2_1
  To Clock:  clk_out1_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        3.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[1]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.132    14.180    
    SLICE_X38Y22         FDSE (Setup_fdse_C_S)       -0.524    13.656    hoz_count15AdderTwo_reg[1]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[2]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.132    14.180    
    SLICE_X38Y22         FDRE (Setup_fdre_C_R)       -0.524    13.656    hoz_count15AdderTwo_reg[2]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[3]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.132    14.180    
    SLICE_X38Y22         FDSE (Setup_fdse_C_S)       -0.524    13.656    hoz_count15AdderTwo_reg[3]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[4]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.132    14.180    
    SLICE_X38Y22         FDRE (Setup_fdre_C_R)       -0.524    13.656    hoz_count15AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[1]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.132    14.181    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.752    hoz_count15AdderOne_reg[1]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[2]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.132    14.181    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.752    hoz_count15AdderOne_reg[2]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[3]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.132    14.181    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.752    hoz_count15AdderOne_reg[3]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[4]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.132    14.181    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.752    hoz_count15AdderOne_reg[4]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.741ns  (logic 1.076ns (10.018%)  route 9.665ns (89.982%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 13.820 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.553     9.798    hoz_count15AdderOne
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.430    13.820    clk_out1
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[5]/C
                         clock pessimism              0.492    14.311    
                         clock uncertainty           -0.132    14.179    
    SLICE_X38Y23         FDRE (Setup_fdre_C_R)       -0.524    13.655    hoz_count15AdderTwo_reg[5]
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2 rise@15.385ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        10.741ns  (logic 1.076ns (10.018%)  route 9.665ns (89.982%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 13.820 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.553     9.798    hoz_count15AdderOne
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.430    13.820    clk_out1
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[6]/C
                         clock pessimism              0.492    14.311    
                         clock uncertainty           -0.132    14.179    
    SLICE_X38Y23         FDRE (Setup_fdre_C_R)       -0.524    13.655    hoz_count15AdderTwo_reg[6]
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  3.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.428ns (75.698%)  route 0.137ns (24.302%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y47          FDRE                                         r  hoz_count17AdderOne_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[20]/Q
                         net (fo=3, routed)           0.137    -0.337    hoz_count17AdderOne_reg[20]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.183 r  hoz_count17AdderTwo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count17AdderTwo_reg[20]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.143 r  hoz_count17AdderTwo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hoz_count17AdderTwo_reg[24]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.103 r  hoz_count17AdderTwo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.102    hoz_count17AdderTwo_reg[28]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.049 r  hoz_count17AdderTwo_reg[31]_i_2/O[0]
                         net (fo=3, routed)           0.000    -0.049    hoz_count17AdderTwo_reg[31]_i_2_n_7
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[29]/C
                         clock pessimism              0.508    -0.346    
                         clock uncertainty            0.132    -0.214    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.130    -0.084    hoz_count17AdderTwo_reg[29]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.441ns (76.244%)  route 0.137ns (23.756%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y47          FDRE                                         r  hoz_count17AdderOne_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[20]/Q
                         net (fo=3, routed)           0.137    -0.337    hoz_count17AdderOne_reg[20]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.183 r  hoz_count17AdderTwo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count17AdderTwo_reg[20]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.143 r  hoz_count17AdderTwo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hoz_count17AdderTwo_reg[24]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.103 r  hoz_count17AdderTwo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.102    hoz_count17AdderTwo_reg[28]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.036 r  hoz_count17AdderTwo_reg[31]_i_2/O[2]
                         net (fo=3, routed)           0.000    -0.036    hoz_count17AdderTwo_reg[31]_i_2_n_5
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[31]/C
                         clock pessimism              0.508    -0.346    
                         clock uncertainty            0.132    -0.214    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.130    -0.084    hoz_count17AdderTwo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderOne_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.431ns (77.119%)  route 0.128ns (22.881%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y48          FDRE                                         r  hoz_count17AdderOne_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[21]/Q
                         net (fo=3, routed)           0.127    -0.346    hoz_count17AdderOne_reg[21]
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.149 r  hoz_count17AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    hoz_count17AdderOne_reg[21]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  hoz_count17AdderOne_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    hoz_count17AdderOne_reg[25]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.055 r  hoz_count17AdderOne_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.055    hoz_count17AdderOne_reg[29]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[29]/C
                         clock pessimism              0.508    -0.346    
                         clock uncertainty            0.132    -0.214    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.109    hoz_count17AdderOne_reg[29]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 hoz_count16AdderOne_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count16AdderOne_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.564    -0.617    clk_out1
    SLICE_X32Y47         FDRE                                         r  hoz_count16AdderOne_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  hoz_count16AdderOne_reg[15]/Q
                         net (fo=3, routed)           0.134    -0.343    hoz_count16AdderOne_reg[15]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.183 r  hoz_count16AdderOne_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count16AdderOne_reg[13]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  hoz_count16AdderOne_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.144    hoz_count16AdderOne_reg[17]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  hoz_count16AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.104    hoz_count16AdderOne_reg[21]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.050 r  hoz_count16AdderOne_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.050    hoz_count16AdderOne_reg[25]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.830    -0.859    clk_out1
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[25]/C
                         clock pessimism              0.508    -0.350    
                         clock uncertainty            0.132    -0.218    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.113    hoz_count16AdderOne_reg[25]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderOne_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.442ns (77.561%)  route 0.128ns (22.439%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y48          FDRE                                         r  hoz_count17AdderOne_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[21]/Q
                         net (fo=3, routed)           0.127    -0.346    hoz_count17AdderOne_reg[21]
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.149 r  hoz_count17AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    hoz_count17AdderOne_reg[21]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  hoz_count17AdderOne_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    hoz_count17AdderOne_reg[25]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.044 r  hoz_count17AdderOne_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.044    hoz_count17AdderOne_reg[29]_i_1_n_5
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[31]/C
                         clock pessimism              0.508    -0.346    
                         clock uncertainty            0.132    -0.214    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.109    hoz_count17AdderOne_reg[31]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.464ns (77.153%)  route 0.137ns (22.847%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y47          FDRE                                         r  hoz_count17AdderOne_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[20]/Q
                         net (fo=3, routed)           0.137    -0.337    hoz_count17AdderOne_reg[20]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.183 r  hoz_count17AdderTwo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count17AdderTwo_reg[20]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.143 r  hoz_count17AdderTwo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hoz_count17AdderTwo_reg[24]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.103 r  hoz_count17AdderTwo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.102    hoz_count17AdderTwo_reg[28]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.013 r  hoz_count17AdderTwo_reg[31]_i_2/O[1]
                         net (fo=3, routed)           0.000    -0.013    hoz_count17AdderTwo_reg[31]_i_2_n_6
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[30]/C
                         clock pessimism              0.508    -0.346    
                         clock uncertainty            0.132    -0.214    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.130    -0.084    hoz_count17AdderTwo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hoz_count16AdderOne_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count16AdderOne_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.564    -0.617    clk_out1
    SLICE_X32Y47         FDRE                                         r  hoz_count16AdderOne_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  hoz_count16AdderOne_reg[15]/Q
                         net (fo=3, routed)           0.134    -0.343    hoz_count16AdderOne_reg[15]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.183 r  hoz_count16AdderOne_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count16AdderOne_reg[13]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  hoz_count16AdderOne_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.144    hoz_count16AdderOne_reg[17]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  hoz_count16AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.104    hoz_count16AdderOne_reg[21]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.039 r  hoz_count16AdderOne_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.039    hoz_count16AdderOne_reg[25]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.830    -0.859    clk_out1
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[27]/C
                         clock pessimism              0.508    -0.350    
                         clock uncertainty            0.132    -0.218    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.113    hoz_count16AdderOne_reg[27]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.566    -0.615    clk_out1
    SLICE_X9Y43          FDRE                                         r  hoz_count17AdderOne_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.474 f  hoz_count17AdderOne_reg[4]/Q
                         net (fo=5, routed)           0.104    -0.370    hoz_count17AdderOne_reg[4]
    SLICE_X8Y43          LUT1 (Prop_lut1_I0_O)        0.045    -0.325 r  hoz_count17AdderTwo[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.325    hoz_count17AdderTwo[4]_i_2_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.261 r  hoz_count17AdderTwo_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.261    hoz_count17AdderTwo_reg[4]_i_1_n_4
    SLICE_X8Y43          FDRE                                         r  hoz_count17AdderTwo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.836    -0.854    clk_out1
    SLICE_X8Y43          FDRE                                         r  hoz_count17AdderTwo_reg[4]/C
                         clock pessimism              0.251    -0.602    
                         clock uncertainty            0.132    -0.470    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.130    -0.340    hoz_count17AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hoz_count4AdderOne_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count4AdderTwo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.565    -0.616    clk_out1
    SLICE_X13Y40         FDRE                                         r  hoz_count4AdderOne_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  hoz_count4AdderOne_reg[4]/Q
                         net (fo=5, routed)           0.104    -0.371    hoz_count4AdderOne_reg[4]
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.326 r  hoz_count4AdderTwo[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    hoz_count4AdderTwo[4]_i_2_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.262 r  hoz_count4AdderTwo_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.262    hoz_count4AdderTwo_reg[4]_i_1_n_4
    SLICE_X12Y40         FDRE                                         r  hoz_count4AdderTwo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.835    -0.855    clk_out1
    SLICE_X12Y40         FDRE                                         r  hoz_count4AdderTwo_reg[4]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.132    -0.471    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.130    -0.341    hoz_count4AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 vert_count17AdderOne_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vert_count17AdderTwo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.555    -0.626    clk_out1
    SLICE_X31Y19         FDRE                                         r  vert_count17AdderOne_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  vert_count17AdderOne_reg[4]/Q
                         net (fo=5, routed)           0.104    -0.381    vert_count17AdderOne_reg[4]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 r  vert_count17AdderTwo[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.336    vert_count17AdderTwo[4]_i_2_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.272 r  vert_count17AdderTwo_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.272    vert_count17AdderTwo_reg[4]_i_1_n_4
    SLICE_X30Y19         FDRE                                         r  vert_count17AdderTwo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.822    -0.868    clk_out1
    SLICE_X30Y19         FDRE                                         r  vert_count17AdderTwo_reg[4]/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.132    -0.481    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.130    -0.351    vert_count17AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        3.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[1]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.132    14.180    
    SLICE_X38Y22         FDSE (Setup_fdse_C_S)       -0.524    13.656    hoz_count15AdderTwo_reg[1]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[2]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.132    14.180    
    SLICE_X38Y22         FDRE (Setup_fdre_C_R)       -0.524    13.656    hoz_count15AdderTwo_reg[2]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDSE                                         r  hoz_count15AdderTwo_reg[3]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.132    14.180    
    SLICE_X38Y22         FDSE (Setup_fdse_C_S)       -0.524    13.656    hoz_count15AdderTwo_reg[3]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 1.076ns (9.873%)  route 9.823ns (90.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 13.821 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.711     9.956    hoz_count15AdderOne
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.431    13.821    clk_out1
    SLICE_X38Y22         FDRE                                         r  hoz_count15AdderTwo_reg[4]/C
                         clock pessimism              0.492    14.312    
                         clock uncertainty           -0.132    14.180    
    SLICE_X38Y22         FDRE (Setup_fdre_C_R)       -0.524    13.656    hoz_count15AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                         13.656    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[1]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.132    14.181    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.752    hoz_count15AdderOne_reg[1]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[2]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.132    14.181    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.752    hoz_count15AdderOne_reg[2]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[3]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.132    14.181    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.752    hoz_count15AdderOne_reg[3]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderOne_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 1.076ns (9.832%)  route 9.868ns (90.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 13.822 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.757    10.001    hoz_count15AdderOne
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.432    13.822    clk_out1
    SLICE_X40Y23         FDRE                                         r  hoz_count15AdderOne_reg[4]/C
                         clock pessimism              0.492    14.313    
                         clock uncertainty           -0.132    14.181    
    SLICE_X40Y23         FDRE (Setup_fdre_C_R)       -0.429    13.752    hoz_count15AdderOne_reg[4]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.741ns  (logic 1.076ns (10.018%)  route 9.665ns (89.982%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 13.820 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.553     9.798    hoz_count15AdderOne
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.430    13.820    clk_out1
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[5]/C
                         clock pessimism              0.492    14.311    
                         clock uncertainty           -0.132    14.179    
    SLICE_X38Y23         FDRE (Setup_fdre_C_R)       -0.524    13.655    hoz_count15AdderTwo_reg[5]
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count15AdderTwo_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_2_1 rise@15.385ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        10.741ns  (logic 1.076ns (10.018%)  route 9.665ns (89.982%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 13.820 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.569    -0.943    clk_out1
    SLICE_X15Y5          FDRE                                         r  pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.487 r  pixel_count_reg[0]/Q
                         net (fo=80, routed)          1.533     1.047    pixel_count_reg[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.171 r  pixel_count[10]_i_7/O
                         net (fo=8, routed)           0.660     1.831    pixel_count[10]_i_7_n_0
    SLICE_X14Y5          LUT4 (Prop_lut4_I2_O)        0.124     1.955 r  pixel_count[10]_i_3/O
                         net (fo=1, routed)           0.428     2.383    pixel_count[10]_i_3_n_0
    SLICE_X14Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.507 r  pixel_count[10]_i_1/O
                         net (fo=24, routed)          1.192     3.699    pixel_count0
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.823 r  vert_count1AdderTwo[30]_i_1/O
                         net (fo=2405, routed)        4.298     8.121    b_output
    SLICE_X35Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.245 r  hoz_count15AdderTwo[31]_i_1/O
                         net (fo=62, routed)          1.553     9.798    hoz_count15AdderOne
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clock (IN)
                         net (fo=0)                   0.000    15.385    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    10.717 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.298    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        1.430    13.820    clk_out1
    SLICE_X38Y23         FDRE                                         r  hoz_count15AdderTwo_reg[6]/C
                         clock pessimism              0.492    14.311    
                         clock uncertainty           -0.132    14.179    
    SLICE_X38Y23         FDRE (Setup_fdre_C_R)       -0.524    13.655    hoz_count15AdderTwo_reg[6]
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  3.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.428ns (75.698%)  route 0.137ns (24.302%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y47          FDRE                                         r  hoz_count17AdderOne_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[20]/Q
                         net (fo=3, routed)           0.137    -0.337    hoz_count17AdderOne_reg[20]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.183 r  hoz_count17AdderTwo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count17AdderTwo_reg[20]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.143 r  hoz_count17AdderTwo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hoz_count17AdderTwo_reg[24]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.103 r  hoz_count17AdderTwo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.102    hoz_count17AdderTwo_reg[28]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.049 r  hoz_count17AdderTwo_reg[31]_i_2/O[0]
                         net (fo=3, routed)           0.000    -0.049    hoz_count17AdderTwo_reg[31]_i_2_n_7
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[29]/C
                         clock pessimism              0.508    -0.346    
                         clock uncertainty            0.132    -0.214    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.130    -0.084    hoz_count17AdderTwo_reg[29]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.441ns (76.244%)  route 0.137ns (23.756%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y47          FDRE                                         r  hoz_count17AdderOne_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[20]/Q
                         net (fo=3, routed)           0.137    -0.337    hoz_count17AdderOne_reg[20]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.183 r  hoz_count17AdderTwo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count17AdderTwo_reg[20]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.143 r  hoz_count17AdderTwo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hoz_count17AdderTwo_reg[24]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.103 r  hoz_count17AdderTwo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.102    hoz_count17AdderTwo_reg[28]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.036 r  hoz_count17AdderTwo_reg[31]_i_2/O[2]
                         net (fo=3, routed)           0.000    -0.036    hoz_count17AdderTwo_reg[31]_i_2_n_5
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[31]/C
                         clock pessimism              0.508    -0.346    
                         clock uncertainty            0.132    -0.214    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.130    -0.084    hoz_count17AdderTwo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderOne_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.431ns (77.119%)  route 0.128ns (22.881%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y48          FDRE                                         r  hoz_count17AdderOne_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[21]/Q
                         net (fo=3, routed)           0.127    -0.346    hoz_count17AdderOne_reg[21]
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.149 r  hoz_count17AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    hoz_count17AdderOne_reg[21]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  hoz_count17AdderOne_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    hoz_count17AdderOne_reg[25]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.055 r  hoz_count17AdderOne_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.055    hoz_count17AdderOne_reg[29]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[29]/C
                         clock pessimism              0.508    -0.346    
                         clock uncertainty            0.132    -0.214    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.109    hoz_count17AdderOne_reg[29]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 hoz_count16AdderOne_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count16AdderOne_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.564    -0.617    clk_out1
    SLICE_X32Y47         FDRE                                         r  hoz_count16AdderOne_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  hoz_count16AdderOne_reg[15]/Q
                         net (fo=3, routed)           0.134    -0.343    hoz_count16AdderOne_reg[15]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.183 r  hoz_count16AdderOne_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count16AdderOne_reg[13]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  hoz_count16AdderOne_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.144    hoz_count16AdderOne_reg[17]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  hoz_count16AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.104    hoz_count16AdderOne_reg[21]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.050 r  hoz_count16AdderOne_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.050    hoz_count16AdderOne_reg[25]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.830    -0.859    clk_out1
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[25]/C
                         clock pessimism              0.508    -0.350    
                         clock uncertainty            0.132    -0.218    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.113    hoz_count16AdderOne_reg[25]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderOne_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.442ns (77.561%)  route 0.128ns (22.439%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y48          FDRE                                         r  hoz_count17AdderOne_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[21]/Q
                         net (fo=3, routed)           0.127    -0.346    hoz_count17AdderOne_reg[21]
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.149 r  hoz_count17AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    hoz_count17AdderOne_reg[21]_i_1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  hoz_count17AdderOne_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.109    hoz_count17AdderOne_reg[25]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.044 r  hoz_count17AdderOne_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.044    hoz_count17AdderOne_reg[29]_i_1_n_5
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X9Y50          FDRE                                         r  hoz_count17AdderOne_reg[31]/C
                         clock pessimism              0.508    -0.346    
                         clock uncertainty            0.132    -0.214    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.109    hoz_count17AdderOne_reg[31]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.464ns (77.153%)  route 0.137ns (22.847%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.567    -0.614    clk_out1
    SLICE_X9Y47          FDRE                                         r  hoz_count17AdderOne_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  hoz_count17AdderOne_reg[20]/Q
                         net (fo=3, routed)           0.137    -0.337    hoz_count17AdderOne_reg[20]
    SLICE_X8Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.183 r  hoz_count17AdderTwo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count17AdderTwo_reg[20]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.143 r  hoz_count17AdderTwo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.143    hoz_count17AdderTwo_reg[24]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.103 r  hoz_count17AdderTwo_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.102    hoz_count17AdderTwo_reg[28]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.013 r  hoz_count17AdderTwo_reg[31]_i_2/O[1]
                         net (fo=3, routed)           0.000    -0.013    hoz_count17AdderTwo_reg[31]_i_2_n_6
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.834    -0.855    clk_out1
    SLICE_X8Y50          FDRE                                         r  hoz_count17AdderTwo_reg[30]/C
                         clock pessimism              0.508    -0.346    
                         clock uncertainty            0.132    -0.214    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.130    -0.084    hoz_count17AdderTwo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hoz_count16AdderOne_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count16AdderOne_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.564    -0.617    clk_out1
    SLICE_X32Y47         FDRE                                         r  hoz_count16AdderOne_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  hoz_count16AdderOne_reg[15]/Q
                         net (fo=3, routed)           0.134    -0.343    hoz_count16AdderOne_reg[15]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.183 r  hoz_count16AdderOne_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.183    hoz_count16AdderOne_reg[13]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.144 r  hoz_count16AdderOne_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.144    hoz_count16AdderOne_reg[17]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.105 r  hoz_count16AdderOne_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.104    hoz_count16AdderOne_reg[21]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.039 r  hoz_count16AdderOne_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.039    hoz_count16AdderOne_reg[25]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.830    -0.859    clk_out1
    SLICE_X32Y50         FDRE                                         r  hoz_count16AdderOne_reg[27]/C
                         clock pessimism              0.508    -0.350    
                         clock uncertainty            0.132    -0.218    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.113    hoz_count16AdderOne_reg[27]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hoz_count17AdderOne_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count17AdderTwo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.566    -0.615    clk_out1
    SLICE_X9Y43          FDRE                                         r  hoz_count17AdderOne_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.474 f  hoz_count17AdderOne_reg[4]/Q
                         net (fo=5, routed)           0.104    -0.370    hoz_count17AdderOne_reg[4]
    SLICE_X8Y43          LUT1 (Prop_lut1_I0_O)        0.045    -0.325 r  hoz_count17AdderTwo[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.325    hoz_count17AdderTwo[4]_i_2_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.261 r  hoz_count17AdderTwo_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.261    hoz_count17AdderTwo_reg[4]_i_1_n_4
    SLICE_X8Y43          FDRE                                         r  hoz_count17AdderTwo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.836    -0.854    clk_out1
    SLICE_X8Y43          FDRE                                         r  hoz_count17AdderTwo_reg[4]/C
                         clock pessimism              0.251    -0.602    
                         clock uncertainty            0.132    -0.470    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.130    -0.340    hoz_count17AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hoz_count4AdderOne_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hoz_count4AdderTwo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.565    -0.616    clk_out1
    SLICE_X13Y40         FDRE                                         r  hoz_count4AdderOne_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  hoz_count4AdderOne_reg[4]/Q
                         net (fo=5, routed)           0.104    -0.371    hoz_count4AdderOne_reg[4]
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.326 r  hoz_count4AdderTwo[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.326    hoz_count4AdderTwo[4]_i_2_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.262 r  hoz_count4AdderTwo_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.262    hoz_count4AdderTwo_reg[4]_i_1_n_4
    SLICE_X12Y40         FDRE                                         r  hoz_count4AdderTwo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.835    -0.855    clk_out1
    SLICE_X12Y40         FDRE                                         r  hoz_count4AdderTwo_reg[4]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.132    -0.471    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.130    -0.341    hoz_count4AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 vert_count17AdderOne_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vert_count17AdderTwo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.534%)  route 0.104ns (29.466%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.555    -0.626    clk_out1
    SLICE_X31Y19         FDRE                                         r  vert_count17AdderOne_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 f  vert_count17AdderOne_reg[4]/Q
                         net (fo=5, routed)           0.104    -0.381    vert_count17AdderOne_reg[4]
    SLICE_X30Y19         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 r  vert_count17AdderTwo[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.336    vert_count17AdderTwo[4]_i_2_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.272 r  vert_count17AdderTwo_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.272    vert_count17AdderTwo_reg[4]_i_1_n_4
    SLICE_X30Y19         FDRE                                         r  vert_count17AdderTwo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_2
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=2392, routed)        0.822    -0.868    clk_out1
    SLICE_X30Y19         FDRE                                         r  vert_count17AdderTwo_reg[4]/C
                         clock pessimism              0.254    -0.613    
                         clock uncertainty            0.132    -0.481    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.130    -0.351    vert_count17AdderTwo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.079    





