# MIPS_Processor
This project is a pipelined MIPS Processor using Verilog. ECE621: Computer Organization. 
