$date
	Sat Oct 22 20:51:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#690755
b10 !
1"
#690758
b10 &
b10 %
1$
#690759
0"
#690762
b1 &
b1 %
1#
#690766
b0 &
0#
b0 %
0$
#1737293
b10110 !
1"
#1737294
b10110 &
b10110 %
1$
#1737295
0"
#1737298
b1011 &
b1011 %
#1737302
b100010 &
b100010 %
#1737306
b10001 &
b10001 %
#1737310
b110100 &
b110100 %
#1737314
b11010 &
b11010 %
#1737318
b1101 &
b1101 %
#1737322
b101000 &
b101000 %
#1737326
b10100 &
b10100 %
#1737330
b1010 &
b1010 %
#1737334
b101 &
b101 %
#1737338
b10000 &
b10000 %
#1737342
b1000 &
b1000 %
#1737346
b100 &
b100 %
#1737350
b10 &
b10 %
#1737354
b1 &
b1 %
1#
#1737358
b0 &
0#
b0 %
0$
#2767817
b11100 !
1"
#2767818
b11100 &
b11100 %
1$
#2767819
0"
#2767822
b1110 &
b1110 %
#2767826
b111 &
b111 %
#2767830
b10110 &
b10110 %
#2767834
b1011 &
b1011 %
#2767838
b100010 &
b100010 %
#2767842
b10001 &
b10001 %
#2767846
b110100 &
b110100 %
#2767850
b11010 &
b11010 %
#2767854
b1101 &
b1101 %
#2767858
b101000 &
b101000 %
#2767862
b10100 &
b10100 %
#2767866
b1010 &
b1010 %
#2767870
b101 &
b101 %
#2767874
b10000 &
b10000 %
#2767878
b1000 &
b1000 %
#2767882
b100 &
b100 %
#2767886
b10 &
b10 %
#2767890
b1 &
b1 %
1#
#2767894
b0 &
0#
b0 %
0$
#4500012
