#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Nov 10 19:35:26 2024
# Process ID: 34168
# Current directory: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1
# Command line: vivado.exe -log TxTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TxTop.tcl
# Log file: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/TxTop.vds
# Journal file: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1\vivado.jou
# Running On: LAPTOP-Q21U1JRJ, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
source TxTop.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 463.895 ; gain = 159.363
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/AppData/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 493.660 ; gain = 29.766
Command: read_checkpoint -auto_incremental -incremental E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/utils_1/imports/synth_1/ofdm_tx_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/utils_1/imports/synth_1/ofdm_tx_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TxTop -part xc7k325tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36916
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v:89]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v:91]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v:93]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v:95]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v:97]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v:85]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v:87]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v:89]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v:91]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v:93]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v:145]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v:147]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v:137]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v:139]
WARNING: [Synth 8-11065] parameter 'MIN_LEN_WIDTH' becomes localparam in 'axis_gmii_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v:93]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'eth_arb_mux' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v:90]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v:80]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v:82]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v:84]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v:86]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v:88]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v:79]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v:81]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v:83]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v:85]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v:87]
WARNING: [Synth 8-11065] parameter 'MAC_CTRL_ENABLE' becomes localparam in 'eth_mac_1g' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v:191]
WARNING: [Synth 8-11065] parameter 'TX_USER_WIDTH_INT' becomes localparam in 'eth_mac_1g' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v:192]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:215]
INFO: [Synth 8-11241] undeclared symbol 'clk', assumed default net type 'wire' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:217]
INFO: [Synth 8-11241] undeclared symbol 'phy_reset_n', assumed default net type 'wire' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:219]
INFO: [Synth 8-11241] undeclared symbol 'speed', assumed default net type 'wire' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:218]
INFO: [Synth 8-11241] undeclared symbol 'clk', assumed default net type 'wire' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:220]
INFO: [Synth 8-11241] undeclared symbol 'phy_reset_n', assumed default net type 'wire' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:222]
INFO: [Synth 8-11241] undeclared symbol 'rx_eth_hdr_valid', assumed default net type 'wire' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:398]
INFO: [Synth 8-11241] undeclared symbol 'rx_eth_hdr_ready', assumed default net type 'wire' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:399]
INFO: [Synth 8-11241] undeclared symbol 'rx_eth_payload_axis_tdata', assumed default net type 'wire' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
INFO: [Synth 8-11241] undeclared symbol 'rx_eth_payload_axis_tvalid', assumed default net type 'wire' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:404]
INFO: [Synth 8-11241] undeclared symbol 'rx_eth_payload_axis_tready', assumed default net type 'wire' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:405]
INFO: [Synth 8-11241] undeclared symbol 'rx_eth_payload_axis_tlast', assumed default net type 'wire' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:406]
INFO: [Synth 8-11241] undeclared symbol 'rx_eth_payload_axis_tuser', assumed default net type 'wire' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:407]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'ip_arb_mux' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v:116]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'lfsr' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v:355]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v:112]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v:114]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v:116]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v:118]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v:120]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v:101]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v:103]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v:105]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v:107]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v:109]
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v:48]
WARNING: [Synth 8-11065] parameter 'HEADER_FIFO_ADDR_WIDTH' becomes localparam in 'udp_checksum_gen' with formal parameter declaration list [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:143]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1361.367 ; gain = 410.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TxTop' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:7]
INFO: [Synth 8-6157] synthesizing module 'pll_clk' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-34168-LAPTOP-Q21U1JRJ/realtime/pll_clk_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pll_clk' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/.Xil/Vivado-34168-LAPTOP-Q21U1JRJ/realtime/pll_clk_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_tx_r' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:1]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_rgmii_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter AXIS_DATA_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b0 
	Parameter AXIS_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TX_FIFO_RAM_PIPELINE bound to: 1 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter TX_DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter TX_DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter TX_DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter RX_FIFO_RAM_PIPELINE bound to: 1 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter RX_DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter RX_DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_rgmii' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgmii_phy_if' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'ssio_ddr_in' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1791]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1791]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1857]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1857]
INFO: [Synth 8-6157] synthesizing module 'iddr' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDDR' [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73742]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73742]
INFO: [Synth 8-6155] done synthesizing module 'iddr' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ssio_ddr_in' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v:34]
INFO: [Synth 8-6157] synthesizing module 'oddr' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94765]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94765]
INFO: [Synth 8-6155] done synthesizing module 'oddr' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v:34]
INFO: [Synth 8-6157] synthesizing module 'oddr__parameterized0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oddr__parameterized0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_phy_if' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v:34]
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_rx' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_rx' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_tx' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_CTRL_IN_TUSER bound to: 0 - type: integer 
	Parameter PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v:367]
INFO: [Synth 8-155] case statement is not full and has no default [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v:241]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_tx' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v:34]
WARNING: [Synth 8-7071] port 'tx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_tag' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_valid' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_resend' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pfc_resend' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_pause_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pause_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pause_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'tx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'rx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_mcf' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_mcf' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_mcast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_mcast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_ucast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_ucast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_lfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_lfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_pfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_pfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_forward' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_enable' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_dst' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_quanta' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_refresh' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_dst' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_quanta' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_refresh' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
WARNING: [Synth 8-7023] instance 'eth_mac_1g_inst' of module 'eth_mac_1g' has 98 connections declared, but only 29 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:222]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_rgmii' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b0 
	Parameter S_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 'm_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'tx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:273]
WARNING: [Synth 8-7023] instance 'tx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:273]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b0 
	Parameter M_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
	Parameter MARK_WHEN_FULL bound to: 0 - type: integer 
	Parameter PAUSE_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_PAUSE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v:34]
WARNING: [Synth 8-7071] port 's_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 's_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 'm_pause_req' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 'm_pause_ack' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 's_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 's_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 'm_status_depth' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7071] port 'm_status_depth_commit' of module 'axis_async_fifo_adapter' is unconnected for instance 'rx_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:324]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'axis_async_fifo_adapter' has 34 connections declared, but only 26 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:324]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_rgmii_fifo' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'speed' does not match port width (2) of module 'eth_mac_1g_rgmii_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_rx' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_rx' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v:34]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'eth_axis_rx' is unconnected for instance 'eth_axis_rx_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:341]
WARNING: [Synth 8-7071] port 'm_eth_payload_axis_tkeep' of module 'eth_axis_rx' is unconnected for instance 'eth_axis_rx_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:341]
WARNING: [Synth 8-7023] instance 'eth_axis_rx_inst' of module 'eth_axis_rx' has 21 connections declared, but only 19 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:341]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_tx' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_tx' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v:34]
WARNING: [Synth 8-7071] port 's_eth_payload_axis_tkeep' of module 'eth_axis_tx' is unconnected for instance 'eth_axis_tx_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:368]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'eth_axis_tx' is unconnected for instance 'eth_axis_tx_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:368]
WARNING: [Synth 8-7023] instance 'eth_axis_tx_inst' of module 'eth_axis_tx' has 20 connections declared, but only 18 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:368]
INFO: [Synth 8-6157] synthesizing module 'udp_complete' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_arb_mux' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v:34]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ip_arb_mux' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_complete' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:34]
	Parameter ARP_CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ARP_REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter ARP_REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter ARP_REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_arb_mux' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_arb_mux' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_rx' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v:311]
INFO: [Synth 8-155] case statement is not full and has no default [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v:279]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_rx' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_tx' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v:209]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_tx' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v:274]
INFO: [Synth 8-6155] done synthesizing module 'ip' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v:34]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arp_eth_rx' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_rx' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp_eth_tx' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_tx' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v:34]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arp' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v:34]
WARNING: [Synth 8-7071] port 's_eth_payload_axis_tkeep' of module 'arp' is unconnected for instance 'arp_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:401]
WARNING: [Synth 8-7071] port 'm_eth_payload_axis_tkeep' of module 'arp' is unconnected for instance 'arp_inst' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:401]
WARNING: [Synth 8-7023] instance 'arp_inst' of module 'arp' has 36 connections declared, but only 34 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:401]
INFO: [Synth 8-6155] done synthesizing module 'ip_complete' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v:34]
	Parameter CHECKSUM_GEN_ENABLE bound to: 1 - type: integer 
	Parameter CHECKSUM_PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter CHECKSUM_HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_gen' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:34]
	Parameter PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v:34]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v:34]
WARNING: [Synth 8-7071] port 'pause_req' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:214]
WARNING: [Synth 8-7071] port 'pause_ack' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:214]
WARNING: [Synth 8-7071] port 'status_depth' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:214]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:214]
WARNING: [Synth 8-7023] instance 'payload_fifo' of module 'axis_fifo' has 25 connections declared, but only 21 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:214]
INFO: [Synth 8-155] case statement is not full and has no default [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:450]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_gen' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_rx' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v:265]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_rx' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_tx' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v:240]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_tx' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'udp' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v:34]
INFO: [Synth 8-6155] done synthesizing module 'udp_complete' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_tx_r' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:1]
INFO: [Synth 8-6157] synthesizing module 'ConfigRx' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:1174]
INFO: [Synth 8-6155] done synthesizing module 'ConfigRx' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:1174]
INFO: [Synth 8-6157] synthesizing module 'Ddr3AxisTxInterface' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:986]
INFO: [Synth 8-6157] synthesizing module 'Axi4StreamToBmb' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:1873]
INFO: [Synth 8-6157] synthesizing module 'StreamFifoLowLatency' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:3944]
INFO: [Synth 8-6157] synthesizing module 'StreamFifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5478]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifo' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5478]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifoLowLatency' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:3944]
INFO: [Synth 8-6157] synthesizing module 'BmbUpSizerBridge' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:3722]
INFO: [Synth 8-6155] done synthesizing module 'BmbUpSizerBridge' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:3722]
INFO: [Synth 8-6157] synthesizing module 'BmbCcFifo' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:3600]
INFO: [Synth 8-6157] synthesizing module 'StreamFifoCC' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5207]
INFO: [Synth 8-6157] synthesizing module 'BufferCC' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8852]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8852]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8828]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_1' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8828]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8804]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_2' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8804]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifoCC' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5207]
INFO: [Synth 8-6157] synthesizing module 'StreamFifoCC_1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4951]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8780]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_3' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8780]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8756]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_4' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8756]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8732]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_5' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8732]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifoCC_1' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4951]
INFO: [Synth 8-6155] done synthesizing module 'BmbCcFifo' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:3600]
INFO: [Synth 8-6157] synthesizing module 'StreamCCByToggle' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:3514]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4927]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_6' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4927]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4903]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_7' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4903]
INFO: [Synth 8-6155] done synthesizing module 'StreamCCByToggle' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:3514]
INFO: [Synth 8-6157] synthesizing module 'BmbRdCmdGen' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:3111]
INFO: [Synth 8-6155] done synthesizing module 'BmbRdCmdGen' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:3111]
INFO: [Synth 8-6157] synthesizing module 'BufferCC_8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'BufferCC_8' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'Axi4StreamToBmb' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:1873]
INFO: [Synth 8-6157] synthesizing module 'BmbDfiDdr3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:1541]
INFO: [Synth 8-6157] synthesizing module 'DfiController' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2845]
INFO: [Synth 8-6157] synthesizing module 'BmbBridge' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4593]
INFO: [Synth 8-6157] synthesizing module 'BmbAdapter' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8278]
INFO: [Synth 8-6157] synthesizing module 'BmbAligner' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9671]
INFO: [Synth 8-6155] done synthesizing module 'BmbAligner' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9671]
INFO: [Synth 8-6157] synthesizing module 'BmbAlignedSpliter' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9443]
INFO: [Synth 8-6155] done synthesizing module 'BmbAlignedSpliter' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9443]
INFO: [Synth 8-6157] synthesizing module 'BmbToPreTaskPort' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9326]
INFO: [Synth 8-6155] done synthesizing module 'BmbToPreTaskPort' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9326]
INFO: [Synth 8-6157] synthesizing module 'StreamFifoLowLatency_1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9261]
INFO: [Synth 8-6157] synthesizing module 'StreamFifo_1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:10278]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifo_1' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:10278]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifoLowLatency_1' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9261]
INFO: [Synth 8-6157] synthesizing module 'StreamFifoLowLatency_2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9208]
INFO: [Synth 8-6157] synthesizing module 'StreamFifo_2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:10148]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifo_2' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:10148]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifoLowLatency_2' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9208]
INFO: [Synth 8-6157] synthesizing module 'StreamFifoLowLatency_3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9161]
INFO: [Synth 8-6157] synthesizing module 'StreamFifo_3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:10029]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifo_3' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:10029]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifoLowLatency_3' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9161]
INFO: [Synth 8-6155] done synthesizing module 'BmbAdapter' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8278]
INFO: [Synth 8-6157] synthesizing module 'MakeTask' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:6373]
INFO: [Synth 8-6157] synthesizing module 'Refresher' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9120]
INFO: [Synth 8-6155] done synthesizing module 'Refresher' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9120]
INFO: [Synth 8-6155] done synthesizing module 'MakeTask' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:6373]
INFO: [Synth 8-6155] done synthesizing module 'BmbBridge' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4593]
INFO: [Synth 8-6157] synthesizing module 'Control' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4363]
INFO: [Synth 8-6157] synthesizing module 'CmdTxd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:6163]
INFO: [Synth 8-6155] done synthesizing module 'CmdTxd' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:6163]
INFO: [Synth 8-6157] synthesizing module 'WrDataTxd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:6063]
INFO: [Synth 8-6155] done synthesizing module 'WrDataTxd' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:6063]
INFO: [Synth 8-6157] synthesizing module 'RdDataRxd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5881]
INFO: [Synth 8-6157] synthesizing module 'StreamFifoLowLatency_4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9073]
INFO: [Synth 8-6157] synthesizing module 'StreamFifo_4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9908]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifo_4' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9908]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifoLowLatency_4' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9073]
INFO: [Synth 8-6155] done synthesizing module 'RdDataRxd' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5881]
INFO: [Synth 8-6155] done synthesizing module 'Control' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4363]
INFO: [Synth 8-6157] synthesizing module 'Alignment' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4248]
INFO: [Synth 8-6157] synthesizing module 'CAAlignment' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5815]
INFO: [Synth 8-6155] done synthesizing module 'CAAlignment' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5815]
INFO: [Synth 8-6157] synthesizing module 'WrAlignment' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5727]
INFO: [Synth 8-6155] done synthesizing module 'WrAlignment' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5727]
INFO: [Synth 8-6157] synthesizing module 'RdAlignment' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5638]
INFO: [Synth 8-6157] synthesizing module 'StreamFifo_5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8876]
INFO: [Synth 8-6155] done synthesizing module 'StreamFifo_5' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8876]
INFO: [Synth 8-6155] done synthesizing module 'RdAlignment' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5638]
INFO: [Synth 8-6155] done synthesizing module 'Alignment' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4248]
INFO: [Synth 8-6155] done synthesizing module 'DfiController' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2845]
INFO: [Synth 8-6157] synthesizing module 'DfiPhyDdr3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2616]
INFO: [Synth 8-6157] synthesizing module 'Initialize' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:3997]
INFO: [Synth 8-6155] done synthesizing module 'Initialize' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:3997]
INFO: [Synth 8-6157] synthesizing module 'ddr3_dfi_phy' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:25]
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter DQS_TAP_DELAY_INIT bound to: 27 - type: integer 
	Parameter DQ_TAP_DELAY_INIT bound to: 0 - type: integer 
	Parameter TPHY_RDLAT bound to: 5 - type: integer 
	Parameter TPHY_WRLAT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
	Parameter IOSTANDARD bound to: DIFF_SSTL135 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76351]
	Parameter IOSTANDARD bound to: DIFF_SSTL135 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76351]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:95372]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
	Parameter IOSTANDARD bound to: SSTL135 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73877]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 27 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73877]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73864]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73864]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73877]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (0#1) [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:73877]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:78896]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INTERFACE_TYPE bound to: MEMORY - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:78896]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1486]
WARNING: [Synth 8-7071] port 'Q6' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1486]
WARNING: [Synth 8-7071] port 'Q7' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1486]
WARNING: [Synth 8-7071] port 'Q8' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in0' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1486]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in0' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1486]
WARNING: [Synth 8-7071] port 'Q5' of module 'ISERDESE2' is unconnected for instance 'u_serdes_dq_in1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1563]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in1' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1563]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in2' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1640]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in3' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1717]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in4' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1794]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in5' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1871]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in6' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1948]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in7' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2025]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in8' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2102]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in9' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2179]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in10' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2256]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in11' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2333]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in12' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2410]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in13' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2487]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in14' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2564]
WARNING: [Synth 8-7023] instance 'u_serdes_dq_in15' of module 'ISERDESE2' has 28 connections declared, but only 24 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2641]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_dfi_phy' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:25]
WARNING: [Synth 8-689] width (4) of port connection 'dfi_rddata_dnv_o' does not match port width (2) of module 'ddr3_dfi_phy' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2770]
INFO: [Synth 8-6155] done synthesizing module 'DfiPhyDdr3' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2616]
INFO: [Synth 8-6155] done synthesizing module 'BmbDfiDdr3' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:1541]
INFO: [Synth 8-6155] done synthesizing module 'Ddr3AxisTxInterface' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:986]
	Parameter ARP_CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ARP_REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter ARP_REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter ARP_REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v:274]
INFO: [Synth 8-6155] done synthesizing module 'ip_lite' (0#1) [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v:34]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'dac_0' of module 'ofdm_tx_dac_0_0' has 20 connections declared, but only 19 given [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/synth/ofdm_tx.v:150]
WARNING: [Synth 8-7023] instance 'workClockArea_ofdmTx' of module 'ofdm_tx' has 17 connections declared, but only 16 given [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:292]
WARNING: [Synth 8-6014] Unused sequential element ptp_ts_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v:259]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v:413]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_tag_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v:414]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_valid_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v:415]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v:423]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v:436]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v:670]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v:423]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v:436]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v:670]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tdata_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v:290]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tkeep_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v:291]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tuser_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v:292]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tlast_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v:296]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v:379]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v:384]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tdata_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v:297]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tkeep_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v:298]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tuser_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v:299]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tlast_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v:303]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tkeep_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v:383]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tkeep_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v:388]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tkeep_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v:374]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tid_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v:376]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tdest_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v:377]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tkeep_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v:381]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tid_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v:383]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tdest_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v:384]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v:283]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tid_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v:285]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tdest_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v:286]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v:290]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tid_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v:292]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tdest_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v:293]
WARNING: [Synth 8-6014] Unused sequential element busy_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v:176]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v:342]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v:347]
WARNING: [Synth 8-6014] Unused sequential element busy_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v:165]
WARNING: [Synth 8-6014] Unused sequential element s_frame_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v:267]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v:311]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v:358]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v:256]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v:257]
WARNING: [Synth 8-6014] Unused sequential element s_udp_payload_axis_tready_reg_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:521]
WARNING: [Synth 8-3848] Net tx_axis_tkeep in module/entity eth_mac_tx_r does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:62]
WARNING: [Synth 8-6014] Unused sequential element logic_ptr_wentUp_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5614]
WARNING: [Synth 8-6014] Unused sequential element popCC_addressGen_rData_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5389]
WARNING: [Synth 8-6014] Unused sequential element popCC_addressGen_rData_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5127]
WARNING: [Synth 8-6014] Unused sequential element readEnd_regNext_1_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2281]
WARNING: [Synth 8-3848] Net io_output_writeDataToken_valid in module/entity BmbToPreTaskPort does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9354]
WARNING: [Synth 8-3848] Net io_output_writeDataToken_payload_valid in module/entity BmbToPreTaskPort does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9356]
WARNING: [Synth 8-3848] Net io_output_writeDataToken_payload_ready in module/entity BmbToPreTaskPort does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:9357]
WARNING: [Synth 8-6014] Unused sequential element logic_ptr_wentUp_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:10400]
WARNING: [Synth 8-6014] Unused sequential element logic_ptr_wentUp_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:10254]
WARNING: [Synth 8-6014] Unused sequential element logic_ptr_wentUp_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:10124]
WARNING: [Synth 8-3848] Net io_output_writeDataToken_payload_valid in module/entity BmbAdapter does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8308]
WARNING: [Synth 8-3848] Net io_output_writeDataToken_payload_ready in module/entity BmbAdapter does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8309]
WARNING: [Synth 8-3848] Net inputLogic_converter_io_output_writeDataToken_ready in module/entity BmbAdapter does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8320]
WARNING: [Synth 8-6014] Unused sequential element io_cmd_rData_burstLast_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:7729]
WARNING: [Synth 8-6014] Unused sequential element _zz_wrensHistory_0_5_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:6111]
WARNING: [Synth 8-6014] Unused sequential element logic_ptr_wentUp_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:10005]
WARNING: [Synth 8-6014] Unused sequential element _zz_rspPipeline_rdensHistory_0_4_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5980]
WARNING: [Synth 8-6014] Unused sequential element io_inport_tasks_init_last_1_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4500]
WARNING: [Synth 8-6014] Unused sequential element io_inport_tasks_init_address_byte_1_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4501]
WARNING: [Synth 8-6014] Unused sequential element io_inport_tasks_init_address_column_1_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4502]
WARNING: [Synth 8-6014] Unused sequential element io_inport_tasks_init_address_bank_1_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4503]
WARNING: [Synth 8-6014] Unused sequential element io_inport_tasks_init_address_row_1_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4504]
WARNING: [Synth 8-6014] Unused sequential element io_inport_tasks_init_context_1_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4505]
WARNING: [Synth 8-3848] Net io_outport_cke_0 in module/entity Control does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4385]
WARNING: [Synth 8-3848] Net io_outport_odt_0_valid in module/entity Control does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4391]
WARNING: [Synth 8-3848] Net io_outport_wrCs_0_valid in module/entity Control does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4398]
WARNING: [Synth 8-3848] Net io_outport_rdCs_0_valid in module/entity Control does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4404]
WARNING: [Synth 8-3848] Net io_outport_clkDisable_valid in module/entity Control does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4405]
WARNING: [Synth 8-3848] Net io_outport_clkDisable_payload in module/entity Control does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4406]
WARNING: [Synth 8-3848] Net io_outport_lpCtrlReq_valid in module/entity Control does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4407]
WARNING: [Synth 8-6014] Unused sequential element logic_pop_addressGen_rData_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:8996]
WARNING: [Synth 8-6014] Unused sequential element rdDataPhase_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:5711]
WARNING: [Synth 8-6014] Unused sequential element control_regNext_csN_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:4217]
WARNING: [Synth 8-3848] Net m_eth_hdr_valid in module/entity ip_complete_lite does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:62]
WARNING: [Synth 8-3848] Net m_eth_dest_mac in module/entity ip_complete_lite does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:64]
WARNING: [Synth 8-3848] Net m_eth_src_mac in module/entity ip_complete_lite does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:65]
WARNING: [Synth 8-3848] Net m_eth_type in module/entity ip_complete_lite does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:66]
WARNING: [Synth 8-3848] Net rx_eth_hdr_valid in module/entity eth_mac_tx_t does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:398]
WARNING: [Synth 8-3848] Net rx_eth_payload_axis_tdata in module/entity eth_mac_tx_t does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [Synth 8-3848] Net rx_eth_payload_axis_tvalid in module/entity eth_mac_tx_t does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:404]
WARNING: [Synth 8-3848] Net rx_eth_payload_axis_tlast in module/entity eth_mac_tx_t does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:406]
WARNING: [Synth 8-3848] Net rx_eth_payload_axis_tuser in module/entity eth_mac_tx_t does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:407]
WARNING: [Synth 8-3848] Net tx_eth_hdr_ready in module/entity eth_mac_tx_t does not have driver. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:86]
WARNING: [Synth 8-6014] Unused sequential element logic_ptr_wentUp_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:1497]
WARNING: [Synth 8-6014] Unused sequential element logic_pop_addressGen_rData_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:1468]
WARNING: [Synth 8-6014] Unused sequential element cfgStart_reg was removed.  [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:659]
WARNING: [Synth 8-7129] Port io_txCtrl_ready in module AxisTxRateCtrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port pause_req in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[15] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[14] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[13] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[12] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[11] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[10] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[9] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[8] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[7] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[6] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[5] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[4] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[3] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[2] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[1] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[0] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[15] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[14] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[13] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[12] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[11] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[10] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[9] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[8] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[7] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[6] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[5] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[4] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[3] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[2] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[1] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[0] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port arp_response_valid in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[31] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[30] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[29] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[28] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[27] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[26] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[25] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[24] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[23] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[22] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[21] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[20] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[19] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[18] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[17] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[16] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[15] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[14] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[13] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[12] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[11] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[10] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[9] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[8] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[7] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[6] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[5] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[4] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[3] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[2] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[1] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[0] in module ip_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_hdr_valid in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[47] in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[46] in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[45] in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[44] in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[43] in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[42] in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[41] in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[40] in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[39] in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[38] in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[37] in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[36] in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[35] in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[34] in module ip_complete_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_eth_dest_mac[33] in module ip_complete_lite is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1813.434 ; gain = 862.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1813.434 ; gain = 862.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1813.434 ; gain = 862.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1813.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/ofdm_tx_interleaver_2_0_0/ofdm_tx_interleaver_2_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/interleaver_2_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/ofdm_tx_interleaver_2_0_0/ofdm_tx_interleaver_2_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/interleaver_2_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/ofdm_tx_interleaver_1_0_0/ofdm_tx_interleaver_1_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/interleaver_1_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/ofdm_tx_interleaver_1_0_0/ofdm_tx_interleaver_1_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/interleaver_1_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/ofdm_tx_convenc_0_0/ofdm_tx_convenc_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/convenc_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/ofdm_tx_convenc_0_0/ofdm_tx_convenc_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/convenc_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/ofdm_tx_scramler_0_0/ofdm_tx_scramler_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/scramler_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/ofdm_tx_scramler_0_0/ofdm_tx_scramler_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/scramler_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/ofdm_tx_maping_0_0/ofdm_tx_maping_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/maping_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/ofdm_tx_maping_0_0/ofdm_tx_maping_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/maping_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/ofdm_tx_puncture_0_0/ofdm_tx_puncture_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/puncture_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/ofdm_tx_puncture_0_0/ofdm_tx_puncture_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/puncture_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/ofdm_tx_symbol_train_0_0/ofdm_tx_symbol_train_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/symbol_train_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/ofdm_tx_symbol_train_0_0/ofdm_tx_symbol_train_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/symbol_train_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/ofdm_tx_pilot_0_0/ofdm_tx_pilot_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/pilot_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/ofdm_tx_pilot_0_0/ofdm_tx_pilot_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/pilot_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/ofdm_tx_ifft_0_0/ofdm_tx_ifft_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/ifft_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/ofdm_tx_ifft_0_0/ofdm_tx_ifft_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/ifft_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/ofdm_tx_util_vector_logic_0_0/ofdm_tx_util_vector_logic_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/util_vector_logic_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/ofdm_tx_util_vector_logic_0_0/ofdm_tx_util_vector_logic_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/util_vector_logic_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/ofdm_tx_tx_mcu_0_0/ofdm_tx_tx_mcu_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/tx_mcu_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/ofdm_tx_tx_mcu_0_0/ofdm_tx_tx_mcu_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/tx_mcu_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_1_0/ofdm_tx_util_vector_logic_1_0/ofdm_tx_util_vector_logic_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/util_vector_logic_1'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_1_0/ofdm_tx_util_vector_logic_1_0/ofdm_tx_util_vector_logic_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/util_vector_logic_1'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/ofdm_tx_dac_0_0/ofdm_tx_dac_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/dac_0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/ofdm_tx_dac_0_0/ofdm_tx_dac_0_0_in_context.xdc] for cell 'workClockArea_ofdmTx/dac_0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk/pll_clk_in_context.xdc] for cell 'pll_clk_1'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk/pll_clk_in_context.xdc] for cell 'pll_clk_1'
Parsing XDC File [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/UDP_DDR_OFDM.xdc]
Finished Parsing XDC File [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/UDP_DDR_OFDM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/UDP_DDR_OFDM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TxTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TxTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/dac.xdc]
Finished Parsing XDC File [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/dac.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/dac.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TxTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TxTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1833.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1833.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ckN[0]. (constraint file  E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/UDP_DDR_OFDM.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ckP[0]. (constraint file  E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/UDP_DDR_OFDM.xdc, line 90).
Applied set_property KEEP_HIERARCHY = SOFT for workClockArea_ofdmTx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for workClockArea_ofdmTx/interleaver_2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for workClockArea_ofdmTx/interleaver_1_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for workClockArea_ofdmTx/convenc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for workClockArea_ofdmTx/scramler_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for workClockArea_ofdmTx/maping_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for workClockArea_ofdmTx/puncture_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for workClockArea_ofdmTx/symbol_train_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for workClockArea_ofdmTx/pilot_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for workClockArea_ofdmTx/ifft_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for workClockArea_ofdmTx/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for workClockArea_ofdmTx/tx_mcu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for workClockArea_ofdmTx/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for workClockArea_ofdmTx/dac_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pll_clk_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/utils_1/imports/synth_1/ofdm_tx_wrapper.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_tx'
INFO: [Synth 8-802] inferred FSM for state register '_zz_when_BmbRdCmdGen_l49_reg' in module 'BmbRdCmdGen'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_stateReg_reg' in module 'MakeTask'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_lite'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_stateReg_reg' in module 'HarMatch'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_stateReg_reg' in module 'AxisTxRateCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
           STATE_PAYLOAD |                              010 |                              001
         STATE_WAIT_LAST |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
          STATE_PREAMBLE |                              001 |                              001
           STATE_PAYLOAD |                              010 |                              010
              STATE_LAST |                              011 |                              011
               STATE_PAD |                              100 |                              100
               STATE_FCS |                              101 |                              101
               STATE_IFG |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'axis_gmii_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
       STATE_READ_HEADER |                              001 |                              001
         STATE_WAIT_LAST |                              010 |                              100
      STATE_READ_PAYLOAD |                              011 |                              010
 STATE_READ_PAYLOAD_LAST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip_eth_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0001 |                              000
      STATE_WRITE_HEADER |                             0010 |                              001
     STATE_WRITE_PAYLOAD |                             0100 |                              010
STATE_WRITE_PAYLOAD_LAST |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ip_eth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
         STATE_ARP_QUERY |                               01 |                               01
       STATE_WAIT_PACKET |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip'
WARNING: [Synth 8-6430] The Block RAM "arp_cache:/ip_addr_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
       STATE_READ_HEADER |                               01 |                              001
      STATE_READ_PAYLOAD |                               10 |                              010
 STATE_READ_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
      STATE_WRITE_HEADER |                               01 |                              001
     STATE_WRITE_PAYLOAD |                               10 |                              010
STATE_WRITE_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
     StateMachineEnum__1 |                              001 |                              001
     StateMachineEnum__2 |                              010 |                              010
     StateMachineEnum__3 |                              011 |                              011
     StateMachineEnum__4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register '_zz_when_BmbRdCmdGen_l49_reg' using encoding 'sequential' in module 'BmbRdCmdGen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
        fsm_enumDef_idle |                              001 |                              001
fsm_enumDef_prechargeAllCmd |                              010 |                              010
  fsm_enumDef_refreshCmd |                              011 |                              011
fsm_enumDef_refreshReady |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_stateReg_reg' using encoding 'sequential' in module 'MakeTask'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
         STATE_ARP_QUERY |                               01 |                               01
       STATE_WAIT_PACKET |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
      fsm_enumDef_1_idle |                               01 |                               01
      fsm_enumDef_1_head |                               10 |                               10
      fsm_enumDef_1_main |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_stateReg_reg' using encoding 'sequential' in module 'HarMatch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              110 |                              000
*
      fsm_enumDef_2_idle |                              000 |                              001
      fsm_enumDef_2_need |                              001 |                              011
       fsm_enumDef_2_rxd |                              100 |                              100
       fsm_enumDef_2_cfg |                              010 |                              010
       fsm_enumDef_2_txd |                              011 |                              101
     fsm_enumDef_2_end_1 |                              101 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_stateReg_reg' using encoding 'sequential' in module 'AxisTxRateCtrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   36 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 6     
	   2 Input   29 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 24    
	   2 Input   16 Bit       Adders := 26    
	   2 Input   13 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 8     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 7     
	   4 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 7     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 6     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 10    
	   4 Input    7 Bit       Adders := 2     
	   3 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 54    
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 12    
	   3 Input    3 Bit       Adders := 1     
	   4 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 12    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 10    
	   2 Input     12 Bit         XORs := 2     
	   2 Input     11 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 2     
	   3 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 3     
	   3 Input      5 Bit         XORs := 1     
	   3 Input      3 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 205   
	   3 Input      1 Bit         XORs := 44    
	   4 Input      1 Bit         XORs := 20    
	   5 Input      1 Bit         XORs := 20    
	   6 Input      1 Bit         XORs := 20    
	   8 Input      1 Bit         XORs := 14    
	   7 Input      1 Bit         XORs := 12    
	   9 Input      1 Bit         XORs := 10    
	  10 Input      1 Bit         XORs := 6     
	  12 Input      1 Bit         XORs := 6     
	  14 Input      1 Bit         XORs := 4     
	  17 Input      1 Bit         XORs := 8     
	  13 Input      1 Bit         XORs := 4     
	  16 Input      1 Bit         XORs := 12    
	  20 Input      1 Bit         XORs := 8     
	  21 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 10    
	  19 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 4     
	  24 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 4     
	  23 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 4     
+---XORs : 
	               13 Bit    Wide XORs := 48    
+---Registers : 
	               81 Bit    Registers := 1     
	               48 Bit    Registers := 45    
	               38 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 47    
	               29 Bit    Registers := 9     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 92    
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 42    
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 11    
	               10 Bit    Registers := 25    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 75    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 53    
	                4 Bit    Registers := 44    
	                3 Bit    Registers := 27    
	                2 Bit    Registers := 52    
	                1 Bit    Registers := 492   
+---RAMs : 
	              40K Bit	(4096 X 10 bit)          RAMs := 2     
	              40K Bit	(512 X 81 bit)          RAMs := 1     
	              38K Bit	(1024 X 38 bit)          RAMs := 1     
	              24K Bit	(512 X 48 bit)          RAMs := 1     
	              20K Bit	(2048 X 10 bit)          RAMs := 2     
	              16K Bit	(512 X 32 bit)          RAMs := 1     
	              512 Bit	(512 X 1 bit)          RAMs := 1     
	              384 Bit	(8 X 48 bit)          RAMs := 4     
	              256 Bit	(8 X 32 bit)          RAMs := 4     
	              198 Bit	(6 X 33 bit)          RAMs := 1     
	              176 Bit	(16 X 11 bit)          RAMs := 1     
	              128 Bit	(8 X 16 bit)          RAMs := 14    
	              104 Bit	(8 X 13 bit)          RAMs := 2     
	               64 Bit	(8 X 8 bit)          RAMs := 2     
	               48 Bit	(8 X 6 bit)          RAMs := 2     
	               32 Bit	(8 X 4 bit)          RAMs := 4     
	               24 Bit	(8 X 3 bit)          RAMs := 2     
	               16 Bit	(8 X 2 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 23    
	   6 Input   36 Bit        Muxes := 1     
	   3 Input   36 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 23    
	   7 Input   32 Bit        Muxes := 2     
	   2 Input   29 Bit        Muxes := 12    
	   5 Input   28 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 19    
	   5 Input   16 Bit        Muxes := 4     
	  21 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 6     
	   7 Input   16 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 26    
	   2 Input   12 Bit        Muxes := 5     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 13    
	   2 Input    9 Bit        Muxes := 3     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 96    
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 9     
	   7 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 9     
	   7 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 3     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 40    
	   4 Input    4 Bit        Muxes := 2     
	  21 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 17    
	   2 Input    3 Bit        Muxes := 85    
	   7 Input    3 Bit        Muxes := 12    
	  21 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 17    
	  38 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 10    
	  11 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	  17 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 82    
	   4 Input    2 Bit        Muxes := 15    
	  22 Input    2 Bit        Muxes := 2     
	  10 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 643   
	   3 Input    1 Bit        Muxes := 25    
	   7 Input    1 Bit        Muxes := 36    
	  21 Input    1 Bit        Muxes := 50    
	   5 Input    1 Bit        Muxes := 73    
	   4 Input    1 Bit        Muxes := 94    
	   8 Input    1 Bit        Muxes := 22    
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ddr3_dfi_phy_0/initCtrlReg_address_reg' and it is trimmed from '15' to '14' bits. [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2788]
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\workClockArea_ethMacRx/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst/ip_addr_mem_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "udp_checksum_gen_inst/payload_fifo/mem_reg" due to constant propagation. Old ram width 10 bits, new ram width 2 bits.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "axi4StreamToBmb_1/adapter_bmbCCDomain/io_output_rsp_queue/ram_reg" due to constant propagation. Old ram width 38 bits, new ram width 37 bits.
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[28]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[27]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[26]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[25]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[24]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[23]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[22]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[21]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[20]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[19]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[18]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[17]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[16]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[15]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[14]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[13]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[12]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[11]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[10]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[9]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[8]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[7]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[6]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[5]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[4]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[3]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[2]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[1]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/cmdAddress_rData_address_reg[0]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[31]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[30]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[29]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[28]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[27]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[26]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[25]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[24]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[23]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[22]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[21]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[20]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[19]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[18]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[17]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[16]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[15]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[14]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[13]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[12]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[11]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[10]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[9]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[8]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[7]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[6]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[5]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[4]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[3]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[2]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[1]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1_io_output_writeData_rData_data_reg[0]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_cmd_fifo/fifo/logic_ram_spinal_port1_reg[48]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_cmd_fifo/fifo/logic_ram_spinal_port1_reg[1]) is unused and will be removed from module Ddr3AxisTxInterface.
WARNING: [Synth 8-3332] Sequential element (ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[2]) is unused and will be removed from module udp_complete_lite.
WARNING: [Synth 8-3332] Sequential element (ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[1]) is unused and will be removed from module udp_complete_lite.
WARNING: [Synth 8-3332] Sequential element (ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[0]) is unused and will be removed from module udp_complete_lite.
WARNING: [Synth 8-3332] Sequential element (udp_inst/udp_ip_rx_inst/FSM_sequential_state_reg_reg[1]) is unused and will be removed from module udp_complete_lite.
WARNING: [Synth 8-3332] Sequential element (udp_inst/udp_ip_rx_inst/FSM_sequential_state_reg_reg[0]) is unused and will be removed from module udp_complete_lite.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:03 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------+-------------------------------------+---------------+----------------+
|Module Name      | RTL Object                          | Depth x Width | Implemented As | 
+-----------------+-------------------------------------+---------------+----------------+
|ip_complete      | ip_inst/ip_eth_tx_inst/hdr_sum_next | 32x1          | LUT            | 
|ip_complete_lite | ip_inst/ip_eth_tx_inst/hdr_sum_next | 32x1          | LUT            | 
+-----------------+-------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                           | RTL Object                                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst                                    | tx_fifo/fifo_inst/mem_reg                                         | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst                                    | rx_fifo/fifo_inst/mem_reg                                         | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\workClockArea_ethMacRx/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | ip_addr_mem_reg                                                   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\workClockArea_ethMacRx/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | mac_addr_mem_reg                                                  | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\workClockArea_ethMacRx/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/payload_fifo/mem_reg                        | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|workClockArea_ddr3AxisTxIf                                                            | axi4StreamToBmb_1/adapter_bmbCCDomain/io_input_cmd_queue/ram_reg  | 512 x 81(NO_CHANGE)    | W |   | 512 x 81(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|workClockArea_ddr3AxisTxIf                                                            | axi4StreamToBmb_1/adapter_bmbCCDomain/io_output_rsp_queue/ram_reg | 1 K x 38(NO_CHANGE)    | W |   | 1 K x 38(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg               | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                           | RTL Object                                                                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\workClockArea_ethMacRx/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | valid_mem_reg                                                                                                                 | Implied        | 512 x 1              | RAM128X1D x 4  | 
|\workClockArea_ethMacRx/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_length_mem_reg                                                                                      | Implied        | 8 x 16               | RAM32M x 3     | 
|\workClockArea_ethMacRx/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_checksum_mem_reg                                                                                    | Implied        | 8 x 16               | RAM32M x 3     | 
|workClockArea_ddr3AxisTxIf                                                            | axi4StreamToBmb_1/io_axiIn_fifo/fifo/logic_ram_reg                                                                            | User Attribute | 128 x 10             | RAM64M x 8     | 
|workClockArea_ddr3AxisTxIf                                                            | bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_rsp_fifo/fifo/logic_ram_reg                | User Attribute | 64 x 51              | RAM64M x 17    | 
|workClockArea_ddr3AxisTxIf                                                            | bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/banksRow_reg                                           | User Attribute | 8 x 15               | RAM32M x 3     | 
|workClockArea_ddr3AxisTxIf                                                            | bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_cmd_fifo/fifo/logic_ram_reg                | User Attribute | 64 x 51              | RAM64M x 17    | 
|workClockArea_ddr3AxisTxIf                                                            | bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_writeData_fifo/fifo/logic_ram_reg          | User Attribute | 64 x 36              | RAM64M x 12    | 
|workClockArea_ddr3AxisTxIf                                                            | bmbClockArea_bmbDfiDdr3/clockArea_dfiController/control_1/radata_rddatarxd/rspPipeline_input_toStream_fifo/fifo/logic_ram_reg | User Attribute | 4 x 19               | RAM32M x 4     | 
|workClockArea_ddr3AxisTxIf                                                            | bmbClockArea_bmbDfiDdr3/clockArea_dfiController/alignment_1/rdAlignment_1/rdDataFifos_0_rdDataFifo/logic_ram_reg              | Implied        | 8 x 33               | RAM32M x 6     | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/udp_length_mem_reg                                                                             | Implied        | 8 x 16               | RAM32M x 3     | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/ip_ttl_mem_reg                                                                                 | Implied        | 8 x 8                | RAM32M x 2     | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg                                                                           | Implied        | 8 x 32               | RAM32M x 6     | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg                                                                             | Implied        | 8 x 32               | RAM32M x 6     | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg                                                                        | Implied        | 8 x 16               | RAM32M x 3     | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/udp_dest_port_mem_reg                                                                          | Implied        | 8 x 16               | RAM32M x 3     | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/udp_checksum_mem_reg                                                                           | Implied        | 8 x 16               | RAM32M x 3     | 
|TxTop                                                                                 | workClockArea_harMatch/io_signalIn_fifo/logic_ram_reg                                                                         | Implied        | 16 x 11              | RAM32M x 2     | 
|TxTop                                                                                 | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg                                                                          | User Attribute | 4 K x 10             | RAM64M x 132   | 
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:14 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                           | RTL Object                                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst                                    | tx_fifo/fifo_inst/mem_reg                                         | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst                                    | rx_fifo/fifo_inst/mem_reg                                         | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\workClockArea_ethMacRx/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | ip_addr_mem_reg                                                   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\workClockArea_ethMacRx/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | mac_addr_mem_reg                                                  | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\workClockArea_ethMacRx/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/payload_fifo/mem_reg                        | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|workClockArea_ddr3AxisTxIf                                                            | axi4StreamToBmb_1/adapter_bmbCCDomain/io_input_cmd_queue/ram_reg  | 512 x 81(NO_CHANGE)    | W |   | 512 x 81(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|workClockArea_ddr3AxisTxIf                                                            | axi4StreamToBmb_1/adapter_bmbCCDomain/io_output_rsp_queue/ram_reg | 1 K x 38(NO_CHANGE)    | W |   | 1 K x 38(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg               | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                           | RTL Object                                                                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\workClockArea_ethMacRx/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | valid_mem_reg                                                                                                                 | Implied        | 512 x 1              | RAM128X1D x 4  | 
|\workClockArea_ethMacRx/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_length_mem_reg                                                                                      | Implied        | 8 x 16               | RAM32M x 3     | 
|\workClockArea_ethMacRx/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_checksum_mem_reg                                                                                    | Implied        | 8 x 16               | RAM32M x 3     | 
|workClockArea_ddr3AxisTxIf                                                            | axi4StreamToBmb_1/io_axiIn_fifo/fifo/logic_ram_reg                                                                            | User Attribute | 128 x 10             | RAM64M x 8     | 
|workClockArea_ddr3AxisTxIf                                                            | bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_rsp_fifo/fifo/logic_ram_reg                | User Attribute | 64 x 51              | RAM64M x 17    | 
|workClockArea_ddr3AxisTxIf                                                            | bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/maketask_1/banksRow_reg                                           | User Attribute | 8 x 15               | RAM32M x 3     | 
|workClockArea_ddr3AxisTxIf                                                            | bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_cmd_fifo/fifo/logic_ram_reg                | User Attribute | 64 x 51              | RAM64M x 17    | 
|workClockArea_ddr3AxisTxIf                                                            | bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_writeData_fifo/fifo/logic_ram_reg          | User Attribute | 64 x 36              | RAM64M x 12    | 
|workClockArea_ddr3AxisTxIf                                                            | bmbClockArea_bmbDfiDdr3/clockArea_dfiController/control_1/radata_rddatarxd/rspPipeline_input_toStream_fifo/fifo/logic_ram_reg | User Attribute | 4 x 19               | RAM32M x 4     | 
|workClockArea_ddr3AxisTxIf                                                            | bmbClockArea_bmbDfiDdr3/clockArea_dfiController/alignment_1/rdAlignment_1/rdDataFifos_0_rdDataFifo/logic_ram_reg              | Implied        | 8 x 33               | RAM32M x 6     | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/udp_length_mem_reg                                                                             | Implied        | 8 x 16               | RAM32M x 3     | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/ip_ttl_mem_reg                                                                                 | Implied        | 8 x 8                | RAM32M x 2     | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg                                                                           | Implied        | 8 x 32               | RAM32M x 6     | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg                                                                             | Implied        | 8 x 32               | RAM32M x 6     | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg                                                                        | Implied        | 8 x 16               | RAM32M x 3     | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/udp_dest_port_mem_reg                                                                          | Implied        | 8 x 16               | RAM32M x 3     | 
|\workClockArea_ethMacTx/udp_complete__lite_inst                                       | udp_inst/udp_checksum_gen_inst/udp_checksum_mem_reg                                                                           | Implied        | 8 x 16               | RAM32M x 3     | 
|TxTop                                                                                 | workClockArea_harMatch/io_signalIn_fifo/logic_ram_reg                                                                         | Implied        | 16 x 11              | RAM32M x 2     | 
|TxTop                                                                                 | workClockArea_axisTxRateCtrl/fifo/fifo/logic_ram_reg                                                                          | User Attribute | 4 K x 10             | RAM64M x 132   | 
+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_1509) is unused and will be removed from module TxTop.
WARNING: [Synth 8-3332] Sequential element (i_1510) is unused and will be removed from module TxTop.
WARNING: [Synth 8-3332] Sequential element (i_1511) is unused and will be removed from module TxTop.
WARNING: [Synth 8-3332] Sequential element (i_1518) is unused and will be removed from module TxTop.
WARNING: [Synth 8-3332] Sequential element (i_1519) is unused and will be removed from module TxTop.
WARNING: [Synth 8-3332] Sequential element (i_1520) is unused and will be removed from module TxTop.
WARNING: [Synth 8-3332] Sequential element (workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_cmd_fifo/fifo/logic_ram_spinal_port1_reg[4]) is unused and will be removed from module TxTop.
WARNING: [Synth 8-3332] Sequential element (workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_cmd_fifo/fifo/logic_ram_spinal_port1_reg[3]) is unused and will be removed from module TxTop.
WARNING: [Synth 8-3332] Sequential element (workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/io_output_cmd_fifo/fifo/logic_ram_spinal_port1_reg[2]) is unused and will be removed from module TxTop.
INFO: [Synth 8-7052] The timing for the instance workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_input_cmd_queue/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_input_cmd_queue/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance workClockArea_ddr3AxisTxIf/axi4StreamToBmb_1/adapter_bmbCCDomain/io_output_rsp_queue/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:01:19 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:01:25 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:01:25 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:01:26 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:01:26 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:01:26 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:01:26 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |ofdm_tx_convenc_0_0           |         1|
|2     |ofdm_tx_dac_0_0               |         1|
|3     |ofdm_tx_ifft_0_0              |         1|
|4     |ofdm_tx_interleaver_1_0_0     |         1|
|5     |ofdm_tx_interleaver_2_0_0     |         1|
|6     |ofdm_tx_maping_0_0            |         1|
|7     |ofdm_tx_pilot_0_0             |         1|
|8     |ofdm_tx_puncture_0_0          |         1|
|9     |ofdm_tx_scramler_0_0          |         1|
|10    |ofdm_tx_symbol_train_0_0      |         1|
|11    |ofdm_tx_tx_mcu_0_0            |         1|
|12    |ofdm_tx_util_vector_logic_0_0 |         1|
|13    |ofdm_tx_util_vector_logic_1_0 |         1|
|14    |pll_clk                       |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |ofdm_tx_convenc_0           |     1|
|2     |ofdm_tx_dac_0               |     1|
|3     |ofdm_tx_ifft_0              |     1|
|4     |ofdm_tx_interleaver_1_0     |     1|
|5     |ofdm_tx_interleaver_2_0     |     1|
|6     |ofdm_tx_maping_0            |     1|
|7     |ofdm_tx_pilot_0             |     1|
|8     |ofdm_tx_puncture_0          |     1|
|9     |ofdm_tx_scramler_0          |     1|
|10    |ofdm_tx_symbol_train_0      |     1|
|11    |ofdm_tx_tx_mcu_0            |     1|
|12    |ofdm_tx_util_vector_logic_0 |     1|
|13    |ofdm_tx_util_vector_logic_1 |     1|
|14    |pll_clk                     |     1|
|15    |BUFIO                       |     1|
|16    |BUFR                        |     1|
|17    |CARRY4                      |   313|
|18    |IDDR                        |     5|
|19    |IDELAYCTRL                  |     1|
|20    |IDELAYE2                    |    18|
|22    |ISERDESE2                   |    16|
|23    |LUT1                        |   299|
|24    |LUT2                        |   586|
|25    |LUT3                        |   771|
|26    |LUT4                        |   538|
|27    |LUT5                        |   725|
|28    |LUT6                        |  1077|
|29    |MUXF7                       |    39|
|30    |ODDR                        |     6|
|31    |OSERDESE2                   |    20|
|32    |RAM128X1D                   |     4|
|33    |RAM32M                      |    26|
|34    |RAM32X1D                    |     1|
|35    |RAM64M                      |   150|
|36    |RAMB18E1                    |     5|
|40    |RAMB36E1                    |     6|
|45    |FDCE                        |   597|
|46    |FDPE                        |    42|
|47    |FDRE                        |  3674|
|48    |FDSE                        |   119|
|49    |IBUF                        |     8|
|50    |IOBUF                       |    16|
|51    |IOBUFDS                     |     2|
|52    |OBUF                        |    50|
|53    |OBUFDS                      |     1|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:01:26 . Memory (MB): peak = 1833.484 ; gain = 882.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 465 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:01:21 . Memory (MB): peak = 1833.484 ; gain = 862.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:01:26 . Memory (MB): peak = 1833.484 ; gain = 882.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1833.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 609 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1833.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 200 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 26 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 150 instances

Synth Design complete | Checksum: cdae50ee
INFO: [Common 17-83] Releasing license: Synthesis
284 Infos, 443 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:35 . Memory (MB): peak = 1833.484 ; gain = 1334.012
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/TxTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TxTop_utilization_synth.rpt -pb TxTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 19:37:21 2024...
