Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Sep 25 03:33:49 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file reports/timing_hls.rpt
| Design       : myproject
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 259 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 90 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.036       -0.087                      3               103543        0.062        0.000                      0               103543        2.100        0.000                       0                 44397  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.036       -0.087                      3               103543        0.062        0.000                      0               103543        2.100        0.000                       0                 44397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            3  Failing Endpoints,  Worst Slack       -0.036ns,  Total Violation       -0.087ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/trunc_ln708_651_reg_979846_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.487ns (32.305%)  route 3.116ns (67.695%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 8.880 - 5.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU28                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=44408, routed)       1.618     4.611    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/ap_clk_IBUF_BUFG
    SLICE_X22Y179        FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/trunc_ln708_651_reg_979846_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y179        FDRE (Prop_fdre_C_Q)         0.259     4.870 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/trunc_ln708_651_reg_979846_reg[2]/Q
                         net (fo=7, routed)           1.039     5.909    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/trunc_ln708_651_reg_979846[2]
    SLICE_X47Y202        LUT3 (Prop_lut3_I1_O)        0.052     5.961 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400[7]_i_19/O
                         net (fo=2, routed)           0.367     6.328    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400[7]_i_19_n_0
    SLICE_X47Y202        LUT4 (Prop_lut4_I3_O)        0.132     6.460 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400[7]_i_22/O
                         net (fo=1, routed)           0.000     6.460    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400[7]_i_22_n_0
    SLICE_X47Y202        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.653 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.653    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400_reg[7]_i_11_n_0
    SLICE_X47Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.706 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.706    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400_reg[11]_i_11_n_0
    SLICE_X47Y204        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.817 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400_reg[15]_i_12/O[0]
                         net (fo=2, routed)           1.213     8.029    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400_reg[15]_i_12_n_7
    SLICE_X70Y200        LUT3 (Prop_lut3_I2_O)        0.132     8.161 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400[11]_i_4/O
                         net (fo=2, routed)           0.497     8.659    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400[11]_i_4_n_0
    SLICE_X70Y200        LUT4 (Prop_lut4_I3_O)        0.134     8.793 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400[11]_i_8/O
                         net (fo=1, routed)           0.000     8.793    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400[11]_i_8_n_0
    SLICE_X70Y200        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.049 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.049    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400_reg[11]_i_1_n_0
    SLICE_X70Y201        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.214 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.214    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_fu_973303_p2[13]
    SLICE_X70Y201        FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AU28                                              0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     5.521 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     7.666    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.749 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=44408, routed)       1.131     8.880    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/ap_clk_IBUF_BUFG
    SLICE_X70Y201        FDRE                                         r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400_reg[13]/C
                         clock pessimism              0.256     9.137    
                         clock uncertainty           -0.035     9.101    
    SLICE_X70Y201        FDRE (Setup_fdre_C_D)        0.076     9.177    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/add_ln703_1119_reg_981400_reg[13]
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                 -0.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233/data_22_V_read_int_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233/trunc_ln708_48_reg_32204_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.192ns (42.415%)  route 0.261ns (57.585%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU28                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=44408, routed)       0.635     1.862    grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233/ap_clk_IBUF_BUFG
    SLICE_X72Y344        FDRE                                         r  grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233/data_22_V_read_int_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y344        FDRE (Prop_fdre_C_Q)         0.118     1.980 r  grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233/data_22_V_read_int_reg_reg[7]/Q
                         net (fo=17, routed)          0.261     2.241    grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233/sext_ln1118_123_fu_29594_p1[10]
    SLICE_X72Y354        LUT2 (Prop_lut2_I0_O)        0.028     2.269 r  grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233/trunc_ln708_48_reg_32204[1]_i_2/O
                         net (fo=1, routed)           0.000     2.269    grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233/trunc_ln708_48_reg_32204[1]_i_2_n_0
    SLICE_X72Y354        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.315 r  grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233/trunc_ln708_48_reg_32204_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.315    grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233/add_ln1118_10_fu_29670_p2[7]
    SLICE_X72Y354        FDRE                                         r  grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233/trunc_ln708_48_reg_32204_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU28                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=44408, routed)       0.962     2.432    grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233/ap_clk_IBUF_BUFG
    SLICE_X72Y354        FDRE                                         r  grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233/trunc_ln708_48_reg_32204_reg[1]/C
                         clock pessimism             -0.270     2.161    
    SLICE_X72Y354        FDRE (Hold_fdre_C_D)         0.092     2.253    grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233/trunc_ln708_48_reg_32204_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228      DSP48_X6Y68    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227/mul_ln1118_358_fu_1137_p2/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X35Y286  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_123/sext_ln203_517_reg_1690679_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X99Y263  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_123/mult_608_V_reg_1690059_reg[6]/C



