Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\KANG Jian\Desktop\color_filter_testing\prj_ise\color_test\ipcore_dir\glb_clk_src.v" into library work
Parsing module <glb_clk_src>.
Analyzing Verilog file "C:\Users\KANG Jian\Desktop\color_filter_testing\src_ISE\syn_block.v" into library work
Parsing module <syn_block>.
Analyzing Verilog file "C:\Users\KANG Jian\Desktop\color_filter_testing\src_ISE\prbs_any.v" into library work
Parsing module <PRBS_ANY>.
Analyzing Verilog file "C:\Users\KANG Jian\Desktop\color_filter_testing\src_ISE\reset.v" into library work
Parsing module <reset>.
Analyzing Verilog file "C:\Users\KANG Jian\Desktop\color_filter_testing\src_ISE\para_to_serial.v" into library work
Parsing module <para_to_serial>.
Analyzing Verilog file "C:\Users\KANG Jian\Desktop\color_filter_testing\src_ISE\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\KANG Jian\Desktop\color_filter_testing\src_ISE\data_gen.v" into library work
Parsing module <data_gen>.
Analyzing Verilog file "C:\Users\KANG Jian\Desktop\color_filter_testing\src_ISE\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <glb_clk_src>.

Elaborating module <BUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="HIGH",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=20,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=100,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=10,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\KANG Jian\Desktop\color_filter_testing\prj_ise\color_test\ipcore_dir\glb_clk_src.v" Line 121: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\KANG Jian\Desktop\color_filter_testing\prj_ise\color_test\ipcore_dir\glb_clk_src.v" Line 122: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\KANG Jian\Desktop\color_filter_testing\prj_ise\color_test\ipcore_dir\glb_clk_src.v" Line 123: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\KANG Jian\Desktop\color_filter_testing\prj_ise\color_test\ipcore_dir\glb_clk_src.v" Line 124: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <reset>.

Elaborating module <syn_block>.

Elaborating module <FDRE(INIT=1'b0)>.

Elaborating module <debounce(CLK_PERIOD=100)>.

Elaborating module <data_gen(PRBS_LENGTH=20,INV_PATTERN=1,POLY_LENGHT=9,POLY_TAP=5)>.

Elaborating module <PRBS_ANY(CHK_MODE=0,INV_PATTERN=1,POLY_LENGHT=9,POLY_TAP=5,NBITS=10)>.

Elaborating module <para_to_serial>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\KANG Jian\Desktop\color_filter_testing\src_ISE\top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <glb_clk_src>.
    Related source file is "C:\Users\KANG Jian\Desktop\color_filter_testing\prj_ise\color_test\ipcore_dir\glb_clk_src.v".
    Summary:
	no macro.
Unit <glb_clk_src> synthesized.

Synthesizing Unit <reset>.
    Related source file is "C:\Users\KANG Jian\Desktop\color_filter_testing\src_ISE\reset.v".
    Found 1-bit register for signal <reset_sync>.
    Found 1-bit register for signal <dcm_locked_sync_pre>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <reset> synthesized.

Synthesizing Unit <syn_block>.
    Related source file is "C:\Users\KANG Jian\Desktop\color_filter_testing\src_ISE\syn_block.v".
        INITIALISE = 1'b0
        DEPTH = 5
    Set property "dont_touch = yes".
    Set property "ASYNC_REG = TRUE" for instance <data_sync_reg0>.
    Set property "ASYNC_REG = TRUE" for instance <data_sync_reg1>.
    Set property "ASYNC_REG = TRUE" for instance <data_sync_reg2>.
    Set property "ASYNC_REG = TRUE" for instance <data_sync_reg3>.
    Set property "ASYNC_REG = TRUE" for instance <data_sync_reg4>.
    Summary:
	no macro.
Unit <syn_block> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\KANG Jian\Desktop\color_filter_testing\src_ISE\debounce.v".
        CLK_PERIOD = 100
    Found 1-bit register for signal <key_rst_pre>.
    Found 1-bit register for signal <counter_on>.
    Found 18-bit register for signal <counter>.
    Found 1-bit register for signal <key_sec>.
    Found 1-bit register for signal <key_rst>.
    Found 18-bit adder for signal <counter[17]_GND_8_o_add_3_OUT> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <data_gen>.
    Related source file is "C:\Users\KANG Jian\Desktop\color_filter_testing\src_ISE\data_gen.v".
        PRBS_LENGTH = 20
        INV_PATTERN = 1
        POLY_LENGHT = 9
        POLY_TAP = 5
    Found 5-bit register for signal <counter_reg>.
    Found 3-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <counter_reg[4]_GND_9_o_add_11_OUT> created at line 113.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <data_gen> synthesized.

Synthesizing Unit <PRBS_ANY>.
    Related source file is "C:\Users\KANG Jian\Desktop\color_filter_testing\src_ISE\prbs_any.v".
        CHK_MODE = 0
        INV_PATTERN = 1
        POLY_LENGHT = 9
        POLY_TAP = 5
        NBITS = 10
    Found 10-bit register for signal <DATA_OUT>.
    Found 9-bit register for signal <prbs_reg>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <PRBS_ANY> synthesized.

Synthesizing Unit <para_to_serial>.
    Related source file is "C:\Users\KANG Jian\Desktop\color_filter_testing\src_ISE\para_to_serial.v".
    Found 10-bit register for signal <para_reg>.
    Found 4-bit register for signal <counter>.
    Found 4-bit adder for signal <counter[3]_GND_11_o_add_2_OUT> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <para_to_serial> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 18-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 12
 1-bit register                                        : 6
 10-bit register                                       : 2
 18-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
 9-bit register                                        : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1
# Xors                                                 : 20
 1-bit xor2                                            : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <data_gen>.
The following registers are absorbed into counter <counter_reg>: 1 register on signal <counter_reg>.
Unit <data_gen> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <para_to_serial>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <para_to_serial> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 18-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 40
 Flip-Flops                                            : 40
# Multiplexers                                         : 1
 10-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1
# Xors                                                 : 20
 1-bit xor2                                            : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <data_gen_inst/FSM_0> on signal <state_reg[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
 011   | 11
-------------------
INFO:Xst:1901 - Instance glb_clk_src_inst/pll_base_inst in unit glb_clk_src_inst/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <top> ...

Optimizing unit <debounce> ...

Optimizing unit <data_gen> ...

Optimizing unit <PRBS_ANY> ...

Optimizing unit <para_to_serial> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.
FlipFlop data_gen_inst/state_reg_FSM_FFd1 has been replicated 1 time(s)
FlipFlop data_gen_inst/state_reg_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 145
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 17
#      LUT2                        : 4
#      LUT3                        : 1
#      LUT4                        : 7
#      LUT5                        : 66
#      LUT6                        : 12
#      MUXCY                       : 17
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 71
#      FD                          : 52
#      FDR                         : 14
#      FDRE                        : 5
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 4
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 1
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              71  out of  11440     0%  
 Number of Slice LUTs:                  108  out of   5720     1%  
    Number used as Logic:               108  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    118
   Number with an unused Flip Flop:      47  out of    118    39%  
   Number with an unused LUT:            10  out of    118     8%  
   Number of fully used LUT-FF pairs:    61  out of    118    51%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    186     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+------------------------+-------+
Clock Signal                          | Clock buffer(FF name)  | Load  |
--------------------------------------+------------------------+-------+
glb_clk_src_inst/pll_base_inst/CLKOUT0| BUFG                   | 57    |
glb_clk_src_inst/pll_base_inst/CLKOUT1| BUFG                   | 14    |
--------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.069ns (Maximum Frequency: 245.761MHz)
   Minimum input arrival time before clock: 2.658ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'glb_clk_src_inst/pll_base_inst/CLKOUT0'
  Clock period: 4.069ns (frequency: 245.761MHz)
  Total number of paths / destination ports: 872 / 59
-------------------------------------------------------------------------
Delay:               4.069ns (Levels of Logic = 2)
  Source:            data_gen_inst/counter_reg_4 (FF)
  Destination:       data_gen_inst/PRBS_GENERATE/DATA_OUT_9 (FF)
  Source Clock:      glb_clk_src_inst/pll_base_inst/CLKOUT0 rising
  Destination Clock: glb_clk_src_inst/pll_base_inst/CLKOUT0 rising

  Data Path: data_gen_inst/counter_reg_4 to data_gen_inst/PRBS_GENERATE/DATA_OUT_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.271  data_gen_inst/counter_reg_4 (data_gen_inst/counter_reg_4)
     LUT5:I0->O           19   0.254   1.691  data_gen_inst/Mmux_prbs_send_enable11_cepot (data_gen_inst/Mmux_prbs_send_enable11_cepot)
     LUT5:I0->O            1   0.254   0.000  data_gen_inst/PRBS_GENERATE/DATA_OUT_8_rstpot (data_gen_inst/PRBS_GENERATE/DATA_OUT_8_rstpot)
     FD:D                      0.074          data_gen_inst/PRBS_GENERATE/DATA_OUT_8
    ----------------------------------------
    Total                      4.069ns (1.107ns logic, 2.962ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'glb_clk_src_inst/pll_base_inst/CLKOUT1'
  Clock period: 3.157ns (frequency: 316.756MHz)
  Total number of paths / destination ports: 61 / 14
-------------------------------------------------------------------------
Delay:               3.157ns (Levels of Logic = 2)
  Source:            para_to_serial_inst/counter_3 (FF)
  Destination:       para_to_serial_inst/para_reg_9 (FF)
  Source Clock:      glb_clk_src_inst/pll_base_inst/CLKOUT1 rising
  Destination Clock: glb_clk_src_inst/pll_base_inst/CLKOUT1 rising

  Data Path: para_to_serial_inst/counter_3 to para_to_serial_inst/para_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.042  para_to_serial_inst/counter_3 (para_to_serial_inst/counter_3)
     LUT4:I0->O           10   0.254   1.008  para_to_serial_inst/counter[3]_PWR_11_o_equal_2_o<3>1 (para_to_serial_inst/counter[3]_PWR_11_o_equal_2_o)
     LUT5:I4->O            1   0.254   0.000  para_to_serial_inst/Mmux_para_reg[8]_para_in[9]_mux_4_OUT101 (para_to_serial_inst/para_reg[8]_para_in[9]_mux_4_OUT<9>)
     FDR:D                     0.074          para_to_serial_inst/para_reg_9
    ----------------------------------------
    Total                      3.157ns (1.107ns logic, 2.050ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'glb_clk_src_inst/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.658ns (Levels of Logic = 2)
  Source:            send_enable_button (PAD)
  Destination:       debounce_inst_send_enable/key_sec (FF)
  Destination Clock: glb_clk_src_inst/pll_base_inst/CLKOUT0 rising

  Data Path: send_enable_button to debounce_inst_send_enable/key_sec
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   1.002  send_enable_button_IBUF (send_enable_button_IBUF)
     LUT4:I0->O            1   0.254   0.000  debounce_inst_send_enable/key_sec_rstpot (debounce_inst_send_enable/key_sec_rstpot)
     FD:D                      0.074          debounce_inst_send_enable/key_sec
    ----------------------------------------
    Total                      2.658ns (1.656ns logic, 1.002ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'glb_clk_src_inst/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            para_to_serial_inst/para_reg_9 (FF)
  Destination:       signal_output (PAD)
  Source Clock:      glb_clk_src_inst/pll_base_inst/CLKOUT1 rising

  Data Path: para_to_serial_inst/para_reg_9 to signal_output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.681  para_to_serial_inst/para_reg_9 (para_to_serial_inst/para_reg_9)
     OBUF:I->O                 2.912          signal_output_OBUF (signal_output)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock glb_clk_src_inst/pll_base_inst/CLKOUT0
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
glb_clk_src_inst/pll_base_inst/CLKOUT0|    4.069|         |         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock glb_clk_src_inst/pll_base_inst/CLKOUT1
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
glb_clk_src_inst/pll_base_inst/CLKOUT0|    2.870|         |         |         |
glb_clk_src_inst/pll_base_inst/CLKOUT1|    3.157|         |         |         |
--------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.09 secs
 
--> 

Total memory usage is 4510248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

