
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004309                       # Number of seconds simulated (Second)
simTicks                                   4308930500                       # Number of ticks simulated (Tick)
finalTick                                442049750500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     11.16                       # Real time elapsed on the host (Second)
hostTickRate                                386173260                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     781256                       # Number of bytes of host memory used (Byte)
simInsts                                      5519849                       # Number of instructions simulated (Count)
simOps                                        5523559                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   494695                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     495028                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          8617861                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.561249                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.640513                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch            9      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        214826     30.12%     30.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       213727     29.96%     60.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     60.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       239289     33.55%     93.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        42623      5.98%     99.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         2783      0.39%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         713257                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            4      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        21804     27.69%     27.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        20703     26.29%     53.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     53.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        28332     35.98%     89.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         7031      8.93%     98.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          861      1.09%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         78735                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            5      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         2692      2.29%      2.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        57776     49.10%     51.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     51.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        40294     34.24%     85.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        15248     12.96%     98.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1650      1.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       117665                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            5      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       193022     30.42%     30.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       193024     30.42%     60.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     60.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       210957     33.25%     94.09% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        35592      5.61%     99.70% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.70% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         1922      0.30%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       634522                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            5      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         2692      2.29%      2.29% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        57776     49.10%     51.39% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     51.39% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        40294     34.24%     85.64% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        15248     12.96%     98.60% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.60% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1650      1.40%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       117665                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       128451     18.01%     18.01% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       367449     51.52%     69.53% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       214826     30.12%     99.65% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         2531      0.35%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       713257                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        12639     47.89%     47.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        13745     52.08%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            7      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        26391                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            239298                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       120267                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            117665                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           3291                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       103970                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         13695                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               713257                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               100511                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  433379                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.607606                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3495                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            2783                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               2531                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              252                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            9      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       214826     30.12%     30.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       213727     29.96%     60.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     60.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       239289     33.55%     93.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        42623      5.98%     99.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         2783      0.39%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       713257                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            9      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       211527     75.58%     75.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         2573      0.92%     76.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     76.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        60272     21.54%     98.04% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         2714      0.97%     99.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         2783      0.99%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        279878                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        57776     57.48%     57.48% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     57.48% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        27976     27.83%     85.32% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        14759     14.68%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       100511                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        57776     57.48%     57.48% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     57.48% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        27976     27.83%     85.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        14759     14.68%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       100511                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         2783                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         2531                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          252                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          762                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         4433                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               235531                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 235529                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              42507                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 193022                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              190330                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              2692                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts              5519849                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                5523559                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.561249                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.640513                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            5      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      2745074     49.70%     49.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        25381      0.46%     50.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     50.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       108300      1.96%     52.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        13393      0.24%     52.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       115520      2.09%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult        43320      0.78%     55.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc       144400      2.61%     57.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     57.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc        21660      0.39%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     58.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      1277751     23.13%     81.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       837773     15.17%     96.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       179078      3.24%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          672      0.01%     99.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad         4156      0.08%     99.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore         4156      0.08%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig         2920      0.05%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      5523559                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        2154540                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2154540                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2154540                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2154540                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         8183                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            8183                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         8183                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           8183                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    357383500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    357383500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    357383500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    357383500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2162723                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2162723                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2162723                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2162723                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.003784                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003784                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003784                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003784                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 43673.897104                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 43673.897104                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 43673.897104                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 43673.897104                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         4462                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              4462                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          615                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           615                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          615                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          615                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         7568                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         7568                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         7568                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         7568                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    318012000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    318012000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    318012000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    318012000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003499                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003499                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003499                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003499                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 42020.613108                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 42020.613108                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 42020.613108                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 42020.613108                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   7568                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1312658                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1312658                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         6393                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          6393                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    263055500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    263055500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1319051                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1319051                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.004847                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.004847                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 41147.426873                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 41147.426873                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           25                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         6368                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         6368                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    256435000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    256435000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.004828                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.004828                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 40269.315327                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 40269.315327                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       841882                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         841882                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         1790                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         1790                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     94328000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     94328000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       843672                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       843672                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002122                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002122                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 52697.206704                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 52697.206704                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          590                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          590                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1200                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1200                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     61577000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     61577000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001422                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001422                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 51314.166667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 51314.166667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              6769186                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               7568                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             894.448467                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          138                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          263                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            4333014                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           4333014                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       130892                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             3126160                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions               454901                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                4275                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            1659938                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           1021088                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        1787740                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1787740                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1787740                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1787740                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        20078                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           20078                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        20078                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          20078                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    275867000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    275867000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    275867000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    275867000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1807818                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1807818                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1807818                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1807818                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.011106                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.011106                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.011106                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.011106                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13739.764917                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13739.764917                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13739.764917                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13739.764917                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        20077                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             20077                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        20078                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        20078                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        20078                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        20078                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    255789000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    255789000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    255789000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    255789000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.011106                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.011106                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.011106                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.011106                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12739.764917                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12739.764917                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12739.764917                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12739.764917                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  20077                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1787740                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1787740                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        20078                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         20078                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    275867000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    275867000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1807818                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1807818                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.011106                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.011106                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13739.764917                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13739.764917                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        20078                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        20078                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    255789000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    255789000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.011106                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.011106                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12739.764917                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12739.764917                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.644677                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             15022045                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              20077                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             748.221597                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.644677                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999306                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999306                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           53                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          347                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           86                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3635714                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3635714                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                  5519849                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    5523559                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     5                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  19873                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   4496                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     24369                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 19873                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  4496                       # number of overall hits (Count)
system.l2.overallHits::total                    24369                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  205                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 2979                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    3184                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 205                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                2979                       # number of overall misses (Count)
system.l2.overallMisses::total                   3184                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        16995500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       256712500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          273708000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       16995500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      256712500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         273708000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              20078                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               7475                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 27553                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             20078                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              7475                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                27553                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.010210                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.398528                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.115559                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.010210                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.398528                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.115559                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 82904.878049                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 86174.051695                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85963.567839                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 82904.878049                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 86174.051695                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85963.567839                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 2181                       # number of writebacks (Count)
system.l2.writebacks::total                      2181                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              205                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             2979                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                3184                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             205                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            2979                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               3184                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     14945500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    226922500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      241868000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     14945500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    226922500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     241868000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.010210                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.398528                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.115559                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.010210                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.398528                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.115559                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72904.878049                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 76174.051695                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75963.567839                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72904.878049                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 76174.051695                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75963.567839                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           3415                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           16                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             16                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data           93                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              93                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           93                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            93                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           93                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           93                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      1755500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      1755500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18876.344086                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18876.344086                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           19873                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              19873                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           205                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              205                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     16995500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     16995500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        20078                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          20078                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.010210                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.010210                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 82904.878049                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82904.878049                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          205                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          205                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     14945500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     14945500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.010210                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.010210                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72904.878049                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72904.878049                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                476                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   476                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data              631                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 631                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     52050500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       52050500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           1107                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              1107                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.570009                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.570009                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 82488.906498                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 82488.906498                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          631                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             631                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     45740500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     45740500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.570009                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.570009                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 72488.906498                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 72488.906498                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           4020                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              4020                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         2348                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            2348                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    204662000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    204662000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         6368                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          6368                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.368719                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.368719                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 87164.395230                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 87164.395230                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         2348                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         2348                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    181182000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    181182000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.368719                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.368719                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 77164.395230                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 77164.395230                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        20077                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            20077                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        20077                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        20077                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         4462                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             4462                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         4462                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         4462                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      6429183                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       3415                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                    1882.630454                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     455.039984                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       511.914957                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3129.045060                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.111094                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.124979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.763927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   13                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   44                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  633                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3015                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  391                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     445743                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    445743                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      2181.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       205.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      2978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000529323750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          127                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          127                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                9588                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               2055                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        3184                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       2181                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      3184                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     2181                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  3184                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 2181                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    3177                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          127                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      24.881890                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     23.225556                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      9.940788                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-9               1      0.79%      0.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10-11             2      1.57%      2.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13             5      3.94%      6.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15             5      3.94%     10.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17             7      5.51%     15.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19            22     17.32%     33.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21            14     11.02%     44.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23            18     14.17%     58.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25             5      3.94%     62.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27            11      8.66%     70.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29            10      7.87%     78.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31             5      3.94%     82.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33             3      2.36%     85.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34-35             3      2.36%     87.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37             3      2.36%     89.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38-39             1      0.79%     90.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-41             1      0.79%     91.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::42-43             1      0.79%     92.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-45             1      0.79%     92.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::46-47             1      0.79%     93.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::50-51             5      3.94%     97.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::54-55             3      2.36%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           127                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          127                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.165354                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.135795                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.006043                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               53     41.73%     41.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      1.57%     43.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               70     55.12%     98.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      1.57%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           127                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  203776                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               139584                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              47291549.49238564                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              32394117.28734079                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    4308852000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     803141.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       190592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       139520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 3044839.084779854398                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 44231857.534021496773                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 32379264.413756500930                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          205                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         2979                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         2181                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6522750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    104236000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 102081691250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31818.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34990.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  46804993.70                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       190656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         203776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       139584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       139584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          205                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         2979                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            3184                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         2181                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           2181                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        3044839                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       44246710                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          47291549                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3044839                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3044839                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     32394117                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         32394117                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     32394117                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3044839                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      44246710                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         79685667                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 3183                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                2180                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           87                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           90                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           98                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                51077500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              15915000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          110758750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16046.97                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34796.97                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1005                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                509                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            31.57                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           23.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         3855                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    89.135149                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    78.914675                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    70.926833                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2924     75.85%     75.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          829     21.50%     97.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           63      1.63%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           14      0.36%     99.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           10      0.26%     99.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            2      0.05%     99.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            7      0.18%     99.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      0.05%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            4      0.10%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         3855                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            203712                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         139520                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               47.276697                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               32.379264                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.62                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.25                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               28.23                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        14201460                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         7544460                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       13287540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       4833720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 340510560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1278350400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    578267520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2236995660                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   519.153340                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1490716500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    144040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2674548000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        13401780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         7123215                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        9467640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       6629400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 340510560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1036469190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    783738240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2197340025                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   509.950213                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2026750750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    144040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2143152250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2553                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2181                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1042                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                631                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               631                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2553                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             93                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         9684                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    9684                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       343360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   343360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3277                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3277    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3277                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            16009000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           17311250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           6500                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         3223                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              26446                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         6643                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        20077                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4340                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              1107                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             1107                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          20078                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          6368                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            93                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           93                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        60233                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        22704                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  82937                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2569920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       763968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 3333888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            3415                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    139584                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             31061                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.006729                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.081754                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   30852     99.33%     99.33% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     209      0.67%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               31061                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 442049750500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           52184500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          30117000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          11277463                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         55291                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        27645                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             209                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          209                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                          957691                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                         7660170                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.018154                       # Number of seconds simulated (Second)
simTicks                                  18154123000                       # Number of ticks simulated (Tick)
finalTick                                455894943000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     27.16                       # Real time elapsed on the host (Second)
hostTickRate                                668481738                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     783304                       # Number of bytes of host memory used (Byte)
simInsts                                     15258615                       # Number of instructions simulated (Count)
simOps                                       15262325                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   561861                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     561997                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         36308246                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.379524                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.420252                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          151      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        822301     30.57%     30.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       793673     29.50%     60.08% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          270      0.01%     60.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       813534     30.24%     90.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       255419      9.49%     99.82% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.82% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         4775      0.18%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        2690123                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            4      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        75355     29.74%     29.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        46876     18.50%     48.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          121      0.05%     48.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       109787     43.33%     91.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        19743      7.79%     99.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1503      0.59%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        253389                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          146      0.07%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         4827      2.22%      2.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        82016     37.69%     39.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           18      0.01%     39.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        92357     42.45%     82.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        36088     16.59%     99.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         2134      0.98%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       217586                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          146      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       746947     30.65%     30.66% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       746797     30.65%     61.31% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          149      0.01%     61.31% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       703746     28.88%     90.19% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       235675      9.67%     99.87% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.87% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         3272      0.13%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2436732                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          146      0.07%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         4827      2.22%      2.29% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        82016     37.69%     39.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           18      0.01%     39.99% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        92357     42.45%     82.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        36088     16.59%     99.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         2134      0.98%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       217586                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       414822     15.42%     15.42% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1448679     53.85%     69.27% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       822301     30.57%     99.84% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         4321      0.16%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      2690123                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        60323     57.23%     57.23% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        45062     42.75%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           12      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       105397                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            813685                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       445255                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            217586                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          36664                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       172554                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         45032                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              2690123                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               166571                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1690202                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.628299                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           36965                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            5045                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4321                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              724                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          151      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       822301     30.57%     30.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       793673     29.50%     60.08% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          270      0.01%     60.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       813534     30.24%     90.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       255419      9.49%     99.82% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.82% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         4775      0.18%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      2690123                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          151      0.02%      0.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       817316     81.74%     81.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        19883      1.99%     83.74% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          265      0.03%     83.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       137797     13.78%     97.55% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        19734      1.97%     99.52% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.52% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         4775      0.48%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        999921                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        82016     49.24%     49.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     49.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        49090     29.47%     78.71% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        35465     21.29%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       166571                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        82016     49.24%     49.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        49090     29.47%     78.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        35465     21.29%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       166571                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         5045                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         4321                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          724                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1010                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         7197                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               869298                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 869298                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             122352                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 746947                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              742120                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              4827                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             15258615                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               15262325                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.379524                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.420252                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          147      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      8039134     52.67%     52.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        46567      0.31%     52.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            4      0.00%     52.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       108300      0.71%     53.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        13393      0.09%     53.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       115520      0.76%     54.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult        43320      0.28%     54.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc       144400      0.95%     55.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     55.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc        21660      0.14%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     55.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      3810010     24.96%     80.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2725798     17.86%     98.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       179078      1.17%     99.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          672      0.00%     99.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad         4962      0.03%     99.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore         4962      0.03%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig         4396      0.03%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     15262325                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        5965859                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5965859                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5965859                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5965859                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       180314                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          180314                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       180314                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         180314                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   9146417500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   9146417500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   9146417500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   9146417500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      6146173                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       6146173                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      6146173                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      6146173                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.029338                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.029338                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.029338                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.029338                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 50724.943709                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 50724.943709                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 50724.943709                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 50724.943709                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       124730                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            124730                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         1685                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          1685                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         1685                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         1685                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       178629                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       178629                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       178629                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       178629                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   8906900000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   8906900000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   8906900000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   8906900000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.029063                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.029063                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.029063                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.029063                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 49862.564309                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 49862.564309                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 49862.564309                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 49862.564309                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 178629                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3267203                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3267203                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       146467                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        146467                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7447058000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7447058000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3413670                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3413670                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.042906                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.042906                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 50844.613462                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 50844.613462                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          976                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          976                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       145491                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       145491                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7275229500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7275229500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.042620                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.042620                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 50004.670392                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 50004.670392                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2698656                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2698656                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        33847                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        33847                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1699359500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1699359500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2732503                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2732503                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.012387                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.012387                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 50207.093686                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 50207.093686                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          709                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          709                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        33138                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        33138                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1631670500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1631670500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.012127                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.012127                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 49238.653510                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 49238.653510                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12178751                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             179141                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              67.984163                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          311                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          137                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           12470975                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          12470975                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       362032                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             8983464                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions               454901                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                6551                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            4427658                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           3095181                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        6190397                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6190397                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6190397                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6190397                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        27814                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           27814                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        27814                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          27814                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    398489500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    398489500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    398489500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    398489500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6218211                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6218211                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6218211                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6218211                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.004473                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.004473                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.004473                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.004473                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 14326.939671                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 14326.939671                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 14326.939671                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 14326.939671                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        27813                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             27813                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        27814                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        27814                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        27814                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        27814                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    370675500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    370675500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    370675500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    370675500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.004473                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.004473                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.004473                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.004473                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 13326.939671                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 13326.939671                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 13326.939671                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 13326.939671                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  27813                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6190397                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6190397                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        27814                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         27814                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    398489500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    398489500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6218211                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6218211                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.004473                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.004473                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 14326.939671                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 14326.939671                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        27814                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        27814                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    370675500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    370675500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.004473                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.004473                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 13326.939671                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 13326.939671                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.915663                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             43717616                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              28325                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1543.428632                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.915663                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999835                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999835                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           63                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          431                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           12464236                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          12464236                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 15258615                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   15262325                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   147                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  27291                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  85772                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    113063                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 27291                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 85772                       # number of overall hits (Count)
system.l2.overallHits::total                   113063                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  523                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                92764                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   93287                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 523                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               92764                       # number of overall misses (Count)
system.l2.overallMisses::total                  93287                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        42388000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      7727597000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         7769985000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       42388000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     7727597000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        7769985000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              27814                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             178536                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                206350                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             27814                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            178536                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               206350                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.018803                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.519581                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.452081                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.018803                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.519581                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.452081                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81047.801147                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83303.835540                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83291.187411                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81047.801147                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83303.835540                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83291.187411                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                44005                       # number of writebacks (Count)
system.l2.writebacks::total                     44005                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              523                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            92764                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               93287                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             523                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           92764                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              93287                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     37158000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   6799957000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     6837115000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     37158000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   6799957000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    6837115000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.018803                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.519581                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.452081                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.018803                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.519581                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.452081                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71047.801147                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73303.835540                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73291.187411                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71047.801147                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73303.835540                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73291.187411                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          93851                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           31                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             31                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data           93                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              93                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           93                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            93                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           93                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           93                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      1755500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      1755500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18876.344086                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18876.344086                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           27291                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              27291                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           523                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              523                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     42388000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     42388000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        27814                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          27814                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.018803                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.018803                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81047.801147                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81047.801147                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          523                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          523                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     37158000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     37158000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.018803                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.018803                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71047.801147                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71047.801147                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              18739                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 18739                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            14306                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               14306                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1377835500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1377835500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          33045                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             33045                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.432925                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.432925                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 96311.722354                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 96311.722354                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        14306                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           14306                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1234775500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1234775500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.432925                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.432925                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 86311.722354                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 86311.722354                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          67033                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             67033                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        78458                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           78458                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6349761500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6349761500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       145491                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        145491                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.539264                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.539264                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 80931.982717                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 80931.982717                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        78458                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        78458                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5565181500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5565181500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.539264                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.539264                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 70931.982717                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 70931.982717                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        27813                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            27813                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        27813                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        27813                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       124730                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           124730                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       124730                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       124730                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     11041632                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      97947                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     112.730681                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     136.570818                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       147.116055                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3812.313128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.033342                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.035917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.930741                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  183                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  328                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2442                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1139                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    4                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3396931                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3396931                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     44005.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       523.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     92486.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001492838500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2589                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2589                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              231109                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              41452                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       93287                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      44005                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     93287                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    44005                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    278                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 93287                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                44005                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   88095                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    4914                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1194                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1264                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2600                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2594                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2594                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2595                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2617                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2619                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2608                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2589                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.918888                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.583556                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     93.535063                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2559     98.84%     98.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            5      0.19%     99.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            7      0.27%     99.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            4      0.15%     99.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            4      0.15%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            5      0.19%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.04%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2589                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2589                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.992661                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.960916                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.042909                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1317     50.87%     50.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               71      2.74%     53.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1107     42.76%     96.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               91      3.51%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                3      0.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2589                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   17792                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 5970368                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2816320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              328871188.10421193                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              155133905.39438340                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   18154116000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     132229.96                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        33472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      5919104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2815616                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1843768.492699977709                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 326047366.760707736015                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 155095126.324747264385                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          523                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        92764                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        44005                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     15695750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2979023000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 436785310500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30010.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32114.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   9925810.94                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        33472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5936896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        5970368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        33472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        33472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2816320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2816320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          523                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        92764                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           93287                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        44005                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          44005                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1843768                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      327027420                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         328871188                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1843768                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1843768                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    155133905                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        155133905                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    155133905                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1843768                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     327027420                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        484005093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                93009                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               43994                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         5903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         5950                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         5988                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         5937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         5772                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         5782                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         5814                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         5786                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5735                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         5713                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         2897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2877                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2747                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2720                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2677                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2744                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1250800000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             465045000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2994718750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13448.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32198.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               55564                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               9459                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            59.74                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           21.50                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        71980                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   121.803612                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    94.187958                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   135.705551                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        46825     65.05%     65.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        17424     24.21%     89.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5425      7.54%     96.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          907      1.26%     98.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          219      0.30%     98.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           66      0.09%     98.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           70      0.10%     98.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           59      0.08%     98.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          985      1.37%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        71980                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           5952576                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        2815616                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              327.891135                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              155.095126                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.77                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               47.46                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       263708760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       140149350                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      336179760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     117987660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1433340480.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   6726723900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1306717440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   10324807350                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   568.730715                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3333668500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    606320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14214508500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       250349820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       133052700                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      327933060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     111744540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1433340480.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   6499947120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1499468640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   10255836360                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   564.931523                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3836030250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    606320000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  13716785250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               78981                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         44005                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             49165                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              14306                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             14306                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          78981                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             93                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       279837                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  279837                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      8786688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  8786688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              93380                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    93380    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                93380                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           391656000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          501860750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         186550                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        93170                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             173305                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       168735                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        27813                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           103745                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             33045                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            33045                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          27814                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        145491                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            93                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           93                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        83441                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       535887                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 619328                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3560128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     19409024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                22969152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           93851                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2816320                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            300294                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002371                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.048635                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  299582     99.76%     99.76% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     712      0.24%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              300294                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 455894943000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          358985500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          41721000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         267868963                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        412885                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       206442                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             712                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          712                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        13952886                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        22355360                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
