design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
pmod_concat.v,verilog,xil_defaultlib,../../../../lectureADC.srcs/sources_1/bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/src/pmod_concat.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
PmodOLED_pmod_bridge_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/sim/PmodOLED_pmod_bridge_0_0.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
PmodOLED_axi_quad_spi_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/sim/PmodOLED_axi_quad_spi_0_0.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
PmodOLED_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/sim/PmodOLED_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
PmodOLED.v,verilog,xil_defaultlib,../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/43ae/src/PmodOLED.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1_PmodOLED_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodOLED_0_0/sim/design_1_PmodOLED_0_0.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
PmodGPIO_pmod_bridge_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_pmod_bridge_0_0/sim/PmodGPIO_pmod_bridge_0_0.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
PmodGPIO_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_axi_gpio_0_0/sim/PmodGPIO_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
PmodGPIO_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_0/sim/PmodGPIO_xlslice_0_0.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
PmodGPIO_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_1/sim/PmodGPIO_xlslice_0_1.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
PmodGPIO_xlslice_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlslice_0_2/sim/PmodGPIO_xlslice_0_2.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
PmodGPIO_xlslice_t_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlslice_t_0_0/sim/PmodGPIO_xlslice_t_0_0.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
PmodGPIO_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodGPIO_0_0/src/PmodGPIO_xlconcat_0_0/sim/PmodGPIO_xlconcat_0_0.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
PmodGPIO.v,verilog,xil_defaultlib,../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/86fc/src/PmodGPIO.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1_PmodGPIO_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodGPIO_0_0/sim/design_1_PmodGPIO_0_0.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
myip_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/339b/hdl/myip_v1_0_S00_AXI.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
myip_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/339b/hdl/myip_v1_0.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1_myip_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_myip_0_1/sim/design_1_myip_0_1.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
myIO_IP_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/79e7/hdl/myIO_IP_v1_0_S00_AXI.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
myIO_IP_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/79e7/hdl/myIO_IP_v1_0.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1_myIO_IP_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_myIO_IP_0_0/sim/design_1_myIO_IP_0_0.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1_myIO_IP_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_myIO_IP_1_0/sim/design_1_myIO_IP_1_0.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1_myIO_IP_2_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_myIO_IP_2_0/sim/design_1_myIO_IP_2_0.vhd,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="$ref_dir/../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog"incdir="../../../../lectureADC.srcs/sources_1/bd/design_1/ipshared/70fd/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
