Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 12 19:46:29 2023
| Host         : Adelia-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file new_top_timing_summary_routed.rpt -pb new_top_timing_summary_routed.pb -rpx new_top_timing_summary_routed.rpx -warn_on_violation
| Design       : new_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-16  Warning           Large setup violation          166         
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (83)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: VGA/clock_25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/clock_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (83)
-------------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.556     -663.798                    640                 4451        0.105        0.000                      0                 4451        4.500        0.000                       0                   686  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.556     -663.798                    640                 4451        0.105        0.000                      0                 4451        4.500        0.000                       0                   686  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          640  Failing Endpoints,  Worst Slack       -5.556ns,  Total Violation     -663.798ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.556ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_g_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.352ns  (logic 7.956ns (51.823%)  route 7.396ns (48.177%))
  Logic Levels:           22  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.626     5.229    parse1/clk_IBUF_BUFG
    SLICE_X71Y65         FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y65         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.288     5.973    parse1/count_reg[1]_repN
    SLICE_X69Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.629 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.629    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.942 f  parse1/data_out_r_reg[7]_i_27/O[3]
                         net (fo=19, routed)          0.872     7.814    parse1/one_byte_ready4[8]
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.306     8.120 r  parse1/data_r[7]_i_293/O
                         net (fo=1, routed)           0.000     8.120    parse1/data_r[7]_i_293_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.521 r  parse1/data_r_reg[7]_i_206/CO[3]
                         net (fo=1, routed)           0.000     8.521    parse1/data_r_reg[7]_i_206_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  parse1/data_r_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000     8.635    parse1/data_r_reg[7]_i_209_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.857 r  parse1/data_r_reg[7]_i_214/O[0]
                         net (fo=6, routed)           0.378     9.235    parse1/one_byte_ready5[13]
    SLICE_X73Y73         LUT3 (Prop_lut3_I0_O)        0.299     9.534 r  parse1/data_r[7]_i_218/O
                         net (fo=9, routed)           0.370     9.903    parse1/data_r[7]_i_218_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I3_O)        0.124    10.027 r  parse1/data_r[7]_i_154/O
                         net (fo=7, routed)           0.937    10.964    parse1/data_r[7]_i_154_n_0
    SLICE_X71Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.088 r  parse1/data_r[7]_i_361/O
                         net (fo=1, routed)           0.000    11.088    parse1/data_r[7]_i_361_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.489 r  parse1/data_r_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    11.489    parse1/data_r_reg[7]_i_328_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.728 r  parse1/data_r_reg[7]_i_260/O[2]
                         net (fo=2, routed)           0.755    12.483    parse1/data_r_reg[7]_i_260_n_5
    SLICE_X69Y76         LUT2 (Prop_lut2_I0_O)        0.302    12.785 r  parse1/data_r[7]_i_263/O
                         net (fo=1, routed)           0.000    12.785    parse1/data_r[7]_i_263_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.335 r  parse1/data_r_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.335    parse1/data_r_reg[7]_i_182_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.574 r  parse1/data_r_reg[7]_i_107/O[2]
                         net (fo=5, routed)           0.480    14.054    parse1/data_r_reg[7]_i_107_n_5
    SLICE_X66Y77         LUT3 (Prop_lut3_I2_O)        0.302    14.356 r  parse1/data_r[7]_i_71_comp/O
                         net (fo=1, routed)           0.788    15.144    parse1/data_r[7]_i_71_n_0_repN
    SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  parse1/data_r[7]_i_75_comp/O
                         net (fo=1, routed)           0.000    15.268    parse1/data_r[7]_i_75_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.818 r  parse1/data_r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.818    parse1/data_r_reg[7]_i_56_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.131 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.615    16.746    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.479 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.574    18.053    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X68Y79         LUT4 (Prop_lut4_I3_O)        0.306    18.359 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.359    parse1/data_r[7]_i_12_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.939 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.698    19.637    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X71Y79         LUT5 (Prop_lut5_I2_O)        0.302    19.939 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.642    20.581    parse1/data_out_r[7]_i_1_n_0
    SLICE_X73Y80         FDRE                                         r  parse1/data_out_g_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.584    15.007    parse1/clk_IBUF_BUFG
    SLICE_X73Y80         FDRE                                         r  parse1/data_out_g_reg[1]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.230    
    SLICE_X73Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.025    parse1/data_out_g_reg[1]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -20.581    
  -------------------------------------------------------------------
                         slack                                 -5.556    

Slack (VIOLATED) :        -5.556ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.352ns  (logic 7.956ns (51.823%)  route 7.396ns (48.177%))
  Logic Levels:           22  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.626     5.229    parse1/clk_IBUF_BUFG
    SLICE_X71Y65         FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y65         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.288     5.973    parse1/count_reg[1]_repN
    SLICE_X69Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.629 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.629    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.942 f  parse1/data_out_r_reg[7]_i_27/O[3]
                         net (fo=19, routed)          0.872     7.814    parse1/one_byte_ready4[8]
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.306     8.120 r  parse1/data_r[7]_i_293/O
                         net (fo=1, routed)           0.000     8.120    parse1/data_r[7]_i_293_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.521 r  parse1/data_r_reg[7]_i_206/CO[3]
                         net (fo=1, routed)           0.000     8.521    parse1/data_r_reg[7]_i_206_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  parse1/data_r_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000     8.635    parse1/data_r_reg[7]_i_209_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.857 r  parse1/data_r_reg[7]_i_214/O[0]
                         net (fo=6, routed)           0.378     9.235    parse1/one_byte_ready5[13]
    SLICE_X73Y73         LUT3 (Prop_lut3_I0_O)        0.299     9.534 r  parse1/data_r[7]_i_218/O
                         net (fo=9, routed)           0.370     9.903    parse1/data_r[7]_i_218_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I3_O)        0.124    10.027 r  parse1/data_r[7]_i_154/O
                         net (fo=7, routed)           0.937    10.964    parse1/data_r[7]_i_154_n_0
    SLICE_X71Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.088 r  parse1/data_r[7]_i_361/O
                         net (fo=1, routed)           0.000    11.088    parse1/data_r[7]_i_361_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.489 r  parse1/data_r_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    11.489    parse1/data_r_reg[7]_i_328_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.728 r  parse1/data_r_reg[7]_i_260/O[2]
                         net (fo=2, routed)           0.755    12.483    parse1/data_r_reg[7]_i_260_n_5
    SLICE_X69Y76         LUT2 (Prop_lut2_I0_O)        0.302    12.785 r  parse1/data_r[7]_i_263/O
                         net (fo=1, routed)           0.000    12.785    parse1/data_r[7]_i_263_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.335 r  parse1/data_r_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.335    parse1/data_r_reg[7]_i_182_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.574 r  parse1/data_r_reg[7]_i_107/O[2]
                         net (fo=5, routed)           0.480    14.054    parse1/data_r_reg[7]_i_107_n_5
    SLICE_X66Y77         LUT3 (Prop_lut3_I2_O)        0.302    14.356 r  parse1/data_r[7]_i_71_comp/O
                         net (fo=1, routed)           0.788    15.144    parse1/data_r[7]_i_71_n_0_repN
    SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  parse1/data_r[7]_i_75_comp/O
                         net (fo=1, routed)           0.000    15.268    parse1/data_r[7]_i_75_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.818 r  parse1/data_r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.818    parse1/data_r_reg[7]_i_56_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.131 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.615    16.746    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.479 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.574    18.053    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X68Y79         LUT4 (Prop_lut4_I3_O)        0.306    18.359 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.359    parse1/data_r[7]_i_12_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.939 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.698    19.637    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X71Y79         LUT5 (Prop_lut5_I2_O)        0.302    19.939 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.642    20.581    parse1/data_out_r[7]_i_1_n_0
    SLICE_X73Y80         FDRE                                         r  parse1/data_out_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.584    15.007    parse1/clk_IBUF_BUFG
    SLICE_X73Y80         FDRE                                         r  parse1/data_out_r_reg[0]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.230    
    SLICE_X73Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.025    parse1/data_out_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -20.581    
  -------------------------------------------------------------------
                         slack                                 -5.556    

Slack (VIOLATED) :        -5.556ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.352ns  (logic 7.956ns (51.823%)  route 7.396ns (48.177%))
  Logic Levels:           22  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.626     5.229    parse1/clk_IBUF_BUFG
    SLICE_X71Y65         FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y65         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.288     5.973    parse1/count_reg[1]_repN
    SLICE_X69Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.629 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.629    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.942 f  parse1/data_out_r_reg[7]_i_27/O[3]
                         net (fo=19, routed)          0.872     7.814    parse1/one_byte_ready4[8]
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.306     8.120 r  parse1/data_r[7]_i_293/O
                         net (fo=1, routed)           0.000     8.120    parse1/data_r[7]_i_293_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.521 r  parse1/data_r_reg[7]_i_206/CO[3]
                         net (fo=1, routed)           0.000     8.521    parse1/data_r_reg[7]_i_206_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  parse1/data_r_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000     8.635    parse1/data_r_reg[7]_i_209_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.857 r  parse1/data_r_reg[7]_i_214/O[0]
                         net (fo=6, routed)           0.378     9.235    parse1/one_byte_ready5[13]
    SLICE_X73Y73         LUT3 (Prop_lut3_I0_O)        0.299     9.534 r  parse1/data_r[7]_i_218/O
                         net (fo=9, routed)           0.370     9.903    parse1/data_r[7]_i_218_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I3_O)        0.124    10.027 r  parse1/data_r[7]_i_154/O
                         net (fo=7, routed)           0.937    10.964    parse1/data_r[7]_i_154_n_0
    SLICE_X71Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.088 r  parse1/data_r[7]_i_361/O
                         net (fo=1, routed)           0.000    11.088    parse1/data_r[7]_i_361_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.489 r  parse1/data_r_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    11.489    parse1/data_r_reg[7]_i_328_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.728 r  parse1/data_r_reg[7]_i_260/O[2]
                         net (fo=2, routed)           0.755    12.483    parse1/data_r_reg[7]_i_260_n_5
    SLICE_X69Y76         LUT2 (Prop_lut2_I0_O)        0.302    12.785 r  parse1/data_r[7]_i_263/O
                         net (fo=1, routed)           0.000    12.785    parse1/data_r[7]_i_263_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.335 r  parse1/data_r_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.335    parse1/data_r_reg[7]_i_182_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.574 r  parse1/data_r_reg[7]_i_107/O[2]
                         net (fo=5, routed)           0.480    14.054    parse1/data_r_reg[7]_i_107_n_5
    SLICE_X66Y77         LUT3 (Prop_lut3_I2_O)        0.302    14.356 r  parse1/data_r[7]_i_71_comp/O
                         net (fo=1, routed)           0.788    15.144    parse1/data_r[7]_i_71_n_0_repN
    SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  parse1/data_r[7]_i_75_comp/O
                         net (fo=1, routed)           0.000    15.268    parse1/data_r[7]_i_75_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.818 r  parse1/data_r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.818    parse1/data_r_reg[7]_i_56_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.131 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.615    16.746    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.479 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.574    18.053    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X68Y79         LUT4 (Prop_lut4_I3_O)        0.306    18.359 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.359    parse1/data_r[7]_i_12_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.939 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.698    19.637    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X71Y79         LUT5 (Prop_lut5_I2_O)        0.302    19.939 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.642    20.581    parse1/data_out_r[7]_i_1_n_0
    SLICE_X73Y80         FDRE                                         r  parse1/data_out_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.584    15.007    parse1/clk_IBUF_BUFG
    SLICE_X73Y80         FDRE                                         r  parse1/data_out_r_reg[4]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.230    
    SLICE_X73Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.025    parse1/data_out_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -20.581    
  -------------------------------------------------------------------
                         slack                                 -5.556    

Slack (VIOLATED) :        -5.556ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.352ns  (logic 7.956ns (51.823%)  route 7.396ns (48.177%))
  Logic Levels:           22  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.626     5.229    parse1/clk_IBUF_BUFG
    SLICE_X71Y65         FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y65         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.288     5.973    parse1/count_reg[1]_repN
    SLICE_X69Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.629 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.629    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.942 f  parse1/data_out_r_reg[7]_i_27/O[3]
                         net (fo=19, routed)          0.872     7.814    parse1/one_byte_ready4[8]
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.306     8.120 r  parse1/data_r[7]_i_293/O
                         net (fo=1, routed)           0.000     8.120    parse1/data_r[7]_i_293_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.521 r  parse1/data_r_reg[7]_i_206/CO[3]
                         net (fo=1, routed)           0.000     8.521    parse1/data_r_reg[7]_i_206_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  parse1/data_r_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000     8.635    parse1/data_r_reg[7]_i_209_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.857 r  parse1/data_r_reg[7]_i_214/O[0]
                         net (fo=6, routed)           0.378     9.235    parse1/one_byte_ready5[13]
    SLICE_X73Y73         LUT3 (Prop_lut3_I0_O)        0.299     9.534 r  parse1/data_r[7]_i_218/O
                         net (fo=9, routed)           0.370     9.903    parse1/data_r[7]_i_218_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I3_O)        0.124    10.027 r  parse1/data_r[7]_i_154/O
                         net (fo=7, routed)           0.937    10.964    parse1/data_r[7]_i_154_n_0
    SLICE_X71Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.088 r  parse1/data_r[7]_i_361/O
                         net (fo=1, routed)           0.000    11.088    parse1/data_r[7]_i_361_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.489 r  parse1/data_r_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    11.489    parse1/data_r_reg[7]_i_328_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.728 r  parse1/data_r_reg[7]_i_260/O[2]
                         net (fo=2, routed)           0.755    12.483    parse1/data_r_reg[7]_i_260_n_5
    SLICE_X69Y76         LUT2 (Prop_lut2_I0_O)        0.302    12.785 r  parse1/data_r[7]_i_263/O
                         net (fo=1, routed)           0.000    12.785    parse1/data_r[7]_i_263_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.335 r  parse1/data_r_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.335    parse1/data_r_reg[7]_i_182_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.574 r  parse1/data_r_reg[7]_i_107/O[2]
                         net (fo=5, routed)           0.480    14.054    parse1/data_r_reg[7]_i_107_n_5
    SLICE_X66Y77         LUT3 (Prop_lut3_I2_O)        0.302    14.356 r  parse1/data_r[7]_i_71_comp/O
                         net (fo=1, routed)           0.788    15.144    parse1/data_r[7]_i_71_n_0_repN
    SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  parse1/data_r[7]_i_75_comp/O
                         net (fo=1, routed)           0.000    15.268    parse1/data_r[7]_i_75_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.818 r  parse1/data_r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.818    parse1/data_r_reg[7]_i_56_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.131 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.615    16.746    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.479 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.574    18.053    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X68Y79         LUT4 (Prop_lut4_I3_O)        0.306    18.359 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.359    parse1/data_r[7]_i_12_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.939 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.698    19.637    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X71Y79         LUT5 (Prop_lut5_I2_O)        0.302    19.939 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.642    20.581    parse1/data_out_r[7]_i_1_n_0
    SLICE_X73Y80         FDRE                                         r  parse1/data_out_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.584    15.007    parse1/clk_IBUF_BUFG
    SLICE_X73Y80         FDRE                                         r  parse1/data_out_r_reg[5]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.230    
    SLICE_X73Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.025    parse1/data_out_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -20.581    
  -------------------------------------------------------------------
                         slack                                 -5.556    

Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_g_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.414ns  (logic 7.956ns (51.614%)  route 7.458ns (48.386%))
  Logic Levels:           22  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.626     5.229    parse1/clk_IBUF_BUFG
    SLICE_X71Y65         FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y65         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.288     5.973    parse1/count_reg[1]_repN
    SLICE_X69Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.629 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.629    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.942 f  parse1/data_out_r_reg[7]_i_27/O[3]
                         net (fo=19, routed)          0.872     7.814    parse1/one_byte_ready4[8]
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.306     8.120 r  parse1/data_r[7]_i_293/O
                         net (fo=1, routed)           0.000     8.120    parse1/data_r[7]_i_293_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.521 r  parse1/data_r_reg[7]_i_206/CO[3]
                         net (fo=1, routed)           0.000     8.521    parse1/data_r_reg[7]_i_206_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  parse1/data_r_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000     8.635    parse1/data_r_reg[7]_i_209_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.857 r  parse1/data_r_reg[7]_i_214/O[0]
                         net (fo=6, routed)           0.378     9.235    parse1/one_byte_ready5[13]
    SLICE_X73Y73         LUT3 (Prop_lut3_I0_O)        0.299     9.534 r  parse1/data_r[7]_i_218/O
                         net (fo=9, routed)           0.370     9.903    parse1/data_r[7]_i_218_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I3_O)        0.124    10.027 r  parse1/data_r[7]_i_154/O
                         net (fo=7, routed)           0.937    10.964    parse1/data_r[7]_i_154_n_0
    SLICE_X71Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.088 r  parse1/data_r[7]_i_361/O
                         net (fo=1, routed)           0.000    11.088    parse1/data_r[7]_i_361_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.489 r  parse1/data_r_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    11.489    parse1/data_r_reg[7]_i_328_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.728 r  parse1/data_r_reg[7]_i_260/O[2]
                         net (fo=2, routed)           0.755    12.483    parse1/data_r_reg[7]_i_260_n_5
    SLICE_X69Y76         LUT2 (Prop_lut2_I0_O)        0.302    12.785 r  parse1/data_r[7]_i_263/O
                         net (fo=1, routed)           0.000    12.785    parse1/data_r[7]_i_263_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.335 r  parse1/data_r_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.335    parse1/data_r_reg[7]_i_182_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.574 r  parse1/data_r_reg[7]_i_107/O[2]
                         net (fo=5, routed)           0.480    14.054    parse1/data_r_reg[7]_i_107_n_5
    SLICE_X66Y77         LUT3 (Prop_lut3_I2_O)        0.302    14.356 r  parse1/data_r[7]_i_71_comp/O
                         net (fo=1, routed)           0.788    15.144    parse1/data_r[7]_i_71_n_0_repN
    SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  parse1/data_r[7]_i_75_comp/O
                         net (fo=1, routed)           0.000    15.268    parse1/data_r[7]_i_75_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.818 r  parse1/data_r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.818    parse1/data_r_reg[7]_i_56_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.131 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.615    16.746    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.479 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.574    18.053    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X68Y79         LUT4 (Prop_lut4_I3_O)        0.306    18.359 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.359    parse1/data_r[7]_i_12_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.939 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.746    19.684    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X68Y77         LUT6 (Prop_lut6_I3_O)        0.302    19.986 r  parse1/data_g[7]_i_1/O
                         net (fo=2, routed)           0.657    20.643    parse1/data_g[7]
    SLICE_X71Y80         FDRE                                         r  parse1/data_out_g_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.501    14.924    parse1/clk_IBUF_BUFG
    SLICE_X71Y80         FDRE                                         r  parse1/data_out_g_reg[7]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X71Y80         FDRE (Setup_fdre_C_D)       -0.040    15.107    parse1/data_out_g_reg[7]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -20.643    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_g_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.332ns  (logic 7.956ns (51.891%)  route 7.376ns (48.109%))
  Logic Levels:           22  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.626     5.229    parse1/clk_IBUF_BUFG
    SLICE_X71Y65         FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y65         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.288     5.973    parse1/count_reg[1]_repN
    SLICE_X69Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.629 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.629    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.942 f  parse1/data_out_r_reg[7]_i_27/O[3]
                         net (fo=19, routed)          0.872     7.814    parse1/one_byte_ready4[8]
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.306     8.120 r  parse1/data_r[7]_i_293/O
                         net (fo=1, routed)           0.000     8.120    parse1/data_r[7]_i_293_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.521 r  parse1/data_r_reg[7]_i_206/CO[3]
                         net (fo=1, routed)           0.000     8.521    parse1/data_r_reg[7]_i_206_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  parse1/data_r_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000     8.635    parse1/data_r_reg[7]_i_209_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.857 r  parse1/data_r_reg[7]_i_214/O[0]
                         net (fo=6, routed)           0.378     9.235    parse1/one_byte_ready5[13]
    SLICE_X73Y73         LUT3 (Prop_lut3_I0_O)        0.299     9.534 r  parse1/data_r[7]_i_218/O
                         net (fo=9, routed)           0.370     9.903    parse1/data_r[7]_i_218_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I3_O)        0.124    10.027 r  parse1/data_r[7]_i_154/O
                         net (fo=7, routed)           0.937    10.964    parse1/data_r[7]_i_154_n_0
    SLICE_X71Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.088 r  parse1/data_r[7]_i_361/O
                         net (fo=1, routed)           0.000    11.088    parse1/data_r[7]_i_361_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.489 r  parse1/data_r_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    11.489    parse1/data_r_reg[7]_i_328_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.728 r  parse1/data_r_reg[7]_i_260/O[2]
                         net (fo=2, routed)           0.755    12.483    parse1/data_r_reg[7]_i_260_n_5
    SLICE_X69Y76         LUT2 (Prop_lut2_I0_O)        0.302    12.785 r  parse1/data_r[7]_i_263/O
                         net (fo=1, routed)           0.000    12.785    parse1/data_r[7]_i_263_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.335 r  parse1/data_r_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.335    parse1/data_r_reg[7]_i_182_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.574 r  parse1/data_r_reg[7]_i_107/O[2]
                         net (fo=5, routed)           0.480    14.054    parse1/data_r_reg[7]_i_107_n_5
    SLICE_X66Y77         LUT3 (Prop_lut3_I2_O)        0.302    14.356 r  parse1/data_r[7]_i_71_comp/O
                         net (fo=1, routed)           0.788    15.144    parse1/data_r[7]_i_71_n_0_repN
    SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  parse1/data_r[7]_i_75_comp/O
                         net (fo=1, routed)           0.000    15.268    parse1/data_r[7]_i_75_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.818 r  parse1/data_r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.818    parse1/data_r_reg[7]_i_56_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.131 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.615    16.746    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.479 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.574    18.053    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X68Y79         LUT4 (Prop_lut4_I3_O)        0.306    18.359 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.359    parse1/data_r[7]_i_12_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.939 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.698    19.637    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X71Y79         LUT5 (Prop_lut5_I2_O)        0.302    19.939 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.622    20.561    parse1/data_out_r[7]_i_1_n_0
    SLICE_X72Y79         FDRE                                         r  parse1/data_out_g_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.584    15.007    parse1/clk_IBUF_BUFG
    SLICE_X72Y79         FDRE                                         r  parse1/data_out_g_reg[0]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.230    
    SLICE_X72Y79         FDRE (Setup_fdre_C_CE)      -0.205    15.025    parse1/data_out_g_reg[0]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -20.561    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_g_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.332ns  (logic 7.956ns (51.891%)  route 7.376ns (48.109%))
  Logic Levels:           22  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.626     5.229    parse1/clk_IBUF_BUFG
    SLICE_X71Y65         FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y65         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.288     5.973    parse1/count_reg[1]_repN
    SLICE_X69Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.629 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.629    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.942 f  parse1/data_out_r_reg[7]_i_27/O[3]
                         net (fo=19, routed)          0.872     7.814    parse1/one_byte_ready4[8]
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.306     8.120 r  parse1/data_r[7]_i_293/O
                         net (fo=1, routed)           0.000     8.120    parse1/data_r[7]_i_293_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.521 r  parse1/data_r_reg[7]_i_206/CO[3]
                         net (fo=1, routed)           0.000     8.521    parse1/data_r_reg[7]_i_206_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  parse1/data_r_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000     8.635    parse1/data_r_reg[7]_i_209_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.857 r  parse1/data_r_reg[7]_i_214/O[0]
                         net (fo=6, routed)           0.378     9.235    parse1/one_byte_ready5[13]
    SLICE_X73Y73         LUT3 (Prop_lut3_I0_O)        0.299     9.534 r  parse1/data_r[7]_i_218/O
                         net (fo=9, routed)           0.370     9.903    parse1/data_r[7]_i_218_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I3_O)        0.124    10.027 r  parse1/data_r[7]_i_154/O
                         net (fo=7, routed)           0.937    10.964    parse1/data_r[7]_i_154_n_0
    SLICE_X71Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.088 r  parse1/data_r[7]_i_361/O
                         net (fo=1, routed)           0.000    11.088    parse1/data_r[7]_i_361_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.489 r  parse1/data_r_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    11.489    parse1/data_r_reg[7]_i_328_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.728 r  parse1/data_r_reg[7]_i_260/O[2]
                         net (fo=2, routed)           0.755    12.483    parse1/data_r_reg[7]_i_260_n_5
    SLICE_X69Y76         LUT2 (Prop_lut2_I0_O)        0.302    12.785 r  parse1/data_r[7]_i_263/O
                         net (fo=1, routed)           0.000    12.785    parse1/data_r[7]_i_263_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.335 r  parse1/data_r_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.335    parse1/data_r_reg[7]_i_182_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.574 r  parse1/data_r_reg[7]_i_107/O[2]
                         net (fo=5, routed)           0.480    14.054    parse1/data_r_reg[7]_i_107_n_5
    SLICE_X66Y77         LUT3 (Prop_lut3_I2_O)        0.302    14.356 r  parse1/data_r[7]_i_71_comp/O
                         net (fo=1, routed)           0.788    15.144    parse1/data_r[7]_i_71_n_0_repN
    SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  parse1/data_r[7]_i_75_comp/O
                         net (fo=1, routed)           0.000    15.268    parse1/data_r[7]_i_75_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.818 r  parse1/data_r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.818    parse1/data_r_reg[7]_i_56_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.131 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.615    16.746    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.479 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.574    18.053    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X68Y79         LUT4 (Prop_lut4_I3_O)        0.306    18.359 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.359    parse1/data_r[7]_i_12_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.939 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.698    19.637    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X71Y79         LUT5 (Prop_lut5_I2_O)        0.302    19.939 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.622    20.561    parse1/data_out_r[7]_i_1_n_0
    SLICE_X72Y79         FDRE                                         r  parse1/data_out_g_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.584    15.007    parse1/clk_IBUF_BUFG
    SLICE_X72Y79         FDRE                                         r  parse1/data_out_g_reg[6]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.230    
    SLICE_X72Y79         FDRE (Setup_fdre_C_CE)      -0.205    15.025    parse1/data_out_g_reg[6]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -20.561    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.532ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.246ns  (logic 7.956ns (52.185%)  route 7.290ns (47.815%))
  Logic Levels:           22  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.626     5.229    parse1/clk_IBUF_BUFG
    SLICE_X71Y65         FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y65         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.288     5.973    parse1/count_reg[1]_repN
    SLICE_X69Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.629 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.629    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.942 f  parse1/data_out_r_reg[7]_i_27/O[3]
                         net (fo=19, routed)          0.872     7.814    parse1/one_byte_ready4[8]
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.306     8.120 r  parse1/data_r[7]_i_293/O
                         net (fo=1, routed)           0.000     8.120    parse1/data_r[7]_i_293_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.521 r  parse1/data_r_reg[7]_i_206/CO[3]
                         net (fo=1, routed)           0.000     8.521    parse1/data_r_reg[7]_i_206_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  parse1/data_r_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000     8.635    parse1/data_r_reg[7]_i_209_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.857 r  parse1/data_r_reg[7]_i_214/O[0]
                         net (fo=6, routed)           0.378     9.235    parse1/one_byte_ready5[13]
    SLICE_X73Y73         LUT3 (Prop_lut3_I0_O)        0.299     9.534 r  parse1/data_r[7]_i_218/O
                         net (fo=9, routed)           0.370     9.903    parse1/data_r[7]_i_218_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I3_O)        0.124    10.027 r  parse1/data_r[7]_i_154/O
                         net (fo=7, routed)           0.937    10.964    parse1/data_r[7]_i_154_n_0
    SLICE_X71Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.088 r  parse1/data_r[7]_i_361/O
                         net (fo=1, routed)           0.000    11.088    parse1/data_r[7]_i_361_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.489 r  parse1/data_r_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    11.489    parse1/data_r_reg[7]_i_328_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.728 r  parse1/data_r_reg[7]_i_260/O[2]
                         net (fo=2, routed)           0.755    12.483    parse1/data_r_reg[7]_i_260_n_5
    SLICE_X69Y76         LUT2 (Prop_lut2_I0_O)        0.302    12.785 r  parse1/data_r[7]_i_263/O
                         net (fo=1, routed)           0.000    12.785    parse1/data_r[7]_i_263_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.335 r  parse1/data_r_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.335    parse1/data_r_reg[7]_i_182_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.574 r  parse1/data_r_reg[7]_i_107/O[2]
                         net (fo=5, routed)           0.480    14.054    parse1/data_r_reg[7]_i_107_n_5
    SLICE_X66Y77         LUT3 (Prop_lut3_I2_O)        0.302    14.356 r  parse1/data_r[7]_i_71_comp/O
                         net (fo=1, routed)           0.788    15.144    parse1/data_r[7]_i_71_n_0_repN
    SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  parse1/data_r[7]_i_75_comp/O
                         net (fo=1, routed)           0.000    15.268    parse1/data_r[7]_i_75_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.818 r  parse1/data_r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.818    parse1/data_r_reg[7]_i_56_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.131 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.615    16.746    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.479 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.574    18.053    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X68Y79         LUT4 (Prop_lut4_I3_O)        0.306    18.359 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.359    parse1/data_r[7]_i_12_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.939 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.698    19.637    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X71Y79         LUT5 (Prop_lut5_I2_O)        0.302    19.939 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.535    20.474    parse1/data_out_r[7]_i_1_n_0
    SLICE_X69Y80         FDRE                                         r  parse1/data_out_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.501    14.924    parse1/clk_IBUF_BUFG
    SLICE_X69Y80         FDRE                                         r  parse1/data_out_r_reg[3]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X69Y80         FDRE (Setup_fdre_C_CE)      -0.205    14.942    parse1/data_out_r_reg[3]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -20.474    
  -------------------------------------------------------------------
                         slack                                 -5.532    

Slack (VIOLATED) :        -5.481ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.421ns  (logic 7.956ns (51.591%)  route 7.465ns (48.409%))
  Logic Levels:           22  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.626     5.229    parse1/clk_IBUF_BUFG
    SLICE_X71Y65         FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y65         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.288     5.973    parse1/count_reg[1]_repN
    SLICE_X69Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.629 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.629    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.942 f  parse1/data_out_r_reg[7]_i_27/O[3]
                         net (fo=19, routed)          0.872     7.814    parse1/one_byte_ready4[8]
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.306     8.120 r  parse1/data_r[7]_i_293/O
                         net (fo=1, routed)           0.000     8.120    parse1/data_r[7]_i_293_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.521 r  parse1/data_r_reg[7]_i_206/CO[3]
                         net (fo=1, routed)           0.000     8.521    parse1/data_r_reg[7]_i_206_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  parse1/data_r_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000     8.635    parse1/data_r_reg[7]_i_209_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.857 r  parse1/data_r_reg[7]_i_214/O[0]
                         net (fo=6, routed)           0.378     9.235    parse1/one_byte_ready5[13]
    SLICE_X73Y73         LUT3 (Prop_lut3_I0_O)        0.299     9.534 r  parse1/data_r[7]_i_218/O
                         net (fo=9, routed)           0.370     9.903    parse1/data_r[7]_i_218_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I3_O)        0.124    10.027 r  parse1/data_r[7]_i_154/O
                         net (fo=7, routed)           0.937    10.964    parse1/data_r[7]_i_154_n_0
    SLICE_X71Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.088 r  parse1/data_r[7]_i_361/O
                         net (fo=1, routed)           0.000    11.088    parse1/data_r[7]_i_361_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.489 r  parse1/data_r_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    11.489    parse1/data_r_reg[7]_i_328_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.728 r  parse1/data_r_reg[7]_i_260/O[2]
                         net (fo=2, routed)           0.755    12.483    parse1/data_r_reg[7]_i_260_n_5
    SLICE_X69Y76         LUT2 (Prop_lut2_I0_O)        0.302    12.785 r  parse1/data_r[7]_i_263/O
                         net (fo=1, routed)           0.000    12.785    parse1/data_r[7]_i_263_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.335 r  parse1/data_r_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.335    parse1/data_r_reg[7]_i_182_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.574 r  parse1/data_r_reg[7]_i_107/O[2]
                         net (fo=5, routed)           0.480    14.054    parse1/data_r_reg[7]_i_107_n_5
    SLICE_X66Y77         LUT3 (Prop_lut3_I2_O)        0.302    14.356 r  parse1/data_r[7]_i_71_comp/O
                         net (fo=1, routed)           0.788    15.144    parse1/data_r[7]_i_71_n_0_repN
    SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  parse1/data_r[7]_i_75_comp/O
                         net (fo=1, routed)           0.000    15.268    parse1/data_r[7]_i_75_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.818 r  parse1/data_r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.818    parse1/data_r_reg[7]_i_56_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.131 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.615    16.746    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.479 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.574    18.053    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X68Y79         LUT4 (Prop_lut4_I3_O)        0.306    18.359 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.359    parse1/data_r[7]_i_12_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.939 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.796    19.735    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X73Y78         LUT6 (Prop_lut6_I3_O)        0.302    20.037 r  parse1/data_g[0]_i_1/O
                         net (fo=2, routed)           0.613    20.650    parse1/data_g[0]
    SLICE_X72Y79         FDRE                                         r  parse1/data_out_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.584    15.007    parse1/clk_IBUF_BUFG
    SLICE_X72Y79         FDRE                                         r  parse1/data_out_g_reg[0]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.230    
    SLICE_X72Y79         FDRE (Setup_fdre_C_D)       -0.061    15.169    parse1/data_out_g_reg[0]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -20.650    
  -------------------------------------------------------------------
                         slack                                 -5.481    

Slack (VIOLATED) :        -5.476ns  (required time - arrival time)
  Source:                 parse1/count_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_g_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.446ns  (logic 7.956ns (51.510%)  route 7.490ns (48.490%))
  Logic Levels:           22  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.626     5.229    parse1/clk_IBUF_BUFG
    SLICE_X71Y65         FDRE                                         r  parse1/count_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y65         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  parse1/count_reg[1]_replica/Q
                         net (fo=1, routed)           0.288     5.973    parse1/count_reg[1]_repN
    SLICE_X69Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.629 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.629    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.942 f  parse1/data_out_r_reg[7]_i_27/O[3]
                         net (fo=19, routed)          0.872     7.814    parse1/one_byte_ready4[8]
    SLICE_X72Y70         LUT1 (Prop_lut1_I0_O)        0.306     8.120 r  parse1/data_r[7]_i_293/O
                         net (fo=1, routed)           0.000     8.120    parse1/data_r[7]_i_293_n_0
    SLICE_X72Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.521 r  parse1/data_r_reg[7]_i_206/CO[3]
                         net (fo=1, routed)           0.000     8.521    parse1/data_r_reg[7]_i_206_n_0
    SLICE_X72Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  parse1/data_r_reg[7]_i_209/CO[3]
                         net (fo=1, routed)           0.000     8.635    parse1/data_r_reg[7]_i_209_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.857 r  parse1/data_r_reg[7]_i_214/O[0]
                         net (fo=6, routed)           0.378     9.235    parse1/one_byte_ready5[13]
    SLICE_X73Y73         LUT3 (Prop_lut3_I0_O)        0.299     9.534 r  parse1/data_r[7]_i_218/O
                         net (fo=9, routed)           0.370     9.903    parse1/data_r[7]_i_218_n_0
    SLICE_X75Y72         LUT6 (Prop_lut6_I3_O)        0.124    10.027 r  parse1/data_r[7]_i_154/O
                         net (fo=7, routed)           0.937    10.964    parse1/data_r[7]_i_154_n_0
    SLICE_X71Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.088 r  parse1/data_r[7]_i_361/O
                         net (fo=1, routed)           0.000    11.088    parse1/data_r[7]_i_361_n_0
    SLICE_X71Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.489 r  parse1/data_r_reg[7]_i_328/CO[3]
                         net (fo=1, routed)           0.000    11.489    parse1/data_r_reg[7]_i_328_n_0
    SLICE_X71Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.728 r  parse1/data_r_reg[7]_i_260/O[2]
                         net (fo=2, routed)           0.755    12.483    parse1/data_r_reg[7]_i_260_n_5
    SLICE_X69Y76         LUT2 (Prop_lut2_I0_O)        0.302    12.785 r  parse1/data_r[7]_i_263/O
                         net (fo=1, routed)           0.000    12.785    parse1/data_r[7]_i_263_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.335 r  parse1/data_r_reg[7]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.335    parse1/data_r_reg[7]_i_182_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.574 r  parse1/data_r_reg[7]_i_107/O[2]
                         net (fo=5, routed)           0.480    14.054    parse1/data_r_reg[7]_i_107_n_5
    SLICE_X66Y77         LUT3 (Prop_lut3_I2_O)        0.302    14.356 r  parse1/data_r[7]_i_71_comp/O
                         net (fo=1, routed)           0.788    15.144    parse1/data_r[7]_i_71_n_0_repN
    SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.268 r  parse1/data_r[7]_i_75_comp/O
                         net (fo=1, routed)           0.000    15.268    parse1/data_r[7]_i_75_n_0
    SLICE_X65Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.818 r  parse1/data_r_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    15.818    parse1/data_r_reg[7]_i_56_n_0
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.131 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.615    16.746    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.479 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.574    18.053    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X68Y79         LUT4 (Prop_lut4_I3_O)        0.306    18.359 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.359    parse1/data_r[7]_i_12_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.939 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.569    19.507    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X68Y78         LUT6 (Prop_lut6_I3_O)        0.302    19.809 r  parse1/data_g[4]_i_1/O
                         net (fo=2, routed)           0.865    20.674    parse1/data_g[4]
    SLICE_X74Y77         FDRE                                         r  parse1/data_g_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.583    15.006    parse1/clk_IBUF_BUFG
    SLICE_X74Y77         FDRE                                         r  parse1/data_g_reg[4]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.229    
    SLICE_X74Y77         FDRE (Setup_fdre_C_D)       -0.031    15.198    parse1/data_g_reg[4]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -20.674    
  -------------------------------------------------------------------
                         slack                                 -5.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.197%)  route 0.228ns (61.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.594     1.513    Block_Rom/clk_IBUF_BUFG
    SLICE_X79Y82         FDRE                                         r  Block_Rom/write_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Block_Rom/write_address_reg[8]/Q
                         net (fo=98, routed)          0.228     1.882    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y16         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.909     2.074    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.778    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.907%)  route 0.241ns (63.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.594     1.513    Block_Rom/clk_IBUF_BUFG
    SLICE_X79Y82         FDRE                                         r  Block_Rom/write_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Block_Rom/write_address_reg[9]/Q
                         net (fo=98, routed)          0.241     1.895    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y16         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.909     2.074    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.778    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.778%)  route 0.242ns (63.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.593     1.512    Block_Rom/clk_IBUF_BUFG
    SLICE_X79Y81         FDRE                                         r  Block_Rom/write_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Block_Rom/write_address_reg[7]/Q
                         net (fo=98, routed)          0.242     1.896    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y16         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.909     2.074    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.778    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.577%)  route 0.244ns (63.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.593     1.512    Block_Rom/clk_IBUF_BUFG
    SLICE_X79Y81         FDRE                                         r  Block_Rom/write_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Block_Rom/write_address_reg[6]/Q
                         net (fo=98, routed)          0.244     1.898    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y16         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.909     2.074    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.778    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.054%)  route 0.250ns (63.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.593     1.512    Block_Rom/clk_IBUF_BUFG
    SLICE_X79Y81         FDRE                                         r  Block_Rom/write_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Block_Rom/write_address_reg[5]/Q
                         net (fo=98, routed)          0.250     1.903    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y16         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.909     2.074    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.778    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.054%)  route 0.250ns (63.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.594     1.513    Block_Rom/clk_IBUF_BUFG
    SLICE_X79Y82         FDRE                                         r  Block_Rom/write_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Block_Rom/write_address_reg[10]/Q
                         net (fo=98, routed)          0.250     1.904    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y16         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.909     2.074    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.778    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.218%)  route 0.271ns (65.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.593     1.512    Block_Rom/clk_IBUF_BUFG
    SLICE_X79Y81         FDRE                                         r  Block_Rom/write_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y81         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Block_Rom/write_address_reg[7]/Q
                         net (fo=98, routed)          0.271     1.924    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y16         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.902     2.067    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.588    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.771    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sobel/data_reg[0][2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobel/Gx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.559     1.478    sobel/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  sobel/data_reg[0][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sobel/data_reg[0][2][2]/Q
                         net (fo=8, routed)           0.066     1.686    sobel/data_reg[0][2]_0[2]
    SLICE_X58Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.731 r  sobel/Gx[3]_i_6/O
                         net (fo=1, routed)           0.000     1.731    sobel/Gx[3]_i_6_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.796 r  sobel/Gx_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.796    sobel/Gx_reg0[2]
    SLICE_X58Y81         FDRE                                         r  sobel/Gx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.828     1.993    sobel/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  sobel/Gx_reg[2]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.134     1.625    sobel/Gx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Block_Rom/gray_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/write_address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.593     1.512    Block_Rom/clk_IBUF_BUFG
    SLICE_X77Y84         FDRE                                         r  Block_Rom/gray_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y84         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Block_Rom/gray_count_reg[14]/Q
                         net (fo=3, routed)           0.120     1.774    Block_Rom/gray_count_reg[14]
    SLICE_X76Y83         LUT3 (Prop_lut3_I2_O)        0.045     1.819 r  Block_Rom/write_address[14]_i_1/O
                         net (fo=1, routed)           0.000     1.819    Block_Rom/write_address[14]_i_1_n_0
    SLICE_X76Y83         FDRE                                         r  Block_Rom/write_address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.863     2.028    Block_Rom/clk_IBUF_BUFG
    SLICE_X76Y83         FDRE                                         r  Block_Rom/write_address_reg[14]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X76Y83         FDRE (Hold_fdre_C_D)         0.121     1.646    Block_Rom/write_address_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 trans/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trans/bit_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.585     1.504    trans/clk_IBUF_BUFG
    SLICE_X75Y73         FDRE                                         r  trans/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y73         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  trans/FSM_sequential_current_state_reg[0]/Q
                         net (fo=15, routed)          0.122     1.768    trans/current_state[0]
    SLICE_X74Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  trans/bit_index[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    trans/bit_index[0]_i_1__0_n_0
    SLICE_X74Y73         FDRE                                         r  trans/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.855     2.020    trans/clk_IBUF_BUFG
    SLICE_X74Y73         FDRE                                         r  trans/bit_index_reg[0]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X74Y73         FDRE (Hold_fdre_C_D)         0.120     1.637    trans/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y25  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y25  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y28  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y28  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y26  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y26  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y29  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y29  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y27  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y27  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85  Block_Rom/all_loaded_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85  Block_Rom/all_loaded_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y81  Block_Rom/gray_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y81  Block_Rom/gray_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y83  Block_Rom/gray_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y83  Block_Rom/gray_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y83  Block_Rom/gray_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y83  Block_Rom/gray_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y84  Block_Rom/gray_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y84  Block_Rom/gray_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85  Block_Rom/all_loaded_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85  Block_Rom/all_loaded_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y81  Block_Rom/gray_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y81  Block_Rom/gray_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y83  Block_Rom/gray_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y83  Block_Rom/gray_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y83  Block_Rom/gray_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y83  Block_Rom/gray_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y84  Block_Rom/gray_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y84  Block_Rom/gray_count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/hsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.868ns  (logic 4.083ns (46.036%)  route 4.786ns (53.964%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE                         0.000     0.000 r  VGA/hsync_reg/C
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/hsync_reg/Q
                         net (fo=1, routed)           4.786     5.304    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     8.868 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.868    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.698ns  (logic 4.083ns (46.942%)  route 4.615ns (53.058%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE                         0.000     0.000 r  VGA/vsync_reg/C
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/vsync_reg/Q
                         net (fo=1, routed)           4.615     5.133    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.698 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.698    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.786ns  (logic 4.137ns (53.135%)  route 3.649ns (46.865%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_7/C
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA/red_reg[3]_lopt_replica_7/Q
                         net (fo=1, routed)           3.649     4.068    lopt_6
    B6                   OBUF (Prop_obuf_I_O)         3.718     7.786 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.786    green[2]
    B6                                                                r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.748ns  (logic 4.138ns (53.413%)  route 3.610ns (46.587%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_8/C
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA/red_reg[3]_lopt_replica_8/Q
                         net (fo=1, routed)           3.610     4.029    lopt_7
    A6                   OBUF (Prop_obuf_I_O)         3.719     7.748 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.748    green[3]
    A6                                                                r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.729ns  (logic 4.056ns (52.478%)  route 3.673ns (47.522%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y106        FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_5/C
    SLICE_X70Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/red_reg[3]_lopt_replica_5/Q
                         net (fo=1, routed)           3.673     4.191    lopt_4
    C6                   OBUF (Prop_obuf_I_O)         3.538     7.729 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.729    green[0]
    C6                                                                r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 4.139ns (54.253%)  route 3.490ns (45.747%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_6/C
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA/red_reg[3]_lopt_replica_6/Q
                         net (fo=1, routed)           3.490     3.909    lopt_5
    A5                   OBUF (Prop_obuf_I_O)         3.720     7.628 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.628    green[1]
    A5                                                                r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.626ns  (logic 4.003ns (52.491%)  route 3.623ns (47.509%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica/C
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA/red_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.623     4.079    lopt
    B7                   OBUF (Prop_obuf_I_O)         3.547     7.626 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.626    blue[0]
    B7                                                                r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.539ns  (logic 4.070ns (53.982%)  route 3.469ns (46.018%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y106        FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_4/C
    SLICE_X70Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/red_reg[3]_lopt_replica_4/Q
                         net (fo=1, routed)           3.469     3.987    lopt_3
    D8                   OBUF (Prop_obuf_I_O)         3.552     7.539 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.539    blue[3]
    D8                                                                r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 3.991ns (53.088%)  route 3.527ns (46.912%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_11/C
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA/red_reg[3]_lopt_replica_11/Q
                         net (fo=1, routed)           3.527     3.983    lopt_10
    C5                   OBUF (Prop_obuf_I_O)         3.535     7.518 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.518    red[2]
    C5                                                                r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.468ns  (logic 4.007ns (53.656%)  route 3.461ns (46.344%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_2/C
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA/red_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           3.461     3.917    lopt_1
    C7                   OBUF (Prop_obuf_I_O)         3.551     7.468 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.468    blue[1]
    C7                                                                r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vcount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE                         0.000     0.000 r  VGA/vcount_reg[9]/C
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  VGA/vcount_reg[9]/Q
                         net (fo=7, routed)           0.144     0.285    VGA/Hread[9]
    SLICE_X68Y88         LUT6 (Prop_lut6_I3_O)        0.045     0.330 r  VGA/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.330    VGA/vcount[3]
    SLICE_X68Y88         FDRE                                         r  VGA/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vcount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE                         0.000     0.000 r  VGA/vcount_reg[1]/C
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/vcount_reg[1]/Q
                         net (fo=10, routed)          0.149     0.313    VGA/Hread[1]
    SLICE_X66Y88         LUT2 (Prop_lut2_I1_O)        0.045     0.358 r  VGA/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    VGA/vcount[1]
    SLICE_X66Y88         FDRE                                         r  VGA/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/hcount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE                         0.000     0.000 r  VGA/hcount_reg[3]/C
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  VGA/hcount_reg[3]/Q
                         net (fo=4, routed)           0.124     0.272    VGA/Wread[3]
    SLICE_X66Y85         LUT5 (Prop_lut5_I0_O)        0.099     0.371 r  VGA/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.371    VGA/hcount[4]
    SLICE_X66Y85         FDRE                                         r  VGA/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vcount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (50.050%)  route 0.186ns (49.950%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE                         0.000     0.000 r  VGA/vcount_reg[3]/C
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  VGA/vcount_reg[3]/Q
                         net (fo=9, routed)           0.186     0.327    VGA/Hread[3]
    SLICE_X66Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.372 r  VGA/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.372    VGA/vcount[2]
    SLICE_X66Y88         FDRE                                         r  VGA/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vcount_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.247ns (63.843%)  route 0.140ns (36.157%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDRE                         0.000     0.000 r  VGA/vcount_reg[7]/C
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  VGA/vcount_reg[7]/Q
                         net (fo=7, routed)           0.140     0.288    VGA/Hread[7]
    SLICE_X70Y86         LUT6 (Prop_lut6_I4_O)        0.099     0.387 r  VGA/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.387    VGA/vcount[8]
    SLICE_X70Y86         FDRE                                         r  VGA/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vcount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE                         0.000     0.000 r  VGA/vcount_reg[9]/C
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/vcount_reg[9]/Q
                         net (fo=7, routed)           0.204     0.345    VGA/Hread[9]
    SLICE_X69Y88         LUT6 (Prop_lut6_I4_O)        0.045     0.390 r  VGA/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.390    VGA/vcount[9]
    SLICE_X69Y88         FDRE                                         r  VGA/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/hcount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE                         0.000     0.000 r  VGA/hcount_reg[0]/C
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/hcount_reg[0]/Q
                         net (fo=7, routed)           0.186     0.350    VGA/Wread[0]
    SLICE_X66Y85         LUT2 (Prop_lut2_I0_O)        0.043     0.393 r  VGA/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    VGA/hcount[1]
    SLICE_X66Y85         FDRE                                         r  VGA/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/hcount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE                         0.000     0.000 r  VGA/hcount_reg[0]/C
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/hcount_reg[0]/Q
                         net (fo=7, routed)           0.186     0.350    VGA/Wread[0]
    SLICE_X66Y85         LUT4 (Prop_lut4_I1_O)        0.043     0.393 r  VGA/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.393    VGA/hcount[3]
    SLICE_X66Y85         FDRE                                         r  VGA/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/hcount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDRE                         0.000     0.000 r  VGA/hcount_reg[6]/C
    SLICE_X70Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/hcount_reg[6]/Q
                         net (fo=8, routed)           0.186     0.350    VGA/Wread[6]
    SLICE_X70Y87         LUT4 (Prop_lut4_I2_O)        0.043     0.393 r  VGA/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.393    VGA/hcount[7]
    SLICE_X70Y87         FDRE                                         r  VGA/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/hcount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE                         0.000     0.000 r  VGA/hcount_reg[0]/C
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  VGA/hcount_reg[0]/Q
                         net (fo=7, routed)           0.186     0.350    VGA/Wread[0]
    SLICE_X66Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  VGA/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    VGA/hcount[0]
    SLICE_X66Y85         FDRE                                         r  VGA/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sobel/W_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_Counter_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.505ns  (logic 4.614ns (40.108%)  route 6.890ns (59.892%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.628     5.231    sobel/clk_IBUF_BUFG
    SLICE_X68Y85         FDRE                                         r  sobel/W_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y85         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  sobel/W_counter_reg[11]/Q
                         net (fo=6, routed)           1.338     7.025    sobel/counter_W[11]
    SLICE_X79Y84         LUT2 (Prop_lut2_I0_O)        0.153     7.178 r  sobel/Sobel_Counter_flag_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.644     7.822    sobel/Sobel_Counter_flag_OBUF_inst_i_4_n_0
    SLICE_X79Y85         LUT6 (Prop_lut6_I5_O)        0.327     8.149 r  sobel/Sobel_Counter_flag_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.999     9.147    sobel/Sobel_Counter_flag_OBUF_inst_i_3_n_0
    SLICE_X72Y83         LUT6 (Prop_lut6_I5_O)        0.124     9.271 r  sobel/Sobel_Counter_flag_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.910    13.181    Sobel_Counter_flag_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.554    16.735 r  Sobel_Counter_flag_OBUF_inst/O
                         net (fo=0)                   0.000    16.735    Sobel_Counter_flag
    T15                                                               r  Sobel_Counter_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.299ns  (logic 1.774ns (15.701%)  route 9.525ns (84.299%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.625     5.228    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y85         FDRE                                         r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=150, routed)         3.434     9.118    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.242    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22_n_0
    SLICE_X10Y27         MUXF7 (Prop_muxf7_I0_O)      0.241     9.483 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.483    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X10Y27         MUXF8 (Prop_muxf8_I0_O)      0.098     9.581 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.891    12.472    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I0_O)        0.319    12.791 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.791    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X63Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    13.029 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.657    14.686    VGA/BRAM_PORTB_0_dout[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I2_O)        0.298    14.984 r  VGA/display/O
                         net (fo=12, routed)          1.542    16.526    VGA/display__0
    SLICE_X71Y106        FDRE                                         r  VGA/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]_lopt_replica_10/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.299ns  (logic 1.774ns (15.701%)  route 9.525ns (84.299%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.625     5.228    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y85         FDRE                                         r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=150, routed)         3.434     9.118    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.242    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22_n_0
    SLICE_X10Y27         MUXF7 (Prop_muxf7_I0_O)      0.241     9.483 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.483    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X10Y27         MUXF8 (Prop_muxf8_I0_O)      0.098     9.581 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.891    12.472    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I0_O)        0.319    12.791 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.791    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X63Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    13.029 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.657    14.686    VGA/BRAM_PORTB_0_dout[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I2_O)        0.298    14.984 r  VGA/display/O
                         net (fo=12, routed)          1.542    16.526    VGA/display__0
    SLICE_X71Y106        FDRE                                         r  VGA/red_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.299ns  (logic 1.774ns (15.701%)  route 9.525ns (84.299%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.625     5.228    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y85         FDRE                                         r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=150, routed)         3.434     9.118    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.242    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22_n_0
    SLICE_X10Y27         MUXF7 (Prop_muxf7_I0_O)      0.241     9.483 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.483    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X10Y27         MUXF8 (Prop_muxf8_I0_O)      0.098     9.581 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.891    12.472    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I0_O)        0.319    12.791 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.791    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X63Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    13.029 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.657    14.686    VGA/BRAM_PORTB_0_dout[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I2_O)        0.298    14.984 r  VGA/display/O
                         net (fo=12, routed)          1.542    16.526    VGA/display__0
    SLICE_X70Y106        FDRE                                         r  VGA/red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]_lopt_replica_6/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.299ns  (logic 1.774ns (15.701%)  route 9.525ns (84.299%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.625     5.228    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y85         FDRE                                         r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=150, routed)         3.434     9.118    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.242    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22_n_0
    SLICE_X10Y27         MUXF7 (Prop_muxf7_I0_O)      0.241     9.483 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.483    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X10Y27         MUXF8 (Prop_muxf8_I0_O)      0.098     9.581 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.891    12.472    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I0_O)        0.319    12.791 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.791    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X63Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    13.029 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.657    14.686    VGA/BRAM_PORTB_0_dout[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I2_O)        0.298    14.984 r  VGA/display/O
                         net (fo=12, routed)          1.542    16.526    VGA/display__0
    SLICE_X71Y106        FDRE                                         r  VGA/red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]_lopt_replica_7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.299ns  (logic 1.774ns (15.701%)  route 9.525ns (84.299%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.625     5.228    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y85         FDRE                                         r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=150, routed)         3.434     9.118    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.242    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22_n_0
    SLICE_X10Y27         MUXF7 (Prop_muxf7_I0_O)      0.241     9.483 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.483    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X10Y27         MUXF8 (Prop_muxf8_I0_O)      0.098     9.581 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.891    12.472    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I0_O)        0.319    12.791 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.791    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X63Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    13.029 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.657    14.686    VGA/BRAM_PORTB_0_dout[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I2_O)        0.298    14.984 r  VGA/display/O
                         net (fo=12, routed)          1.542    16.526    VGA/display__0
    SLICE_X71Y106        FDRE                                         r  VGA/red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.109ns  (logic 1.774ns (15.969%)  route 9.335ns (84.031%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.625     5.228    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y85         FDRE                                         r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=150, routed)         3.434     9.118    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.242    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22_n_0
    SLICE_X10Y27         MUXF7 (Prop_muxf7_I0_O)      0.241     9.483 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.483    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X10Y27         MUXF8 (Prop_muxf8_I0_O)      0.098     9.581 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.891    12.472    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I0_O)        0.319    12.791 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.791    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X63Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    13.029 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.657    14.686    VGA/BRAM_PORTB_0_dout[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I2_O)        0.298    14.984 r  VGA/display/O
                         net (fo=12, routed)          1.353    16.337    VGA/display__0
    SLICE_X70Y106        FDRE                                         r  VGA/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.109ns  (logic 1.774ns (15.969%)  route 9.335ns (84.031%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.625     5.228    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y85         FDRE                                         r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=150, routed)         3.434     9.118    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.242    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22_n_0
    SLICE_X10Y27         MUXF7 (Prop_muxf7_I0_O)      0.241     9.483 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.483    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X10Y27         MUXF8 (Prop_muxf8_I0_O)      0.098     9.581 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.891    12.472    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I0_O)        0.319    12.791 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.791    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X63Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    13.029 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.657    14.686    VGA/BRAM_PORTB_0_dout[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I2_O)        0.298    14.984 r  VGA/display/O
                         net (fo=12, routed)          1.353    16.337    VGA/display__0
    SLICE_X71Y106        FDRE                                         r  VGA/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.109ns  (logic 1.774ns (15.969%)  route 9.335ns (84.031%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.625     5.228    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y85         FDRE                                         r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=150, routed)         3.434     9.118    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.242    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22_n_0
    SLICE_X10Y27         MUXF7 (Prop_muxf7_I0_O)      0.241     9.483 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.483    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X10Y27         MUXF8 (Prop_muxf8_I0_O)      0.098     9.581 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.891    12.472    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I0_O)        0.319    12.791 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.791    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X63Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    13.029 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.657    14.686    VGA/BRAM_PORTB_0_dout[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I2_O)        0.298    14.984 r  VGA/display/O
                         net (fo=12, routed)          1.353    16.337    VGA/display__0
    SLICE_X70Y106        FDRE                                         r  VGA/red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]_lopt_replica_9/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.109ns  (logic 1.774ns (15.969%)  route 9.335ns (84.031%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.625     5.228    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y85         FDRE                                         r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=150, routed)         3.434     9.118    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.124     9.242 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     9.242    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_22_n_0
    SLICE_X10Y27         MUXF7 (Prop_muxf7_I0_O)      0.241     9.483 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     9.483    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_10_n_0
    SLICE_X10Y27         MUXF8 (Prop_muxf8_I0_O)      0.098     9.581 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.891    12.472    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I0_O)        0.319    12.791 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.791    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X63Y81         MUXF7 (Prop_muxf7_I0_O)      0.238    13.029 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=13, routed)          1.657    14.686    VGA/BRAM_PORTB_0_dout[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I2_O)        0.298    14.984 r  VGA/display/O
                         net (fo=12, routed)          1.353    16.337    VGA/display__0
    SLICE_X71Y106        FDRE                                         r  VGA/red_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.164ns (49.550%)  route 0.167ns (50.450%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.564     1.483    sobel/clk_IBUF_BUFG
    SLICE_X66Y84         FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.167     1.814    VGA/sobelready_OBUF
    SLICE_X66Y85         FDRE                                         r  VGA/hcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.164ns (49.550%)  route 0.167ns (50.450%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.564     1.483    sobel/clk_IBUF_BUFG
    SLICE_X66Y84         FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.167     1.814    VGA/sobelready_OBUF
    SLICE_X66Y85         FDRE                                         r  VGA/hcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.164ns (49.550%)  route 0.167ns (50.450%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.564     1.483    sobel/clk_IBUF_BUFG
    SLICE_X66Y84         FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.167     1.814    VGA/sobelready_OBUF
    SLICE_X66Y85         FDRE                                         r  VGA/hcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.164ns (49.550%)  route 0.167ns (50.450%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.564     1.483    sobel/clk_IBUF_BUFG
    SLICE_X66Y84         FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.167     1.814    VGA/sobelready_OBUF
    SLICE_X66Y85         FDRE                                         r  VGA/hcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.164ns (49.550%)  route 0.167ns (50.450%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.564     1.483    sobel/clk_IBUF_BUFG
    SLICE_X66Y84         FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.167     1.814    VGA/sobelready_OBUF
    SLICE_X66Y85         FDRE                                         r  VGA/hcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.164ns (31.634%)  route 0.354ns (68.366%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.564     1.483    sobel/clk_IBUF_BUFG
    SLICE_X66Y84         FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.354     2.002    VGA/sobelready_OBUF
    SLICE_X70Y87         FDRE                                         r  VGA/hcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.164ns (31.634%)  route 0.354ns (68.366%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.564     1.483    sobel/clk_IBUF_BUFG
    SLICE_X66Y84         FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.354     2.002    VGA/sobelready_OBUF
    SLICE_X70Y87         FDRE                                         r  VGA/hcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.164ns (27.277%)  route 0.437ns (72.723%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.564     1.483    sobel/clk_IBUF_BUFG
    SLICE_X66Y84         FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.437     2.085    VGA/sobelready_OBUF
    SLICE_X70Y88         FDRE                                         r  VGA/hcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.164ns (27.277%)  route 0.437ns (72.723%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.564     1.483    sobel/clk_IBUF_BUFG
    SLICE_X66Y84         FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.437     2.085    VGA/sobelready_OBUF
    SLICE_X70Y88         FDRE                                         r  VGA/hcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.164ns (27.277%)  route 0.437ns (72.723%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.564     1.483    sobel/clk_IBUF_BUFG
    SLICE_X66Y84         FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.437     2.085    VGA/sobelready_OBUF
    SLICE_X70Y88         FDRE                                         r  VGA/hcount_reg[9]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           382 Endpoints
Min Delay           382 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sobel/data_reg[1][0][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.571ns  (logic 1.728ns (20.161%)  route 6.843ns (79.839%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=146, routed)         4.445     5.925    sobel/reset_IBUF
    SLICE_X67Y83         LUT6 (Prop_lut6_I2_O)        0.124     6.049 f  sobel/data[2][0][7]_i_2/O
                         net (fo=3, routed)           0.833     6.882    sobel/data[2][0][7]_i_2_n_0
    SLICE_X66Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.006 r  sobel/data[1][0][6]_i_1/O
                         net (fo=7, routed)           1.565     8.571    sobel/data[1][0][6]_i_1_n_0
    SLICE_X54Y82         FDRE                                         r  sobel/data_reg[1][0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.496     4.919    sobel/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  sobel/data_reg[1][0][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sobel/data_reg[1][0][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.571ns  (logic 1.728ns (20.161%)  route 6.843ns (79.839%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=146, routed)         4.445     5.925    sobel/reset_IBUF
    SLICE_X67Y83         LUT6 (Prop_lut6_I2_O)        0.124     6.049 f  sobel/data[2][0][7]_i_2/O
                         net (fo=3, routed)           0.833     6.882    sobel/data[2][0][7]_i_2_n_0
    SLICE_X66Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.006 r  sobel/data[1][0][6]_i_1/O
                         net (fo=7, routed)           1.565     8.571    sobel/data[1][0][6]_i_1_n_0
    SLICE_X54Y82         FDRE                                         r  sobel/data_reg[1][0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.496     4.919    sobel/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  sobel/data_reg[1][0][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sobel/data_reg[1][0][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.571ns  (logic 1.728ns (20.161%)  route 6.843ns (79.839%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=146, routed)         4.445     5.925    sobel/reset_IBUF
    SLICE_X67Y83         LUT6 (Prop_lut6_I2_O)        0.124     6.049 f  sobel/data[2][0][7]_i_2/O
                         net (fo=3, routed)           0.833     6.882    sobel/data[2][0][7]_i_2_n_0
    SLICE_X66Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.006 r  sobel/data[1][0][6]_i_1/O
                         net (fo=7, routed)           1.565     8.571    sobel/data[1][0][6]_i_1_n_0
    SLICE_X54Y82         FDRE                                         r  sobel/data_reg[1][0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.496     4.919    sobel/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  sobel/data_reg[1][0][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sobel/data_reg[1][0][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.571ns  (logic 1.728ns (20.161%)  route 6.843ns (79.839%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=146, routed)         4.445     5.925    sobel/reset_IBUF
    SLICE_X67Y83         LUT6 (Prop_lut6_I2_O)        0.124     6.049 f  sobel/data[2][0][7]_i_2/O
                         net (fo=3, routed)           0.833     6.882    sobel/data[2][0][7]_i_2_n_0
    SLICE_X66Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.006 r  sobel/data[1][0][6]_i_1/O
                         net (fo=7, routed)           1.565     8.571    sobel/data[1][0][6]_i_1_n_0
    SLICE_X54Y82         FDRE                                         r  sobel/data_reg[1][0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.496     4.919    sobel/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  sobel/data_reg[1][0][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/tx_byte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.478ns  (logic 1.604ns (18.919%)  route 6.874ns (81.081%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=146, routed)         6.069     7.549    trans/reset_IBUF
    SLICE_X74Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  trans/tx_byte[7]_i_1/O
                         net (fo=8, routed)           0.806     8.478    trans/tx_byte[7]_i_1_n_0
    SLICE_X75Y80         FDRE                                         r  trans/tx_byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.586     5.009    trans/clk_IBUF_BUFG
    SLICE_X75Y80         FDRE                                         r  trans/tx_byte_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/tx_byte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.478ns  (logic 1.604ns (18.919%)  route 6.874ns (81.081%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=146, routed)         6.069     7.549    trans/reset_IBUF
    SLICE_X74Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  trans/tx_byte[7]_i_1/O
                         net (fo=8, routed)           0.806     8.478    trans/tx_byte[7]_i_1_n_0
    SLICE_X75Y80         FDRE                                         r  trans/tx_byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.586     5.009    trans/clk_IBUF_BUFG
    SLICE_X75Y80         FDRE                                         r  trans/tx_byte_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/tx_byte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.478ns  (logic 1.604ns (18.919%)  route 6.874ns (81.081%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=146, routed)         6.069     7.549    trans/reset_IBUF
    SLICE_X74Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  trans/tx_byte[7]_i_1/O
                         net (fo=8, routed)           0.806     8.478    trans/tx_byte[7]_i_1_n_0
    SLICE_X75Y80         FDRE                                         r  trans/tx_byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.586     5.009    trans/clk_IBUF_BUFG
    SLICE_X75Y80         FDRE                                         r  trans/tx_byte_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/tx_byte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.338ns  (logic 1.604ns (19.238%)  route 6.734ns (80.762%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=146, routed)         6.069     7.549    trans/reset_IBUF
    SLICE_X74Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  trans/tx_byte[7]_i_1/O
                         net (fo=8, routed)           0.665     8.338    trans/tx_byte[7]_i_1_n_0
    SLICE_X75Y79         FDRE                                         r  trans/tx_byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.586     5.009    trans/clk_IBUF_BUFG
    SLICE_X75Y79         FDRE                                         r  trans/tx_byte_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/tx_byte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.338ns  (logic 1.604ns (19.238%)  route 6.734ns (80.762%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=146, routed)         6.069     7.549    trans/reset_IBUF
    SLICE_X74Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  trans/tx_byte[7]_i_1/O
                         net (fo=8, routed)           0.665     8.338    trans/tx_byte[7]_i_1_n_0
    SLICE_X75Y79         FDRE                                         r  trans/tx_byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.586     5.009    trans/clk_IBUF_BUFG
    SLICE_X75Y79         FDRE                                         r  trans/tx_byte_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            trans/tx_byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.338ns  (logic 1.604ns (19.238%)  route 6.734ns (80.762%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=146, routed)         6.069     7.549    trans/reset_IBUF
    SLICE_X74Y74         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  trans/tx_byte[7]_i_1/O
                         net (fo=8, routed)           0.665     8.338    trans/tx_byte[7]_i_1_n_0
    SLICE_X75Y79         FDRE                                         r  trans/tx_byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.586     5.009    trans/clk_IBUF_BUFG
    SLICE_X75Y79         FDRE                                         r  trans/tx_byte_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.209ns (31.023%)  route 0.465ns (68.977%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDRE                         0.000     0.000 r  VGA/hcount_reg[6]/C
    SLICE_X70Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/hcount_reg[6]/Q
                         net (fo=8, routed)           0.105     0.269    sobel/Wread[6]
    SLICE_X71Y87         LUT3 (Prop_lut3_I0_O)        0.045     0.314 r  sobel/read_address_reg_i_27/O
                         net (fo=1, routed)           0.359     0.674    Block_Rom/read_address_reg_0[6]
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.956     2.121    Block_Rom/clk_IBUF_BUFG
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.347%)  route 0.584ns (73.653%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE                         0.000     0.000 r  VGA/hcount_reg[2]/C
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/hcount_reg[2]/Q
                         net (fo=5, routed)           0.221     0.385    sobel/Wread[2]
    SLICE_X70Y85         LUT3 (Prop_lut3_I0_O)        0.045     0.430 r  sobel/read_address_reg_i_31/O
                         net (fo=1, routed)           0.363     0.793    Block_Rom/read_address_reg_0[2]
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.956     2.121    Block_Rom/clk_IBUF_BUFG
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.249ns (29.657%)  route 0.591ns (70.343%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE                         0.000     0.000 r  VGA/hcount_reg[1]/C
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  VGA/hcount_reg[1]/Q
                         net (fo=6, routed)           0.224     0.372    sobel/Wread[1]
    SLICE_X70Y85         LUT3 (Prop_lut3_I0_O)        0.101     0.473 r  sobel/read_address_reg_i_32/O
                         net (fo=1, routed)           0.366     0.840    Block_Rom/read_address_reg_0[1]
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.956     2.121    Block_Rom/clk_IBUF_BUFG
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.250ns (29.651%)  route 0.593ns (70.349%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDRE                         0.000     0.000 r  VGA/hcount_reg[7]/C
    SLICE_X70Y87         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  VGA/hcount_reg[7]/Q
                         net (fo=8, routed)           0.170     0.318    sobel/Wread[7]
    SLICE_X70Y86         LUT3 (Prop_lut3_I0_O)        0.102     0.420 r  sobel/read_address_reg_i_26/O
                         net (fo=1, routed)           0.423     0.843    Block_Rom/read_address_reg_0[7]
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.956     2.121    Block_Rom/clk_IBUF_BUFG
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.212ns (25.051%)  route 0.634ns (74.949%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDRE                         0.000     0.000 r  VGA/vcount_reg[8]/C
    SLICE_X70Y86         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/vcount_reg[8]/Q
                         net (fo=6, routed)           0.372     0.536    sobel/Hread[8]
    SLICE_X74Y87         LUT3 (Prop_lut3_I0_O)        0.048     0.584 r  sobel/read_address_reg_i_9/O
                         net (fo=1, routed)           0.263     0.846    Block_Rom/B[8]
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.956     2.121    Block_Rom/clk_IBUF_BUFG
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.211ns (24.687%)  route 0.644ns (75.313%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDRE                         0.000     0.000 r  VGA/hcount_reg[9]/C
    SLICE_X70Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/hcount_reg[9]/Q
                         net (fo=7, routed)           0.383     0.547    sobel/Wread[9]
    SLICE_X74Y87         LUT3 (Prop_lut3_I0_O)        0.047     0.594 r  sobel/read_address_reg_i_24/O
                         net (fo=1, routed)           0.261     0.855    Block_Rom/read_address_reg_0[9]
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.956     2.121    Block_Rom/clk_IBUF_BUFG
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.209ns (23.751%)  route 0.671ns (76.249%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDRE                         0.000     0.000 r  VGA/hcount_reg[5]/C
    SLICE_X70Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/hcount_reg[5]/Q
                         net (fo=8, routed)           0.312     0.476    sobel/Wread[5]
    SLICE_X70Y87         LUT3 (Prop_lut3_I0_O)        0.045     0.521 r  sobel/read_address_reg_i_28/O
                         net (fo=1, routed)           0.359     0.880    Block_Rom/read_address_reg_0[5]
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.956     2.121    Block_Rom/clk_IBUF_BUFG
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.208ns (23.461%)  route 0.679ns (76.539%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDRE                         0.000     0.000 r  VGA/hcount_reg[8]/C
    SLICE_X70Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/hcount_reg[8]/Q
                         net (fo=7, routed)           0.310     0.474    sobel/Wread[8]
    SLICE_X71Y87         LUT3 (Prop_lut3_I0_O)        0.044     0.518 r  sobel/read_address_reg_i_25/O
                         net (fo=1, routed)           0.369     0.887    Block_Rom/read_address_reg_0[8]
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.956     2.121    Block_Rom/clk_IBUF_BUFG
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.186ns (20.114%)  route 0.739ns (79.886%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDRE                         0.000     0.000 r  VGA/vcount_reg[9]/C
    SLICE_X69Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/vcount_reg[9]/Q
                         net (fo=7, routed)           0.519     0.660    sobel/Hread[9]
    SLICE_X74Y87         LUT3 (Prop_lut3_I0_O)        0.045     0.705 r  sobel/read_address_reg_i_8/O
                         net (fo=1, routed)           0.220     0.925    Block_Rom/B[9]
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.956     2.121    Block_Rom/clk_IBUF_BUFG
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.209ns (21.772%)  route 0.751ns (78.228%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE                         0.000     0.000 r  VGA/hcount_reg[4]/C
    SLICE_X66Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/hcount_reg[4]/Q
                         net (fo=4, routed)           0.327     0.491    sobel/Wread[4]
    SLICE_X70Y86         LUT3 (Prop_lut3_I0_O)        0.045     0.536 r  sobel/read_address_reg_i_29/O
                         net (fo=1, routed)           0.424     0.960    Block_Rom/read_address_reg_0[4]
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.956     2.121    Block_Rom/clk_IBUF_BUFG
    DSP48_X2Y34          DSP48E1                                      r  Block_Rom/read_address_reg/CLK





