

================================================================
== Vitis HLS Report for 'conv3_stream5_Pipeline_Conv3_ky'
================================================================
* Date:           Tue Oct 28 17:30:00 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.279 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv3_ky  |       25|       25|        10|          4|          1|     5|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 13 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 14 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%win2_798_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_798"   --->   Operation 15 'read' 'win2_798_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%win2_767_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_767"   --->   Operation 16 'read' 'win2_767_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%win2_735_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_735"   --->   Operation 17 'read' 'win2_735_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%win2_703_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_703"   --->   Operation 18 'read' 'win2_703_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%win2_671_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_671"   --->   Operation 19 'read' 'win2_671_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%win2_768_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_768"   --->   Operation 20 'read' 'win2_768_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%win2_766_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_766"   --->   Operation 21 'read' 'win2_766_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%win2_734_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_734"   --->   Operation 22 'read' 'win2_734_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%win2_702_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_702"   --->   Operation 23 'read' 'win2_702_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%win2_670_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_670"   --->   Operation 24 'read' 'win2_670_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%win2_797_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_797"   --->   Operation 25 'read' 'win2_797_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%win2_765_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_765"   --->   Operation 26 'read' 'win2_765_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%win2_733_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_733"   --->   Operation 27 'read' 'win2_733_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%win2_701_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_701"   --->   Operation 28 'read' 'win2_701_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%win2_669_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_669"   --->   Operation 29 'read' 'win2_669_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%win2_796_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_796"   --->   Operation 30 'read' 'win2_796_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%win2_764_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_764"   --->   Operation 31 'read' 'win2_764_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%win2_732_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_732"   --->   Operation 32 'read' 'win2_732_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%win2_700_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_700"   --->   Operation 33 'read' 'win2_700_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%win2_668_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_668"   --->   Operation 34 'read' 'win2_668_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%win2_795_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_795"   --->   Operation 35 'read' 'win2_795_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%win2_763_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_763"   --->   Operation 36 'read' 'win2_763_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%win2_731_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_731"   --->   Operation 37 'read' 'win2_731_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%win2_699_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_699"   --->   Operation 38 'read' 'win2_699_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%win2_667_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_667"   --->   Operation 39 'read' 'win2_667_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%win2_794_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_794"   --->   Operation 40 'read' 'win2_794_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%win2_762_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_762"   --->   Operation 41 'read' 'win2_762_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%win2_730_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_730"   --->   Operation 42 'read' 'win2_730_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%win2_698_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_698"   --->   Operation 43 'read' 'win2_698_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%win2_666_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_666"   --->   Operation 44 'read' 'win2_666_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%win2_793_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_793"   --->   Operation 45 'read' 'win2_793_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%win2_761_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_761"   --->   Operation 46 'read' 'win2_761_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%win2_729_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_729"   --->   Operation 47 'read' 'win2_729_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%win2_697_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_697"   --->   Operation 48 'read' 'win2_697_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%win2_665_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_665"   --->   Operation 49 'read' 'win2_665_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%win2_792_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_792"   --->   Operation 50 'read' 'win2_792_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%win2_760_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_760"   --->   Operation 51 'read' 'win2_760_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%win2_728_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_728"   --->   Operation 52 'read' 'win2_728_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%win2_696_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_696"   --->   Operation 53 'read' 'win2_696_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%win2_664_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_664"   --->   Operation 54 'read' 'win2_664_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%win2_791_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_791"   --->   Operation 55 'read' 'win2_791_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%win2_759_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_759"   --->   Operation 56 'read' 'win2_759_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%win2_727_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_727"   --->   Operation 57 'read' 'win2_727_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%win2_695_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_695"   --->   Operation 58 'read' 'win2_695_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%win2_663_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_663"   --->   Operation 59 'read' 'win2_663_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%win2_790_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_790"   --->   Operation 60 'read' 'win2_790_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%win2_758_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_758"   --->   Operation 61 'read' 'win2_758_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%win2_726_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_726"   --->   Operation 62 'read' 'win2_726_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%win2_694_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_694"   --->   Operation 63 'read' 'win2_694_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%win2_662_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_662"   --->   Operation 64 'read' 'win2_662_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%win2_789_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_789"   --->   Operation 65 'read' 'win2_789_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%win2_757_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_757"   --->   Operation 66 'read' 'win2_757_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%win2_725_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_725"   --->   Operation 67 'read' 'win2_725_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%win2_693_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_693"   --->   Operation 68 'read' 'win2_693_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%win2_661_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_661"   --->   Operation 69 'read' 'win2_661_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%win2_788_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_788"   --->   Operation 70 'read' 'win2_788_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%win2_756_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_756"   --->   Operation 71 'read' 'win2_756_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%win2_724_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_724"   --->   Operation 72 'read' 'win2_724_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%win2_692_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_692"   --->   Operation 73 'read' 'win2_692_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%win2_660_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_660"   --->   Operation 74 'read' 'win2_660_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%win2_787_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_787"   --->   Operation 75 'read' 'win2_787_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%win2_755_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_755"   --->   Operation 76 'read' 'win2_755_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%win2_723_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_723"   --->   Operation 77 'read' 'win2_723_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%win2_691_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_691"   --->   Operation 78 'read' 'win2_691_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%win2_659_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_659"   --->   Operation 79 'read' 'win2_659_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%win2_786_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_786"   --->   Operation 80 'read' 'win2_786_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%win2_754_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_754"   --->   Operation 81 'read' 'win2_754_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%win2_722_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_722"   --->   Operation 82 'read' 'win2_722_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%win2_690_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_690"   --->   Operation 83 'read' 'win2_690_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%win2_658_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_658"   --->   Operation 84 'read' 'win2_658_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%win2_785_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_785"   --->   Operation 85 'read' 'win2_785_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%win2_753_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_753"   --->   Operation 86 'read' 'win2_753_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%win2_721_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_721"   --->   Operation 87 'read' 'win2_721_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%win2_689_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_689"   --->   Operation 88 'read' 'win2_689_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%win2_657_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_657"   --->   Operation 89 'read' 'win2_657_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%win2_784_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_784"   --->   Operation 90 'read' 'win2_784_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%win2_752_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_752"   --->   Operation 91 'read' 'win2_752_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%win2_720_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_720"   --->   Operation 92 'read' 'win2_720_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%win2_688_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_688"   --->   Operation 93 'read' 'win2_688_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%win2_656_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_656"   --->   Operation 94 'read' 'win2_656_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%win2_783_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_783"   --->   Operation 95 'read' 'win2_783_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%win2_751_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_751"   --->   Operation 96 'read' 'win2_751_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%win2_719_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_719"   --->   Operation 97 'read' 'win2_719_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%win2_687_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_687"   --->   Operation 98 'read' 'win2_687_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%win2_655_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_655"   --->   Operation 99 'read' 'win2_655_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%win2_782_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_782"   --->   Operation 100 'read' 'win2_782_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%win2_750_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_750"   --->   Operation 101 'read' 'win2_750_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%win2_718_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_718"   --->   Operation 102 'read' 'win2_718_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%win2_686_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_686"   --->   Operation 103 'read' 'win2_686_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%win2_654_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_654"   --->   Operation 104 'read' 'win2_654_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%win2_781_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_781"   --->   Operation 105 'read' 'win2_781_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%win2_749_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_749"   --->   Operation 106 'read' 'win2_749_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%win2_717_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_717"   --->   Operation 107 'read' 'win2_717_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%win2_685_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_685"   --->   Operation 108 'read' 'win2_685_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%win2_653_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_653"   --->   Operation 109 'read' 'win2_653_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%win2_780_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_780"   --->   Operation 110 'read' 'win2_780_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%win2_748_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_748"   --->   Operation 111 'read' 'win2_748_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%win2_716_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_716"   --->   Operation 112 'read' 'win2_716_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%win2_684_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_684"   --->   Operation 113 'read' 'win2_684_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%win2_652_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_652"   --->   Operation 114 'read' 'win2_652_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%win2_779_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_779"   --->   Operation 115 'read' 'win2_779_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%win2_747_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_747"   --->   Operation 116 'read' 'win2_747_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%win2_715_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_715"   --->   Operation 117 'read' 'win2_715_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%win2_683_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_683"   --->   Operation 118 'read' 'win2_683_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%win2_651_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_651"   --->   Operation 119 'read' 'win2_651_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%win2_778_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_778"   --->   Operation 120 'read' 'win2_778_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%win2_746_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_746"   --->   Operation 121 'read' 'win2_746_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%win2_714_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_714"   --->   Operation 122 'read' 'win2_714_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%win2_682_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_682"   --->   Operation 123 'read' 'win2_682_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%win2_650_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_650"   --->   Operation 124 'read' 'win2_650_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%win2_777_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_777"   --->   Operation 125 'read' 'win2_777_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%win2_745_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_745"   --->   Operation 126 'read' 'win2_745_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%win2_713_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_713"   --->   Operation 127 'read' 'win2_713_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%win2_681_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_681"   --->   Operation 128 'read' 'win2_681_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%win2_649_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_649"   --->   Operation 129 'read' 'win2_649_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%win2_776_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_776"   --->   Operation 130 'read' 'win2_776_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%win2_744_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_744"   --->   Operation 131 'read' 'win2_744_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%win2_712_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_712"   --->   Operation 132 'read' 'win2_712_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%win2_680_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_680"   --->   Operation 133 'read' 'win2_680_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%win2_648_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_648"   --->   Operation 134 'read' 'win2_648_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%win2_775_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_775"   --->   Operation 135 'read' 'win2_775_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%win2_743_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_743"   --->   Operation 136 'read' 'win2_743_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%win2_711_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_711"   --->   Operation 137 'read' 'win2_711_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%win2_679_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_679"   --->   Operation 138 'read' 'win2_679_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%win2_647_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_647"   --->   Operation 139 'read' 'win2_647_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%win2_774_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_774"   --->   Operation 140 'read' 'win2_774_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%win2_742_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_742"   --->   Operation 141 'read' 'win2_742_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%win2_710_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_710"   --->   Operation 142 'read' 'win2_710_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%win2_678_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_678"   --->   Operation 143 'read' 'win2_678_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%win2_646_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_646"   --->   Operation 144 'read' 'win2_646_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%win2_773_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_773"   --->   Operation 145 'read' 'win2_773_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%win2_741_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_741"   --->   Operation 146 'read' 'win2_741_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%win2_709_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_709"   --->   Operation 147 'read' 'win2_709_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%win2_677_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_677"   --->   Operation 148 'read' 'win2_677_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%win2_645_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_645"   --->   Operation 149 'read' 'win2_645_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%win2_772_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_772"   --->   Operation 150 'read' 'win2_772_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%win2_740_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_740"   --->   Operation 151 'read' 'win2_740_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%win2_708_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_708"   --->   Operation 152 'read' 'win2_708_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%win2_676_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_676"   --->   Operation 153 'read' 'win2_676_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%win2_644_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_644"   --->   Operation 154 'read' 'win2_644_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%win2_771_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_771"   --->   Operation 155 'read' 'win2_771_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%win2_739_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_739"   --->   Operation 156 'read' 'win2_739_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%win2_707_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_707"   --->   Operation 157 'read' 'win2_707_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%win2_675_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_675"   --->   Operation 158 'read' 'win2_675_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%win2_643_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_643"   --->   Operation 159 'read' 'win2_643_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%win2_770_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_770"   --->   Operation 160 'read' 'win2_770_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%win2_738_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_738"   --->   Operation 161 'read' 'win2_738_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%win2_706_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_706"   --->   Operation 162 'read' 'win2_706_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%win2_674_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_674"   --->   Operation 163 'read' 'win2_674_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%win2_642_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_642"   --->   Operation 164 'read' 'win2_642_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%win2_769_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_769"   --->   Operation 165 'read' 'win2_769_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%win2_737_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_737"   --->   Operation 166 'read' 'win2_737_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%win2_705_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_705"   --->   Operation 167 'read' 'win2_705_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%win2_673_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_673"   --->   Operation 168 'read' 'win2_673_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%win2_641_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_641"   --->   Operation 169 'read' 'win2_641_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%win2_799_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_799"   --->   Operation 170 'read' 'win2_799_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%win2_736_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_736"   --->   Operation 171 'read' 'win2_736_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%win2_704_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_704"   --->   Operation 172 'read' 'win2_704_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%win2_672_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_672"   --->   Operation 173 'read' 'win2_672_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%win2_640_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_640"   --->   Operation 174 'read' 'win2_640_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%win2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2"   --->   Operation 175 'read' 'win2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%win2_639_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_639"   --->   Operation 176 'read' 'win2_639_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%win2_479_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_479"   --->   Operation 177 'read' 'win2_479_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%win2_319_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_319"   --->   Operation 178 'read' 'win2_319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%win2_159_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_159"   --->   Operation 179 'read' 'win2_159_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%win2_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_1"   --->   Operation 180 'read' 'win2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%win2_638_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_638"   --->   Operation 181 'read' 'win2_638_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%win2_478_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_478"   --->   Operation 182 'read' 'win2_478_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%win2_318_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_318"   --->   Operation 183 'read' 'win2_318_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%win2_158_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_158"   --->   Operation 184 'read' 'win2_158_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%win2_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_2"   --->   Operation 185 'read' 'win2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%win2_637_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_637"   --->   Operation 186 'read' 'win2_637_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%win2_477_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_477"   --->   Operation 187 'read' 'win2_477_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%win2_317_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_317"   --->   Operation 188 'read' 'win2_317_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%win2_157_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_157"   --->   Operation 189 'read' 'win2_157_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%win2_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_3"   --->   Operation 190 'read' 'win2_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%win2_636_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_636"   --->   Operation 191 'read' 'win2_636_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%win2_476_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_476"   --->   Operation 192 'read' 'win2_476_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%win2_316_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_316"   --->   Operation 193 'read' 'win2_316_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%win2_156_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_156"   --->   Operation 194 'read' 'win2_156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%win2_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_4"   --->   Operation 195 'read' 'win2_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%win2_635_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_635"   --->   Operation 196 'read' 'win2_635_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%win2_475_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_475"   --->   Operation 197 'read' 'win2_475_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%win2_315_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_315"   --->   Operation 198 'read' 'win2_315_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%win2_155_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_155"   --->   Operation 199 'read' 'win2_155_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%win2_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_5"   --->   Operation 200 'read' 'win2_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%win2_634_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_634"   --->   Operation 201 'read' 'win2_634_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%win2_474_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_474"   --->   Operation 202 'read' 'win2_474_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%win2_314_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_314"   --->   Operation 203 'read' 'win2_314_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%win2_154_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_154"   --->   Operation 204 'read' 'win2_154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%win2_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_6"   --->   Operation 205 'read' 'win2_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%win2_633_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_633"   --->   Operation 206 'read' 'win2_633_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%win2_473_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_473"   --->   Operation 207 'read' 'win2_473_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%win2_313_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_313"   --->   Operation 208 'read' 'win2_313_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%win2_153_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_153"   --->   Operation 209 'read' 'win2_153_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%win2_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_7"   --->   Operation 210 'read' 'win2_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%win2_632_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_632"   --->   Operation 211 'read' 'win2_632_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%win2_472_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_472"   --->   Operation 212 'read' 'win2_472_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%win2_312_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_312"   --->   Operation 213 'read' 'win2_312_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%win2_152_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_152"   --->   Operation 214 'read' 'win2_152_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%win2_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_8"   --->   Operation 215 'read' 'win2_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%win2_631_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_631"   --->   Operation 216 'read' 'win2_631_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%win2_471_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_471"   --->   Operation 217 'read' 'win2_471_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%win2_311_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_311"   --->   Operation 218 'read' 'win2_311_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%win2_151_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_151"   --->   Operation 219 'read' 'win2_151_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%win2_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_9"   --->   Operation 220 'read' 'win2_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%win2_630_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_630"   --->   Operation 221 'read' 'win2_630_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%win2_470_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_470"   --->   Operation 222 'read' 'win2_470_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%win2_310_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_310"   --->   Operation 223 'read' 'win2_310_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%win2_150_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_150"   --->   Operation 224 'read' 'win2_150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%win2_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_10"   --->   Operation 225 'read' 'win2_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%win2_629_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_629"   --->   Operation 226 'read' 'win2_629_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%win2_469_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_469"   --->   Operation 227 'read' 'win2_469_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%win2_309_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_309"   --->   Operation 228 'read' 'win2_309_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%win2_149_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_149"   --->   Operation 229 'read' 'win2_149_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%win2_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_11"   --->   Operation 230 'read' 'win2_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%win2_628_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_628"   --->   Operation 231 'read' 'win2_628_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%win2_468_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_468"   --->   Operation 232 'read' 'win2_468_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%win2_308_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_308"   --->   Operation 233 'read' 'win2_308_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%win2_148_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_148"   --->   Operation 234 'read' 'win2_148_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%win2_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_12"   --->   Operation 235 'read' 'win2_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%win2_627_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_627"   --->   Operation 236 'read' 'win2_627_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%win2_467_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_467"   --->   Operation 237 'read' 'win2_467_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%win2_307_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_307"   --->   Operation 238 'read' 'win2_307_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%win2_147_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_147"   --->   Operation 239 'read' 'win2_147_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%win2_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_13"   --->   Operation 240 'read' 'win2_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%win2_626_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_626"   --->   Operation 241 'read' 'win2_626_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%win2_466_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_466"   --->   Operation 242 'read' 'win2_466_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%win2_306_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_306"   --->   Operation 243 'read' 'win2_306_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%win2_146_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_146"   --->   Operation 244 'read' 'win2_146_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%win2_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_14"   --->   Operation 245 'read' 'win2_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%win2_625_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_625"   --->   Operation 246 'read' 'win2_625_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%win2_465_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_465"   --->   Operation 247 'read' 'win2_465_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%win2_305_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_305"   --->   Operation 248 'read' 'win2_305_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%win2_145_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_145"   --->   Operation 249 'read' 'win2_145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%win2_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_15"   --->   Operation 250 'read' 'win2_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%win2_624_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_624"   --->   Operation 251 'read' 'win2_624_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%win2_464_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_464"   --->   Operation 252 'read' 'win2_464_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%win2_304_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_304"   --->   Operation 253 'read' 'win2_304_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%win2_144_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_144"   --->   Operation 254 'read' 'win2_144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%win2_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_16"   --->   Operation 255 'read' 'win2_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%win2_623_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_623"   --->   Operation 256 'read' 'win2_623_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%win2_463_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_463"   --->   Operation 257 'read' 'win2_463_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%win2_303_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_303"   --->   Operation 258 'read' 'win2_303_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%win2_143_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_143"   --->   Operation 259 'read' 'win2_143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%win2_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_17"   --->   Operation 260 'read' 'win2_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%win2_622_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_622"   --->   Operation 261 'read' 'win2_622_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%win2_462_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_462"   --->   Operation 262 'read' 'win2_462_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%win2_302_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_302"   --->   Operation 263 'read' 'win2_302_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%win2_142_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_142"   --->   Operation 264 'read' 'win2_142_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%win2_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_18"   --->   Operation 265 'read' 'win2_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%win2_621_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_621"   --->   Operation 266 'read' 'win2_621_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%win2_461_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_461"   --->   Operation 267 'read' 'win2_461_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%win2_301_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_301"   --->   Operation 268 'read' 'win2_301_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%win2_141_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_141"   --->   Operation 269 'read' 'win2_141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%win2_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_19"   --->   Operation 270 'read' 'win2_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%win2_620_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_620"   --->   Operation 271 'read' 'win2_620_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%win2_460_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_460"   --->   Operation 272 'read' 'win2_460_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%win2_300_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_300"   --->   Operation 273 'read' 'win2_300_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%win2_140_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_140"   --->   Operation 274 'read' 'win2_140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%win2_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_20"   --->   Operation 275 'read' 'win2_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%win2_619_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_619"   --->   Operation 276 'read' 'win2_619_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%win2_459_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_459"   --->   Operation 277 'read' 'win2_459_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%win2_299_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_299"   --->   Operation 278 'read' 'win2_299_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%win2_139_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_139"   --->   Operation 279 'read' 'win2_139_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%win2_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_21"   --->   Operation 280 'read' 'win2_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%win2_618_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_618"   --->   Operation 281 'read' 'win2_618_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%win2_458_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_458"   --->   Operation 282 'read' 'win2_458_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%win2_298_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_298"   --->   Operation 283 'read' 'win2_298_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%win2_138_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_138"   --->   Operation 284 'read' 'win2_138_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%win2_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_22"   --->   Operation 285 'read' 'win2_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%win2_617_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_617"   --->   Operation 286 'read' 'win2_617_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%win2_457_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_457"   --->   Operation 287 'read' 'win2_457_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%win2_297_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_297"   --->   Operation 288 'read' 'win2_297_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%win2_137_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_137"   --->   Operation 289 'read' 'win2_137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%win2_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_23"   --->   Operation 290 'read' 'win2_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%win2_616_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_616"   --->   Operation 291 'read' 'win2_616_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%win2_456_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_456"   --->   Operation 292 'read' 'win2_456_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%win2_296_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_296"   --->   Operation 293 'read' 'win2_296_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%win2_136_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_136"   --->   Operation 294 'read' 'win2_136_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%win2_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_24"   --->   Operation 295 'read' 'win2_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%win2_615_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_615"   --->   Operation 296 'read' 'win2_615_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%win2_455_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_455"   --->   Operation 297 'read' 'win2_455_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%win2_295_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_295"   --->   Operation 298 'read' 'win2_295_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%win2_135_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_135"   --->   Operation 299 'read' 'win2_135_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%win2_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_25"   --->   Operation 300 'read' 'win2_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%win2_614_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_614"   --->   Operation 301 'read' 'win2_614_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%win2_454_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_454"   --->   Operation 302 'read' 'win2_454_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%win2_294_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_294"   --->   Operation 303 'read' 'win2_294_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%win2_134_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_134"   --->   Operation 304 'read' 'win2_134_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%win2_26_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_26"   --->   Operation 305 'read' 'win2_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%win2_613_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_613"   --->   Operation 306 'read' 'win2_613_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%win2_453_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_453"   --->   Operation 307 'read' 'win2_453_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%win2_293_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_293"   --->   Operation 308 'read' 'win2_293_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%win2_133_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_133"   --->   Operation 309 'read' 'win2_133_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%win2_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_27"   --->   Operation 310 'read' 'win2_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%win2_612_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_612"   --->   Operation 311 'read' 'win2_612_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%win2_452_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_452"   --->   Operation 312 'read' 'win2_452_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%win2_292_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_292"   --->   Operation 313 'read' 'win2_292_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%win2_132_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_132"   --->   Operation 314 'read' 'win2_132_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%win2_28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_28"   --->   Operation 315 'read' 'win2_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%win2_611_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_611"   --->   Operation 316 'read' 'win2_611_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%win2_451_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_451"   --->   Operation 317 'read' 'win2_451_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%win2_291_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_291"   --->   Operation 318 'read' 'win2_291_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%win2_131_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_131"   --->   Operation 319 'read' 'win2_131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%win2_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_29"   --->   Operation 320 'read' 'win2_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%win2_610_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_610"   --->   Operation 321 'read' 'win2_610_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%win2_450_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_450"   --->   Operation 322 'read' 'win2_450_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%win2_290_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_290"   --->   Operation 323 'read' 'win2_290_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%win2_130_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_130"   --->   Operation 324 'read' 'win2_130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%win2_30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_30"   --->   Operation 325 'read' 'win2_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%win2_609_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_609"   --->   Operation 326 'read' 'win2_609_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%win2_449_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_449"   --->   Operation 327 'read' 'win2_449_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%win2_289_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_289"   --->   Operation 328 'read' 'win2_289_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%win2_129_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_129"   --->   Operation 329 'read' 'win2_129_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%win2_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_31"   --->   Operation 330 'read' 'win2_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%win2_608_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_608"   --->   Operation 331 'read' 'win2_608_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%win2_448_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_448"   --->   Operation 332 'read' 'win2_448_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%win2_288_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_288"   --->   Operation 333 'read' 'win2_288_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%win2_128_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_128"   --->   Operation 334 'read' 'win2_128_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%win2_160_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_160"   --->   Operation 335 'read' 'win2_160_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%win2_607_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_607"   --->   Operation 336 'read' 'win2_607_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%win2_447_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_447"   --->   Operation 337 'read' 'win2_447_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%win2_287_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_287"   --->   Operation 338 'read' 'win2_287_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%win2_127_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_127"   --->   Operation 339 'read' 'win2_127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%win2_161_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_161"   --->   Operation 340 'read' 'win2_161_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%win2_606_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_606"   --->   Operation 341 'read' 'win2_606_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%win2_446_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_446"   --->   Operation 342 'read' 'win2_446_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%win2_286_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_286"   --->   Operation 343 'read' 'win2_286_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%win2_126_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_126"   --->   Operation 344 'read' 'win2_126_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%win2_162_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_162"   --->   Operation 345 'read' 'win2_162_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%win2_605_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_605"   --->   Operation 346 'read' 'win2_605_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%win2_445_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_445"   --->   Operation 347 'read' 'win2_445_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%win2_285_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_285"   --->   Operation 348 'read' 'win2_285_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%win2_125_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_125"   --->   Operation 349 'read' 'win2_125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%win2_163_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_163"   --->   Operation 350 'read' 'win2_163_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%win2_604_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_604"   --->   Operation 351 'read' 'win2_604_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%win2_444_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_444"   --->   Operation 352 'read' 'win2_444_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%win2_284_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_284"   --->   Operation 353 'read' 'win2_284_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%win2_124_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_124"   --->   Operation 354 'read' 'win2_124_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%win2_164_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_164"   --->   Operation 355 'read' 'win2_164_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%win2_603_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_603"   --->   Operation 356 'read' 'win2_603_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%win2_443_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_443"   --->   Operation 357 'read' 'win2_443_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%win2_283_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_283"   --->   Operation 358 'read' 'win2_283_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%win2_123_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_123"   --->   Operation 359 'read' 'win2_123_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%win2_165_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_165"   --->   Operation 360 'read' 'win2_165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%win2_602_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_602"   --->   Operation 361 'read' 'win2_602_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%win2_442_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_442"   --->   Operation 362 'read' 'win2_442_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%win2_282_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_282"   --->   Operation 363 'read' 'win2_282_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%win2_122_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_122"   --->   Operation 364 'read' 'win2_122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%win2_166_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_166"   --->   Operation 365 'read' 'win2_166_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%win2_601_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_601"   --->   Operation 366 'read' 'win2_601_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%win2_441_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_441"   --->   Operation 367 'read' 'win2_441_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%win2_281_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_281"   --->   Operation 368 'read' 'win2_281_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%win2_121_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_121"   --->   Operation 369 'read' 'win2_121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%win2_167_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_167"   --->   Operation 370 'read' 'win2_167_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%win2_600_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_600"   --->   Operation 371 'read' 'win2_600_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%win2_440_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_440"   --->   Operation 372 'read' 'win2_440_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%win2_280_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_280"   --->   Operation 373 'read' 'win2_280_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%win2_120_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_120"   --->   Operation 374 'read' 'win2_120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%win2_168_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_168"   --->   Operation 375 'read' 'win2_168_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%win2_599_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_599"   --->   Operation 376 'read' 'win2_599_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%win2_439_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_439"   --->   Operation 377 'read' 'win2_439_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%win2_279_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_279"   --->   Operation 378 'read' 'win2_279_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%win2_119_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_119"   --->   Operation 379 'read' 'win2_119_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%win2_169_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_169"   --->   Operation 380 'read' 'win2_169_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%win2_598_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_598"   --->   Operation 381 'read' 'win2_598_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%win2_438_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_438"   --->   Operation 382 'read' 'win2_438_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%win2_278_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_278"   --->   Operation 383 'read' 'win2_278_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%win2_118_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_118"   --->   Operation 384 'read' 'win2_118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%win2_170_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_170"   --->   Operation 385 'read' 'win2_170_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%win2_597_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_597"   --->   Operation 386 'read' 'win2_597_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%win2_437_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_437"   --->   Operation 387 'read' 'win2_437_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%win2_277_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_277"   --->   Operation 388 'read' 'win2_277_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%win2_117_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_117"   --->   Operation 389 'read' 'win2_117_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%win2_171_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_171"   --->   Operation 390 'read' 'win2_171_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%win2_596_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_596"   --->   Operation 391 'read' 'win2_596_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%win2_436_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_436"   --->   Operation 392 'read' 'win2_436_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%win2_276_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_276"   --->   Operation 393 'read' 'win2_276_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%win2_116_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_116"   --->   Operation 394 'read' 'win2_116_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%win2_172_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_172"   --->   Operation 395 'read' 'win2_172_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%win2_595_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_595"   --->   Operation 396 'read' 'win2_595_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%win2_435_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_435"   --->   Operation 397 'read' 'win2_435_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%win2_275_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_275"   --->   Operation 398 'read' 'win2_275_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%win2_115_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_115"   --->   Operation 399 'read' 'win2_115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%win2_173_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_173"   --->   Operation 400 'read' 'win2_173_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%win2_594_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_594"   --->   Operation 401 'read' 'win2_594_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%win2_434_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_434"   --->   Operation 402 'read' 'win2_434_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%win2_274_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_274"   --->   Operation 403 'read' 'win2_274_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%win2_114_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_114"   --->   Operation 404 'read' 'win2_114_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%win2_174_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_174"   --->   Operation 405 'read' 'win2_174_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%win2_593_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_593"   --->   Operation 406 'read' 'win2_593_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%win2_433_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_433"   --->   Operation 407 'read' 'win2_433_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%win2_273_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_273"   --->   Operation 408 'read' 'win2_273_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%win2_113_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_113"   --->   Operation 409 'read' 'win2_113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%win2_175_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_175"   --->   Operation 410 'read' 'win2_175_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%win2_592_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_592"   --->   Operation 411 'read' 'win2_592_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%win2_432_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_432"   --->   Operation 412 'read' 'win2_432_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%win2_272_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_272"   --->   Operation 413 'read' 'win2_272_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%win2_112_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_112"   --->   Operation 414 'read' 'win2_112_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%win2_176_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_176"   --->   Operation 415 'read' 'win2_176_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%win2_591_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_591"   --->   Operation 416 'read' 'win2_591_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%win2_431_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_431"   --->   Operation 417 'read' 'win2_431_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%win2_271_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_271"   --->   Operation 418 'read' 'win2_271_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%win2_111_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_111"   --->   Operation 419 'read' 'win2_111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%win2_177_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_177"   --->   Operation 420 'read' 'win2_177_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%win2_590_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_590"   --->   Operation 421 'read' 'win2_590_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%win2_430_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_430"   --->   Operation 422 'read' 'win2_430_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%win2_270_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_270"   --->   Operation 423 'read' 'win2_270_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%win2_110_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_110"   --->   Operation 424 'read' 'win2_110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%win2_178_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_178"   --->   Operation 425 'read' 'win2_178_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%win2_589_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_589"   --->   Operation 426 'read' 'win2_589_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%win2_429_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_429"   --->   Operation 427 'read' 'win2_429_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%win2_269_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_269"   --->   Operation 428 'read' 'win2_269_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%win2_109_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_109"   --->   Operation 429 'read' 'win2_109_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%win2_179_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_179"   --->   Operation 430 'read' 'win2_179_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%win2_588_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_588"   --->   Operation 431 'read' 'win2_588_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%win2_428_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_428"   --->   Operation 432 'read' 'win2_428_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%win2_268_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_268"   --->   Operation 433 'read' 'win2_268_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%win2_108_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_108"   --->   Operation 434 'read' 'win2_108_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%win2_180_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_180"   --->   Operation 435 'read' 'win2_180_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%win2_587_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_587"   --->   Operation 436 'read' 'win2_587_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%win2_427_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_427"   --->   Operation 437 'read' 'win2_427_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%win2_267_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_267"   --->   Operation 438 'read' 'win2_267_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%win2_107_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_107"   --->   Operation 439 'read' 'win2_107_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%win2_181_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_181"   --->   Operation 440 'read' 'win2_181_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%win2_586_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_586"   --->   Operation 441 'read' 'win2_586_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%win2_426_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_426"   --->   Operation 442 'read' 'win2_426_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%win2_266_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_266"   --->   Operation 443 'read' 'win2_266_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%win2_106_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_106"   --->   Operation 444 'read' 'win2_106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%win2_182_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_182"   --->   Operation 445 'read' 'win2_182_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%win2_585_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_585"   --->   Operation 446 'read' 'win2_585_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%win2_425_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_425"   --->   Operation 447 'read' 'win2_425_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%win2_265_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_265"   --->   Operation 448 'read' 'win2_265_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%win2_105_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_105"   --->   Operation 449 'read' 'win2_105_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%win2_183_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_183"   --->   Operation 450 'read' 'win2_183_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%win2_584_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_584"   --->   Operation 451 'read' 'win2_584_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%win2_424_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_424"   --->   Operation 452 'read' 'win2_424_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%win2_264_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_264"   --->   Operation 453 'read' 'win2_264_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%win2_104_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_104"   --->   Operation 454 'read' 'win2_104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%win2_184_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_184"   --->   Operation 455 'read' 'win2_184_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%win2_583_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_583"   --->   Operation 456 'read' 'win2_583_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%win2_423_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_423"   --->   Operation 457 'read' 'win2_423_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%win2_263_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_263"   --->   Operation 458 'read' 'win2_263_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%win2_103_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_103"   --->   Operation 459 'read' 'win2_103_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%win2_185_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_185"   --->   Operation 460 'read' 'win2_185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%win2_582_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_582"   --->   Operation 461 'read' 'win2_582_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%win2_422_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_422"   --->   Operation 462 'read' 'win2_422_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%win2_262_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_262"   --->   Operation 463 'read' 'win2_262_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%win2_102_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_102"   --->   Operation 464 'read' 'win2_102_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%win2_186_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_186"   --->   Operation 465 'read' 'win2_186_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%win2_581_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_581"   --->   Operation 466 'read' 'win2_581_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%win2_421_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_421"   --->   Operation 467 'read' 'win2_421_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%win2_261_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_261"   --->   Operation 468 'read' 'win2_261_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%win2_101_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_101"   --->   Operation 469 'read' 'win2_101_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%win2_187_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_187"   --->   Operation 470 'read' 'win2_187_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%win2_580_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_580"   --->   Operation 471 'read' 'win2_580_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%win2_420_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_420"   --->   Operation 472 'read' 'win2_420_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%win2_260_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_260"   --->   Operation 473 'read' 'win2_260_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%win2_100_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_100"   --->   Operation 474 'read' 'win2_100_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%win2_188_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_188"   --->   Operation 475 'read' 'win2_188_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%win2_579_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_579"   --->   Operation 476 'read' 'win2_579_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%win2_419_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_419"   --->   Operation 477 'read' 'win2_419_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%win2_259_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_259"   --->   Operation 478 'read' 'win2_259_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%win2_99_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_99"   --->   Operation 479 'read' 'win2_99_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%win2_189_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_189"   --->   Operation 480 'read' 'win2_189_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%win2_578_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_578"   --->   Operation 481 'read' 'win2_578_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%win2_418_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_418"   --->   Operation 482 'read' 'win2_418_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%win2_258_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_258"   --->   Operation 483 'read' 'win2_258_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%win2_98_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_98"   --->   Operation 484 'read' 'win2_98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%win2_190_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_190"   --->   Operation 485 'read' 'win2_190_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%win2_577_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_577"   --->   Operation 486 'read' 'win2_577_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%win2_417_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_417"   --->   Operation 487 'read' 'win2_417_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%win2_257_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_257"   --->   Operation 488 'read' 'win2_257_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%win2_97_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_97"   --->   Operation 489 'read' 'win2_97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%win2_191_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_191"   --->   Operation 490 'read' 'win2_191_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%win2_576_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_576"   --->   Operation 491 'read' 'win2_576_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%win2_416_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_416"   --->   Operation 492 'read' 'win2_416_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%win2_256_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_256"   --->   Operation 493 'read' 'win2_256_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%win2_96_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_96"   --->   Operation 494 'read' 'win2_96_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%win2_320_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_320"   --->   Operation 495 'read' 'win2_320_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%win2_575_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_575"   --->   Operation 496 'read' 'win2_575_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%win2_415_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_415"   --->   Operation 497 'read' 'win2_415_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%win2_255_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_255"   --->   Operation 498 'read' 'win2_255_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%win2_95_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_95"   --->   Operation 499 'read' 'win2_95_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%win2_321_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_321"   --->   Operation 500 'read' 'win2_321_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%win2_574_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_574"   --->   Operation 501 'read' 'win2_574_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%win2_414_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_414"   --->   Operation 502 'read' 'win2_414_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%win2_254_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_254"   --->   Operation 503 'read' 'win2_254_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%win2_94_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_94"   --->   Operation 504 'read' 'win2_94_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%win2_322_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_322"   --->   Operation 505 'read' 'win2_322_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%win2_573_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_573"   --->   Operation 506 'read' 'win2_573_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%win2_413_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_413"   --->   Operation 507 'read' 'win2_413_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%win2_253_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_253"   --->   Operation 508 'read' 'win2_253_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%win2_93_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_93"   --->   Operation 509 'read' 'win2_93_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%win2_323_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_323"   --->   Operation 510 'read' 'win2_323_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%win2_572_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_572"   --->   Operation 511 'read' 'win2_572_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%win2_412_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_412"   --->   Operation 512 'read' 'win2_412_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%win2_252_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_252"   --->   Operation 513 'read' 'win2_252_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%win2_92_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_92"   --->   Operation 514 'read' 'win2_92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%win2_324_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_324"   --->   Operation 515 'read' 'win2_324_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%win2_571_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_571"   --->   Operation 516 'read' 'win2_571_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%win2_411_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_411"   --->   Operation 517 'read' 'win2_411_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%win2_251_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_251"   --->   Operation 518 'read' 'win2_251_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%win2_91_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_91"   --->   Operation 519 'read' 'win2_91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%win2_325_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_325"   --->   Operation 520 'read' 'win2_325_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%win2_570_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_570"   --->   Operation 521 'read' 'win2_570_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%win2_410_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_410"   --->   Operation 522 'read' 'win2_410_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%win2_250_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_250"   --->   Operation 523 'read' 'win2_250_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%win2_90_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_90"   --->   Operation 524 'read' 'win2_90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%win2_326_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_326"   --->   Operation 525 'read' 'win2_326_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%win2_569_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_569"   --->   Operation 526 'read' 'win2_569_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%win2_409_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_409"   --->   Operation 527 'read' 'win2_409_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%win2_249_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_249"   --->   Operation 528 'read' 'win2_249_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%win2_89_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_89"   --->   Operation 529 'read' 'win2_89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%win2_327_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_327"   --->   Operation 530 'read' 'win2_327_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%win2_568_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_568"   --->   Operation 531 'read' 'win2_568_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%win2_408_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_408"   --->   Operation 532 'read' 'win2_408_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%win2_248_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_248"   --->   Operation 533 'read' 'win2_248_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%win2_88_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_88"   --->   Operation 534 'read' 'win2_88_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%win2_328_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_328"   --->   Operation 535 'read' 'win2_328_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%win2_567_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_567"   --->   Operation 536 'read' 'win2_567_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%win2_407_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_407"   --->   Operation 537 'read' 'win2_407_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%win2_247_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_247"   --->   Operation 538 'read' 'win2_247_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%win2_87_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_87"   --->   Operation 539 'read' 'win2_87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%win2_329_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_329"   --->   Operation 540 'read' 'win2_329_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%win2_566_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_566"   --->   Operation 541 'read' 'win2_566_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%win2_406_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_406"   --->   Operation 542 'read' 'win2_406_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%win2_246_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_246"   --->   Operation 543 'read' 'win2_246_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%win2_86_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_86"   --->   Operation 544 'read' 'win2_86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%win2_330_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_330"   --->   Operation 545 'read' 'win2_330_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%win2_565_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_565"   --->   Operation 546 'read' 'win2_565_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%win2_405_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_405"   --->   Operation 547 'read' 'win2_405_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%win2_245_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_245"   --->   Operation 548 'read' 'win2_245_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%win2_85_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_85"   --->   Operation 549 'read' 'win2_85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%win2_331_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_331"   --->   Operation 550 'read' 'win2_331_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%win2_564_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_564"   --->   Operation 551 'read' 'win2_564_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%win2_404_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_404"   --->   Operation 552 'read' 'win2_404_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%win2_244_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_244"   --->   Operation 553 'read' 'win2_244_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%win2_84_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_84"   --->   Operation 554 'read' 'win2_84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%win2_332_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_332"   --->   Operation 555 'read' 'win2_332_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%win2_563_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_563"   --->   Operation 556 'read' 'win2_563_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%win2_403_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_403"   --->   Operation 557 'read' 'win2_403_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%win2_243_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_243"   --->   Operation 558 'read' 'win2_243_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%win2_83_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_83"   --->   Operation 559 'read' 'win2_83_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%win2_333_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_333"   --->   Operation 560 'read' 'win2_333_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%win2_562_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_562"   --->   Operation 561 'read' 'win2_562_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%win2_402_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_402"   --->   Operation 562 'read' 'win2_402_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%win2_242_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_242"   --->   Operation 563 'read' 'win2_242_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%win2_82_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_82"   --->   Operation 564 'read' 'win2_82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%win2_334_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_334"   --->   Operation 565 'read' 'win2_334_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%win2_561_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_561"   --->   Operation 566 'read' 'win2_561_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%win2_401_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_401"   --->   Operation 567 'read' 'win2_401_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%win2_241_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_241"   --->   Operation 568 'read' 'win2_241_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%win2_81_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_81"   --->   Operation 569 'read' 'win2_81_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%win2_335_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_335"   --->   Operation 570 'read' 'win2_335_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%win2_560_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_560"   --->   Operation 571 'read' 'win2_560_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%win2_400_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_400"   --->   Operation 572 'read' 'win2_400_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%win2_240_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_240"   --->   Operation 573 'read' 'win2_240_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%win2_80_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_80"   --->   Operation 574 'read' 'win2_80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%win2_336_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_336"   --->   Operation 575 'read' 'win2_336_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%win2_559_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_559"   --->   Operation 576 'read' 'win2_559_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%win2_399_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_399"   --->   Operation 577 'read' 'win2_399_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%win2_239_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_239"   --->   Operation 578 'read' 'win2_239_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%win2_79_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_79"   --->   Operation 579 'read' 'win2_79_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%win2_337_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_337"   --->   Operation 580 'read' 'win2_337_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%win2_558_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_558"   --->   Operation 581 'read' 'win2_558_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%win2_398_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_398"   --->   Operation 582 'read' 'win2_398_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%win2_238_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_238"   --->   Operation 583 'read' 'win2_238_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%win2_78_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_78"   --->   Operation 584 'read' 'win2_78_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%win2_338_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_338"   --->   Operation 585 'read' 'win2_338_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%win2_557_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_557"   --->   Operation 586 'read' 'win2_557_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%win2_397_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_397"   --->   Operation 587 'read' 'win2_397_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%win2_237_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_237"   --->   Operation 588 'read' 'win2_237_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%win2_77_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_77"   --->   Operation 589 'read' 'win2_77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%win2_339_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_339"   --->   Operation 590 'read' 'win2_339_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%win2_556_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_556"   --->   Operation 591 'read' 'win2_556_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%win2_396_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_396"   --->   Operation 592 'read' 'win2_396_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%win2_236_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_236"   --->   Operation 593 'read' 'win2_236_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%win2_76_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_76"   --->   Operation 594 'read' 'win2_76_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%win2_340_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_340"   --->   Operation 595 'read' 'win2_340_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%win2_555_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_555"   --->   Operation 596 'read' 'win2_555_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%win2_395_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_395"   --->   Operation 597 'read' 'win2_395_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%win2_235_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_235"   --->   Operation 598 'read' 'win2_235_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%win2_75_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_75"   --->   Operation 599 'read' 'win2_75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%win2_341_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_341"   --->   Operation 600 'read' 'win2_341_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%win2_554_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_554"   --->   Operation 601 'read' 'win2_554_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%win2_394_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_394"   --->   Operation 602 'read' 'win2_394_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%win2_234_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_234"   --->   Operation 603 'read' 'win2_234_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%win2_74_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_74"   --->   Operation 604 'read' 'win2_74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%win2_342_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_342"   --->   Operation 605 'read' 'win2_342_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%win2_553_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_553"   --->   Operation 606 'read' 'win2_553_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%win2_393_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_393"   --->   Operation 607 'read' 'win2_393_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%win2_233_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_233"   --->   Operation 608 'read' 'win2_233_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%win2_73_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_73"   --->   Operation 609 'read' 'win2_73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%win2_343_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_343"   --->   Operation 610 'read' 'win2_343_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%win2_552_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_552"   --->   Operation 611 'read' 'win2_552_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%win2_392_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_392"   --->   Operation 612 'read' 'win2_392_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%win2_232_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_232"   --->   Operation 613 'read' 'win2_232_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%win2_72_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_72"   --->   Operation 614 'read' 'win2_72_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%win2_344_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_344"   --->   Operation 615 'read' 'win2_344_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%win2_551_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_551"   --->   Operation 616 'read' 'win2_551_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%win2_391_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_391"   --->   Operation 617 'read' 'win2_391_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%win2_231_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_231"   --->   Operation 618 'read' 'win2_231_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%win2_71_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_71"   --->   Operation 619 'read' 'win2_71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%win2_345_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_345"   --->   Operation 620 'read' 'win2_345_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%win2_550_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_550"   --->   Operation 621 'read' 'win2_550_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%win2_390_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_390"   --->   Operation 622 'read' 'win2_390_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%win2_230_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_230"   --->   Operation 623 'read' 'win2_230_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%win2_70_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_70"   --->   Operation 624 'read' 'win2_70_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%win2_346_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_346"   --->   Operation 625 'read' 'win2_346_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%win2_549_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_549"   --->   Operation 626 'read' 'win2_549_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%win2_389_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_389"   --->   Operation 627 'read' 'win2_389_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%win2_229_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_229"   --->   Operation 628 'read' 'win2_229_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%win2_69_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_69"   --->   Operation 629 'read' 'win2_69_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%win2_347_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_347"   --->   Operation 630 'read' 'win2_347_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%win2_548_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_548"   --->   Operation 631 'read' 'win2_548_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%win2_388_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_388"   --->   Operation 632 'read' 'win2_388_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%win2_228_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_228"   --->   Operation 633 'read' 'win2_228_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%win2_68_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_68"   --->   Operation 634 'read' 'win2_68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%win2_348_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_348"   --->   Operation 635 'read' 'win2_348_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%win2_547_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_547"   --->   Operation 636 'read' 'win2_547_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%win2_387_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_387"   --->   Operation 637 'read' 'win2_387_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%win2_227_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_227"   --->   Operation 638 'read' 'win2_227_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%win2_67_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_67"   --->   Operation 639 'read' 'win2_67_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%win2_349_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_349"   --->   Operation 640 'read' 'win2_349_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%win2_546_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_546"   --->   Operation 641 'read' 'win2_546_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%win2_386_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_386"   --->   Operation 642 'read' 'win2_386_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%win2_226_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_226"   --->   Operation 643 'read' 'win2_226_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%win2_66_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_66"   --->   Operation 644 'read' 'win2_66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%win2_350_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_350"   --->   Operation 645 'read' 'win2_350_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%win2_545_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_545"   --->   Operation 646 'read' 'win2_545_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%win2_385_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_385"   --->   Operation 647 'read' 'win2_385_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%win2_225_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_225"   --->   Operation 648 'read' 'win2_225_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%win2_65_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_65"   --->   Operation 649 'read' 'win2_65_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%win2_351_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_351"   --->   Operation 650 'read' 'win2_351_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%win2_544_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_544"   --->   Operation 651 'read' 'win2_544_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%win2_384_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_384"   --->   Operation 652 'read' 'win2_384_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%win2_224_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_224"   --->   Operation 653 'read' 'win2_224_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%win2_64_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_64"   --->   Operation 654 'read' 'win2_64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%win2_480_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_480"   --->   Operation 655 'read' 'win2_480_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%win2_543_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_543"   --->   Operation 656 'read' 'win2_543_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%win2_383_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_383"   --->   Operation 657 'read' 'win2_383_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%win2_223_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_223"   --->   Operation 658 'read' 'win2_223_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%win2_63_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_63"   --->   Operation 659 'read' 'win2_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%win2_481_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_481"   --->   Operation 660 'read' 'win2_481_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%win2_542_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_542"   --->   Operation 661 'read' 'win2_542_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%win2_382_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_382"   --->   Operation 662 'read' 'win2_382_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%win2_222_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_222"   --->   Operation 663 'read' 'win2_222_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%win2_62_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_62"   --->   Operation 664 'read' 'win2_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%win2_482_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_482"   --->   Operation 665 'read' 'win2_482_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%win2_541_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_541"   --->   Operation 666 'read' 'win2_541_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%win2_381_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_381"   --->   Operation 667 'read' 'win2_381_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%win2_221_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_221"   --->   Operation 668 'read' 'win2_221_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%win2_61_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_61"   --->   Operation 669 'read' 'win2_61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%win2_483_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_483"   --->   Operation 670 'read' 'win2_483_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%win2_540_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_540"   --->   Operation 671 'read' 'win2_540_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%win2_380_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_380"   --->   Operation 672 'read' 'win2_380_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%win2_220_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_220"   --->   Operation 673 'read' 'win2_220_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%win2_60_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_60"   --->   Operation 674 'read' 'win2_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%win2_484_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_484"   --->   Operation 675 'read' 'win2_484_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%win2_539_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_539"   --->   Operation 676 'read' 'win2_539_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%win2_379_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_379"   --->   Operation 677 'read' 'win2_379_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%win2_219_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_219"   --->   Operation 678 'read' 'win2_219_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%win2_59_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_59"   --->   Operation 679 'read' 'win2_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%win2_485_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_485"   --->   Operation 680 'read' 'win2_485_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%win2_538_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_538"   --->   Operation 681 'read' 'win2_538_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%win2_378_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_378"   --->   Operation 682 'read' 'win2_378_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%win2_218_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_218"   --->   Operation 683 'read' 'win2_218_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%win2_58_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_58"   --->   Operation 684 'read' 'win2_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%win2_486_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_486"   --->   Operation 685 'read' 'win2_486_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%win2_537_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_537"   --->   Operation 686 'read' 'win2_537_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%win2_377_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_377"   --->   Operation 687 'read' 'win2_377_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%win2_217_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_217"   --->   Operation 688 'read' 'win2_217_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%win2_57_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_57"   --->   Operation 689 'read' 'win2_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%win2_487_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_487"   --->   Operation 690 'read' 'win2_487_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%win2_536_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_536"   --->   Operation 691 'read' 'win2_536_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%win2_376_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_376"   --->   Operation 692 'read' 'win2_376_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%win2_216_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_216"   --->   Operation 693 'read' 'win2_216_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%win2_56_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_56"   --->   Operation 694 'read' 'win2_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%win2_488_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_488"   --->   Operation 695 'read' 'win2_488_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%win2_535_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_535"   --->   Operation 696 'read' 'win2_535_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%win2_375_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_375"   --->   Operation 697 'read' 'win2_375_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%win2_215_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_215"   --->   Operation 698 'read' 'win2_215_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%win2_55_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_55"   --->   Operation 699 'read' 'win2_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%win2_489_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_489"   --->   Operation 700 'read' 'win2_489_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%win2_534_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_534"   --->   Operation 701 'read' 'win2_534_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%win2_374_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_374"   --->   Operation 702 'read' 'win2_374_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%win2_214_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_214"   --->   Operation 703 'read' 'win2_214_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%win2_54_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_54"   --->   Operation 704 'read' 'win2_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%win2_490_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_490"   --->   Operation 705 'read' 'win2_490_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%win2_533_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_533"   --->   Operation 706 'read' 'win2_533_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%win2_373_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_373"   --->   Operation 707 'read' 'win2_373_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%win2_213_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_213"   --->   Operation 708 'read' 'win2_213_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%win2_53_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_53"   --->   Operation 709 'read' 'win2_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%win2_491_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_491"   --->   Operation 710 'read' 'win2_491_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%win2_532_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_532"   --->   Operation 711 'read' 'win2_532_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%win2_372_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_372"   --->   Operation 712 'read' 'win2_372_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%win2_212_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_212"   --->   Operation 713 'read' 'win2_212_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%win2_52_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_52"   --->   Operation 714 'read' 'win2_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%win2_492_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_492"   --->   Operation 715 'read' 'win2_492_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%win2_531_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_531"   --->   Operation 716 'read' 'win2_531_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%win2_371_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_371"   --->   Operation 717 'read' 'win2_371_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%win2_211_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_211"   --->   Operation 718 'read' 'win2_211_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%win2_51_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_51"   --->   Operation 719 'read' 'win2_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%win2_493_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_493"   --->   Operation 720 'read' 'win2_493_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%win2_530_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_530"   --->   Operation 721 'read' 'win2_530_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%win2_370_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_370"   --->   Operation 722 'read' 'win2_370_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%win2_210_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_210"   --->   Operation 723 'read' 'win2_210_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%win2_50_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_50"   --->   Operation 724 'read' 'win2_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%win2_494_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_494"   --->   Operation 725 'read' 'win2_494_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%win2_529_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_529"   --->   Operation 726 'read' 'win2_529_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%win2_369_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_369"   --->   Operation 727 'read' 'win2_369_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%win2_209_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_209"   --->   Operation 728 'read' 'win2_209_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%win2_49_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_49"   --->   Operation 729 'read' 'win2_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%win2_495_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_495"   --->   Operation 730 'read' 'win2_495_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%win2_528_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_528"   --->   Operation 731 'read' 'win2_528_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%win2_368_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_368"   --->   Operation 732 'read' 'win2_368_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%win2_208_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_208"   --->   Operation 733 'read' 'win2_208_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%win2_48_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_48"   --->   Operation 734 'read' 'win2_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%win2_496_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_496"   --->   Operation 735 'read' 'win2_496_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%win2_527_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_527"   --->   Operation 736 'read' 'win2_527_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%win2_367_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_367"   --->   Operation 737 'read' 'win2_367_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%win2_207_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_207"   --->   Operation 738 'read' 'win2_207_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%win2_47_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_47"   --->   Operation 739 'read' 'win2_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%win2_497_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_497"   --->   Operation 740 'read' 'win2_497_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%win2_526_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_526"   --->   Operation 741 'read' 'win2_526_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%win2_366_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_366"   --->   Operation 742 'read' 'win2_366_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%win2_206_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_206"   --->   Operation 743 'read' 'win2_206_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%win2_46_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_46"   --->   Operation 744 'read' 'win2_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%win2_498_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_498"   --->   Operation 745 'read' 'win2_498_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%win2_525_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_525"   --->   Operation 746 'read' 'win2_525_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%win2_365_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_365"   --->   Operation 747 'read' 'win2_365_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%win2_205_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_205"   --->   Operation 748 'read' 'win2_205_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%win2_45_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_45"   --->   Operation 749 'read' 'win2_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%win2_499_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_499"   --->   Operation 750 'read' 'win2_499_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%win2_524_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_524"   --->   Operation 751 'read' 'win2_524_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%win2_364_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_364"   --->   Operation 752 'read' 'win2_364_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%win2_204_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_204"   --->   Operation 753 'read' 'win2_204_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%win2_44_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_44"   --->   Operation 754 'read' 'win2_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%win2_500_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_500"   --->   Operation 755 'read' 'win2_500_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%win2_523_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_523"   --->   Operation 756 'read' 'win2_523_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%win2_363_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_363"   --->   Operation 757 'read' 'win2_363_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%win2_203_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_203"   --->   Operation 758 'read' 'win2_203_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%win2_43_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_43"   --->   Operation 759 'read' 'win2_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%win2_501_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_501"   --->   Operation 760 'read' 'win2_501_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%win2_522_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_522"   --->   Operation 761 'read' 'win2_522_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%win2_362_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_362"   --->   Operation 762 'read' 'win2_362_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%win2_202_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_202"   --->   Operation 763 'read' 'win2_202_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%win2_42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_42"   --->   Operation 764 'read' 'win2_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%win2_502_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_502"   --->   Operation 765 'read' 'win2_502_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%win2_521_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_521"   --->   Operation 766 'read' 'win2_521_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%win2_361_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_361"   --->   Operation 767 'read' 'win2_361_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%win2_201_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_201"   --->   Operation 768 'read' 'win2_201_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%win2_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_41"   --->   Operation 769 'read' 'win2_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%win2_503_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_503"   --->   Operation 770 'read' 'win2_503_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%win2_520_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_520"   --->   Operation 771 'read' 'win2_520_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%win2_360_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_360"   --->   Operation 772 'read' 'win2_360_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%win2_200_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_200"   --->   Operation 773 'read' 'win2_200_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%win2_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_40"   --->   Operation 774 'read' 'win2_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%win2_504_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_504"   --->   Operation 775 'read' 'win2_504_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%win2_519_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_519"   --->   Operation 776 'read' 'win2_519_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%win2_359_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_359"   --->   Operation 777 'read' 'win2_359_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%win2_199_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_199"   --->   Operation 778 'read' 'win2_199_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%win2_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_39"   --->   Operation 779 'read' 'win2_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%win2_505_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_505"   --->   Operation 780 'read' 'win2_505_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%win2_518_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_518"   --->   Operation 781 'read' 'win2_518_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%win2_358_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_358"   --->   Operation 782 'read' 'win2_358_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%win2_198_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_198"   --->   Operation 783 'read' 'win2_198_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%win2_38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_38"   --->   Operation 784 'read' 'win2_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%win2_506_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_506"   --->   Operation 785 'read' 'win2_506_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%win2_517_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_517"   --->   Operation 786 'read' 'win2_517_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%win2_357_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_357"   --->   Operation 787 'read' 'win2_357_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%win2_197_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_197"   --->   Operation 788 'read' 'win2_197_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%win2_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_37"   --->   Operation 789 'read' 'win2_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%win2_507_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_507"   --->   Operation 790 'read' 'win2_507_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%win2_516_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_516"   --->   Operation 791 'read' 'win2_516_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%win2_356_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_356"   --->   Operation 792 'read' 'win2_356_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%win2_196_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_196"   --->   Operation 793 'read' 'win2_196_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%win2_36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_36"   --->   Operation 794 'read' 'win2_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%win2_508_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_508"   --->   Operation 795 'read' 'win2_508_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.00ns)   --->   "%win2_515_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_515"   --->   Operation 796 'read' 'win2_515_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%win2_355_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_355"   --->   Operation 797 'read' 'win2_355_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%win2_195_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_195"   --->   Operation 798 'read' 'win2_195_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%win2_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_35"   --->   Operation 799 'read' 'win2_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%win2_509_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_509"   --->   Operation 800 'read' 'win2_509_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%win2_514_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_514"   --->   Operation 801 'read' 'win2_514_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%win2_354_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_354"   --->   Operation 802 'read' 'win2_354_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%win2_194_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_194"   --->   Operation 803 'read' 'win2_194_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%win2_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_34"   --->   Operation 804 'read' 'win2_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%win2_510_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_510"   --->   Operation 805 'read' 'win2_510_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%win2_513_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_513"   --->   Operation 806 'read' 'win2_513_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%win2_353_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_353"   --->   Operation 807 'read' 'win2_353_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%win2_193_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_193"   --->   Operation 808 'read' 'win2_193_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%win2_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_33"   --->   Operation 809 'read' 'win2_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%win2_511_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_511"   --->   Operation 810 'read' 'win2_511_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%win2_512_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_512"   --->   Operation 811 'read' 'win2_512_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%win2_352_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_352"   --->   Operation 812 'read' 'win2_352_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%win2_192_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_192"   --->   Operation 813 'read' 'win2_192_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%win2_32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %win2_32"   --->   Operation 814 'read' 'win2_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%acc_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %acc_i"   --->   Operation 815 'read' 'acc_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%acc_i_cast = sext i16 %acc_i_read"   --->   Operation 816 'sext' 'acc_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 817 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 818 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 819 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 820 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 821 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 822 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 823 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 824 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 825 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 826 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 827 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 828 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 829 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 830 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 831 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 832 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 833 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 834 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 835 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 836 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 837 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 838 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 839 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 840 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 841 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 842 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 843 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 844 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 845 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 846 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 847 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 848 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 849 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 850 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 851 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 852 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 853 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 854 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 855 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 856 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %ky"   --->   Operation 857 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 858 [1/1] (0.42ns)   --->   "%store_ln0 = store i28 %acc_i_cast, i28 %acc"   --->   Operation 858 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body91.i"   --->   Operation 859 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%ky_2 = load i3 %ky" [src/srcnn.cpp:361->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 860 'load' 'ky_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.67ns)   --->   "%icmp_ln361 = icmp_eq  i3 %ky_2, i3 5" [src/srcnn.cpp:361->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 861 'icmp' 'icmp_ln361' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%br_ln361 = br i1 %icmp_ln361, void %for.body91.split.i_ifconv, void %for.end124.i.exitStub" [src/srcnn.cpp:361->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 862 'br' 'br_ln361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln361 = zext i3 %ky_2" [src/srcnn.cpp:361->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 863 'zext' 'zext_ln361' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln381_321 = zext i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 864 'zext' 'zext_ln381_321' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 865 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.79ns)   --->   "%add_ln381_1 = add i4 %zext_ln381_321, i4 5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 866 'add' 'add_ln381_1' <Predicate = (!icmp_ln361)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln381_322 = zext i4 %add_ln381_1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 867 'zext' 'zext_ln381_322' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 868 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 869 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 870 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 871 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 872 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 873 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 874 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 875 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 876 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 877 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 878 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 879 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 880 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 881 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 882 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 883 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 884 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 885 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 886 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 887 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 888 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 889 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 890 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 891 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 892 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 893 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 894 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 895 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 896 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 897 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 898 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 899 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 900 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 901 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 902 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 903 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 904 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 905 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 906 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 907 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 908 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 909 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 910 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 911 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 912 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 913 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 914 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 915 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 916 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 917 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 918 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 919 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 920 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 921 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 922 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 923 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 924 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 925 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 926 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 927 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 928 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 929 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 930 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 931 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 932 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 933 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 934 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 935 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 936 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 937 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 938 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 939 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 940 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 941 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 942 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 943 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 944 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_2 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4, i64 0, i64 %zext_ln361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 945 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_3 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4, i64 0, i64 %zext_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 946 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_1 : Operation 947 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 947 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 948 [1/1] (0.57ns)   --->   "%tmp_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_32_read, i16 %win2_192_read, i16 %win2_352_read, i16 %win2_512_read, i16 %win2_511_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 948 'mux' 'tmp_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 949 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 949 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 950 [1/1] (0.57ns)   --->   "%tmp_19_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_33_read, i16 %win2_193_read, i16 %win2_353_read, i16 %win2_513_read, i16 %win2_510_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 950 'mux' 'tmp_19_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 951 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 951 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 952 [1/1] (0.57ns)   --->   "%tmp_21_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_34_read, i16 %win2_194_read, i16 %win2_354_read, i16 %win2_514_read, i16 %win2_509_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 952 'mux' 'tmp_21_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 953 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 953 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 954 [1/1] (0.57ns)   --->   "%tmp_23_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_35_read, i16 %win2_195_read, i16 %win2_355_read, i16 %win2_515_read, i16 %win2_508_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 954 'mux' 'tmp_23_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 955 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 955 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 956 [1/1] (0.57ns)   --->   "%tmp_25_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_36_read, i16 %win2_196_read, i16 %win2_356_read, i16 %win2_516_read, i16 %win2_507_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 956 'mux' 'tmp_25_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 957 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 957 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 958 [1/1] (0.57ns)   --->   "%tmp_27_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_37_read, i16 %win2_197_read, i16 %win2_357_read, i16 %win2_517_read, i16 %win2_506_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 958 'mux' 'tmp_27_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 959 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 959 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 960 [1/1] (0.57ns)   --->   "%tmp_29_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_38_read, i16 %win2_198_read, i16 %win2_358_read, i16 %win2_518_read, i16 %win2_505_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 960 'mux' 'tmp_29_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 961 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 961 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 962 [1/1] (0.57ns)   --->   "%tmp_31_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_39_read, i16 %win2_199_read, i16 %win2_359_read, i16 %win2_519_read, i16 %win2_504_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 962 'mux' 'tmp_31_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 963 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 963 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 964 [1/1] (0.57ns)   --->   "%tmp_33_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_40_read, i16 %win2_200_read, i16 %win2_360_read, i16 %win2_520_read, i16 %win2_503_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 964 'mux' 'tmp_33_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 965 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 965 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 966 [1/1] (0.57ns)   --->   "%tmp_35_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_41_read, i16 %win2_201_read, i16 %win2_361_read, i16 %win2_521_read, i16 %win2_502_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 966 'mux' 'tmp_35_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 967 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 968 [1/1] (0.57ns)   --->   "%tmp_37_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_42_read, i16 %win2_202_read, i16 %win2_362_read, i16 %win2_522_read, i16 %win2_501_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 968 'mux' 'tmp_37_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 969 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 969 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 970 [1/1] (0.57ns)   --->   "%tmp_39_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_43_read, i16 %win2_203_read, i16 %win2_363_read, i16 %win2_523_read, i16 %win2_500_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 970 'mux' 'tmp_39_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 971 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 971 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 972 [1/1] (0.57ns)   --->   "%tmp_41_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_44_read, i16 %win2_204_read, i16 %win2_364_read, i16 %win2_524_read, i16 %win2_499_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 972 'mux' 'tmp_41_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 973 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 973 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 974 [1/1] (0.57ns)   --->   "%tmp_43_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_45_read, i16 %win2_205_read, i16 %win2_365_read, i16 %win2_525_read, i16 %win2_498_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 974 'mux' 'tmp_43_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 975 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 975 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 976 [1/1] (0.57ns)   --->   "%tmp_45_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_46_read, i16 %win2_206_read, i16 %win2_366_read, i16 %win2_526_read, i16 %win2_497_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 976 'mux' 'tmp_45_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 977 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 977 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 978 [1/1] (0.57ns)   --->   "%tmp_47_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_47_read, i16 %win2_207_read, i16 %win2_367_read, i16 %win2_527_read, i16 %win2_496_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 978 'mux' 'tmp_47_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 979 [1/1] (0.57ns)   --->   "%tmp_49_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_48_read, i16 %win2_208_read, i16 %win2_368_read, i16 %win2_528_read, i16 %win2_495_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 979 'mux' 'tmp_49_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 980 [1/1] (0.57ns)   --->   "%tmp_51_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_49_read, i16 %win2_209_read, i16 %win2_369_read, i16 %win2_529_read, i16 %win2_494_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 980 'mux' 'tmp_51_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 981 [1/1] (0.57ns)   --->   "%tmp_53_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_50_read, i16 %win2_210_read, i16 %win2_370_read, i16 %win2_530_read, i16 %win2_493_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 981 'mux' 'tmp_53_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 982 [1/1] (0.57ns)   --->   "%tmp_55_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_51_read, i16 %win2_211_read, i16 %win2_371_read, i16 %win2_531_read, i16 %win2_492_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 982 'mux' 'tmp_55_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 983 [1/1] (0.57ns)   --->   "%tmp_57_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_52_read, i16 %win2_212_read, i16 %win2_372_read, i16 %win2_532_read, i16 %win2_491_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 983 'mux' 'tmp_57_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 984 [1/1] (0.57ns)   --->   "%tmp_59_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_53_read, i16 %win2_213_read, i16 %win2_373_read, i16 %win2_533_read, i16 %win2_490_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 984 'mux' 'tmp_59_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 985 [1/1] (0.57ns)   --->   "%tmp_61_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_54_read, i16 %win2_214_read, i16 %win2_374_read, i16 %win2_534_read, i16 %win2_489_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 985 'mux' 'tmp_61_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 986 [1/1] (0.57ns)   --->   "%tmp_63_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_55_read, i16 %win2_215_read, i16 %win2_375_read, i16 %win2_535_read, i16 %win2_488_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 986 'mux' 'tmp_63_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 987 [1/1] (0.57ns)   --->   "%tmp_65_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_56_read, i16 %win2_216_read, i16 %win2_376_read, i16 %win2_536_read, i16 %win2_487_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 987 'mux' 'tmp_65_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 988 [1/1] (0.57ns)   --->   "%tmp_67_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_57_read, i16 %win2_217_read, i16 %win2_377_read, i16 %win2_537_read, i16 %win2_486_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 988 'mux' 'tmp_67_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 989 [1/1] (0.57ns)   --->   "%tmp_69_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_58_read, i16 %win2_218_read, i16 %win2_378_read, i16 %win2_538_read, i16 %win2_485_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 989 'mux' 'tmp_69_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 990 [1/1] (0.57ns)   --->   "%tmp_71_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_59_read, i16 %win2_219_read, i16 %win2_379_read, i16 %win2_539_read, i16 %win2_484_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 990 'mux' 'tmp_71_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 991 [1/1] (0.57ns)   --->   "%tmp_73_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_60_read, i16 %win2_220_read, i16 %win2_380_read, i16 %win2_540_read, i16 %win2_483_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 991 'mux' 'tmp_73_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 992 [1/1] (0.57ns)   --->   "%tmp_75_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_61_read, i16 %win2_221_read, i16 %win2_381_read, i16 %win2_541_read, i16 %win2_482_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 992 'mux' 'tmp_75_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 993 [1/1] (0.57ns)   --->   "%tmp_77_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_62_read, i16 %win2_222_read, i16 %win2_382_read, i16 %win2_542_read, i16 %win2_481_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 993 'mux' 'tmp_77_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 994 [1/1] (0.57ns)   --->   "%tmp_79_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_63_read, i16 %win2_223_read, i16 %win2_383_read, i16 %win2_543_read, i16 %win2_480_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 994 'mux' 'tmp_79_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 995 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 995 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 996 [1/1] (0.57ns)   --->   "%tmp_81_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_64_read, i16 %win2_224_read, i16 %win2_384_read, i16 %win2_544_read, i16 %win2_351_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 996 'mux' 'tmp_81_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 997 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 997 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 998 [1/1] (0.57ns)   --->   "%tmp_83_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_65_read, i16 %win2_225_read, i16 %win2_385_read, i16 %win2_545_read, i16 %win2_350_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 998 'mux' 'tmp_83_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 999 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 999 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1000 [1/1] (0.57ns)   --->   "%tmp_85_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_66_read, i16 %win2_226_read, i16 %win2_386_read, i16 %win2_546_read, i16 %win2_349_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1000 'mux' 'tmp_85_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1001 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1001 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1002 [1/1] (0.57ns)   --->   "%tmp_87_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_67_read, i16 %win2_227_read, i16 %win2_387_read, i16 %win2_547_read, i16 %win2_348_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1002 'mux' 'tmp_87_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1003 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1003 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1004 [1/1] (0.57ns)   --->   "%tmp_89_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_68_read, i16 %win2_228_read, i16 %win2_388_read, i16 %win2_548_read, i16 %win2_347_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1004 'mux' 'tmp_89_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1005 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1005 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1006 [1/1] (0.57ns)   --->   "%tmp_91_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_69_read, i16 %win2_229_read, i16 %win2_389_read, i16 %win2_549_read, i16 %win2_346_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1006 'mux' 'tmp_91_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1007 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1007 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1008 [1/1] (0.57ns)   --->   "%tmp_93_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_70_read, i16 %win2_230_read, i16 %win2_390_read, i16 %win2_550_read, i16 %win2_345_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1008 'mux' 'tmp_93_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1009 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1009 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1010 [1/1] (0.57ns)   --->   "%tmp_95_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_71_read, i16 %win2_231_read, i16 %win2_391_read, i16 %win2_551_read, i16 %win2_344_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1010 'mux' 'tmp_95_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1011 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1011 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1012 [1/1] (0.57ns)   --->   "%tmp_97_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_72_read, i16 %win2_232_read, i16 %win2_392_read, i16 %win2_552_read, i16 %win2_343_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1012 'mux' 'tmp_97_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1013 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1013 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1014 [1/1] (0.57ns)   --->   "%tmp_99_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_73_read, i16 %win2_233_read, i16 %win2_393_read, i16 %win2_553_read, i16 %win2_342_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1014 'mux' 'tmp_99_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1015 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1015 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1016 [1/1] (0.57ns)   --->   "%tmp_101_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_74_read, i16 %win2_234_read, i16 %win2_394_read, i16 %win2_554_read, i16 %win2_341_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1016 'mux' 'tmp_101_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1017 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1017 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1018 [1/1] (0.57ns)   --->   "%tmp_103_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_75_read, i16 %win2_235_read, i16 %win2_395_read, i16 %win2_555_read, i16 %win2_340_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1018 'mux' 'tmp_103_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1019 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1019 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1020 [1/1] (0.57ns)   --->   "%tmp_105_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_76_read, i16 %win2_236_read, i16 %win2_396_read, i16 %win2_556_read, i16 %win2_339_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1020 'mux' 'tmp_105_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1021 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1021 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1022 [1/1] (0.57ns)   --->   "%tmp_107_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_77_read, i16 %win2_237_read, i16 %win2_397_read, i16 %win2_557_read, i16 %win2_338_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1022 'mux' 'tmp_107_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1023 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1023 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1024 [1/1] (0.57ns)   --->   "%tmp_109_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_78_read, i16 %win2_238_read, i16 %win2_398_read, i16 %win2_558_read, i16 %win2_337_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1024 'mux' 'tmp_109_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1025 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1025 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1026 [1/1] (0.57ns)   --->   "%tmp_111_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_79_read, i16 %win2_239_read, i16 %win2_399_read, i16 %win2_559_read, i16 %win2_336_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1026 'mux' 'tmp_111_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1027 [1/1] (0.57ns)   --->   "%tmp_113_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_80_read, i16 %win2_240_read, i16 %win2_400_read, i16 %win2_560_read, i16 %win2_335_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1027 'mux' 'tmp_113_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.57ns)   --->   "%tmp_115_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_81_read, i16 %win2_241_read, i16 %win2_401_read, i16 %win2_561_read, i16 %win2_334_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1028 'mux' 'tmp_115_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1029 [1/1] (0.57ns)   --->   "%tmp_117_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_82_read, i16 %win2_242_read, i16 %win2_402_read, i16 %win2_562_read, i16 %win2_333_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1029 'mux' 'tmp_117_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1030 [1/1] (0.57ns)   --->   "%tmp_119_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_83_read, i16 %win2_243_read, i16 %win2_403_read, i16 %win2_563_read, i16 %win2_332_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1030 'mux' 'tmp_119_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1031 [1/1] (0.57ns)   --->   "%tmp_121_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_84_read, i16 %win2_244_read, i16 %win2_404_read, i16 %win2_564_read, i16 %win2_331_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1031 'mux' 'tmp_121_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1032 [1/1] (0.57ns)   --->   "%tmp_123_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_85_read, i16 %win2_245_read, i16 %win2_405_read, i16 %win2_565_read, i16 %win2_330_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1032 'mux' 'tmp_123_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1033 [1/1] (0.57ns)   --->   "%tmp_125_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_86_read, i16 %win2_246_read, i16 %win2_406_read, i16 %win2_566_read, i16 %win2_329_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1033 'mux' 'tmp_125_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1034 [1/1] (0.57ns)   --->   "%tmp_127_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_87_read, i16 %win2_247_read, i16 %win2_407_read, i16 %win2_567_read, i16 %win2_328_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1034 'mux' 'tmp_127_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1035 [1/1] (0.57ns)   --->   "%tmp_129_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_88_read, i16 %win2_248_read, i16 %win2_408_read, i16 %win2_568_read, i16 %win2_327_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1035 'mux' 'tmp_129_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1036 [1/1] (0.57ns)   --->   "%tmp_131_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_89_read, i16 %win2_249_read, i16 %win2_409_read, i16 %win2_569_read, i16 %win2_326_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1036 'mux' 'tmp_131_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1037 [1/1] (0.57ns)   --->   "%tmp_133_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_90_read, i16 %win2_250_read, i16 %win2_410_read, i16 %win2_570_read, i16 %win2_325_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1037 'mux' 'tmp_133_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1038 [1/1] (0.57ns)   --->   "%tmp_135_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_91_read, i16 %win2_251_read, i16 %win2_411_read, i16 %win2_571_read, i16 %win2_324_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1038 'mux' 'tmp_135_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1039 [1/1] (0.57ns)   --->   "%tmp_137_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_92_read, i16 %win2_252_read, i16 %win2_412_read, i16 %win2_572_read, i16 %win2_323_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1039 'mux' 'tmp_137_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1040 [1/1] (0.57ns)   --->   "%tmp_139_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_93_read, i16 %win2_253_read, i16 %win2_413_read, i16 %win2_573_read, i16 %win2_322_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1040 'mux' 'tmp_139_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1041 [1/1] (0.57ns)   --->   "%tmp_141_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_94_read, i16 %win2_254_read, i16 %win2_414_read, i16 %win2_574_read, i16 %win2_321_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1041 'mux' 'tmp_141_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1042 [1/1] (0.57ns)   --->   "%tmp_143_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_95_read, i16 %win2_255_read, i16 %win2_415_read, i16 %win2_575_read, i16 %win2_320_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1042 'mux' 'tmp_143_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1043 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1043 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1044 [1/1] (0.57ns)   --->   "%tmp_145_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_96_read, i16 %win2_256_read, i16 %win2_416_read, i16 %win2_576_read, i16 %win2_191_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1044 'mux' 'tmp_145_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1045 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1045 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1046 [1/1] (0.57ns)   --->   "%tmp_147_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_97_read, i16 %win2_257_read, i16 %win2_417_read, i16 %win2_577_read, i16 %win2_190_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1046 'mux' 'tmp_147_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1047 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1047 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1048 [1/1] (0.57ns)   --->   "%tmp_149_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_98_read, i16 %win2_258_read, i16 %win2_418_read, i16 %win2_578_read, i16 %win2_189_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1048 'mux' 'tmp_149_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1049 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1049 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1050 [1/1] (0.57ns)   --->   "%tmp_151_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_99_read, i16 %win2_259_read, i16 %win2_419_read, i16 %win2_579_read, i16 %win2_188_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1050 'mux' 'tmp_151_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1051 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1051 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1052 [1/1] (0.57ns)   --->   "%tmp_153_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_100_read, i16 %win2_260_read, i16 %win2_420_read, i16 %win2_580_read, i16 %win2_187_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1052 'mux' 'tmp_153_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1053 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1053 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1054 [1/1] (0.57ns)   --->   "%tmp_155_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_101_read, i16 %win2_261_read, i16 %win2_421_read, i16 %win2_581_read, i16 %win2_186_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1054 'mux' 'tmp_155_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1055 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1055 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1056 [1/1] (0.57ns)   --->   "%tmp_157_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_102_read, i16 %win2_262_read, i16 %win2_422_read, i16 %win2_582_read, i16 %win2_185_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1056 'mux' 'tmp_157_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1057 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1057 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1058 [1/1] (0.57ns)   --->   "%tmp_159_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_103_read, i16 %win2_263_read, i16 %win2_423_read, i16 %win2_583_read, i16 %win2_184_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1058 'mux' 'tmp_159_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1059 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1059 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1060 [1/1] (0.57ns)   --->   "%tmp_161_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_104_read, i16 %win2_264_read, i16 %win2_424_read, i16 %win2_584_read, i16 %win2_183_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1060 'mux' 'tmp_161_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1061 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1061 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1062 [1/1] (0.57ns)   --->   "%tmp_163_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_105_read, i16 %win2_265_read, i16 %win2_425_read, i16 %win2_585_read, i16 %win2_182_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1062 'mux' 'tmp_163_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1063 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1063 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1064 [1/1] (0.57ns)   --->   "%tmp_165_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_106_read, i16 %win2_266_read, i16 %win2_426_read, i16 %win2_586_read, i16 %win2_181_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1064 'mux' 'tmp_165_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1065 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1065 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1066 [1/1] (0.57ns)   --->   "%tmp_167_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_107_read, i16 %win2_267_read, i16 %win2_427_read, i16 %win2_587_read, i16 %win2_180_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1066 'mux' 'tmp_167_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1067 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1067 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1068 [1/1] (0.57ns)   --->   "%tmp_169_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_108_read, i16 %win2_268_read, i16 %win2_428_read, i16 %win2_588_read, i16 %win2_179_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1068 'mux' 'tmp_169_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1069 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1069 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1070 [1/1] (0.57ns)   --->   "%tmp_171_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_109_read, i16 %win2_269_read, i16 %win2_429_read, i16 %win2_589_read, i16 %win2_178_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1070 'mux' 'tmp_171_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1071 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1071 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1072 [1/1] (0.57ns)   --->   "%tmp_173_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_110_read, i16 %win2_270_read, i16 %win2_430_read, i16 %win2_590_read, i16 %win2_177_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1072 'mux' 'tmp_173_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1073 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1073 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1074 [1/1] (0.57ns)   --->   "%tmp_175_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_111_read, i16 %win2_271_read, i16 %win2_431_read, i16 %win2_591_read, i16 %win2_176_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1074 'mux' 'tmp_175_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1075 [1/1] (0.57ns)   --->   "%tmp_177_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_112_read, i16 %win2_272_read, i16 %win2_432_read, i16 %win2_592_read, i16 %win2_175_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1075 'mux' 'tmp_177_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1076 [1/1] (0.57ns)   --->   "%tmp_179_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_113_read, i16 %win2_273_read, i16 %win2_433_read, i16 %win2_593_read, i16 %win2_174_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1076 'mux' 'tmp_179_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1077 [1/1] (0.57ns)   --->   "%tmp_181_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_114_read, i16 %win2_274_read, i16 %win2_434_read, i16 %win2_594_read, i16 %win2_173_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1077 'mux' 'tmp_181_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1078 [1/1] (0.57ns)   --->   "%tmp_183_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_115_read, i16 %win2_275_read, i16 %win2_435_read, i16 %win2_595_read, i16 %win2_172_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1078 'mux' 'tmp_183_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1079 [1/1] (0.57ns)   --->   "%tmp_185_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_116_read, i16 %win2_276_read, i16 %win2_436_read, i16 %win2_596_read, i16 %win2_171_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1079 'mux' 'tmp_185_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1080 [1/1] (0.57ns)   --->   "%tmp_187_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_117_read, i16 %win2_277_read, i16 %win2_437_read, i16 %win2_597_read, i16 %win2_170_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1080 'mux' 'tmp_187_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1081 [1/1] (0.57ns)   --->   "%tmp_189_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_118_read, i16 %win2_278_read, i16 %win2_438_read, i16 %win2_598_read, i16 %win2_169_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1081 'mux' 'tmp_189_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1082 [1/1] (0.57ns)   --->   "%tmp_191_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_119_read, i16 %win2_279_read, i16 %win2_439_read, i16 %win2_599_read, i16 %win2_168_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1082 'mux' 'tmp_191_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1083 [1/1] (0.57ns)   --->   "%tmp_193_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_120_read, i16 %win2_280_read, i16 %win2_440_read, i16 %win2_600_read, i16 %win2_167_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1083 'mux' 'tmp_193_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1084 [1/1] (0.57ns)   --->   "%tmp_195_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_121_read, i16 %win2_281_read, i16 %win2_441_read, i16 %win2_601_read, i16 %win2_166_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1084 'mux' 'tmp_195_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1085 [1/1] (0.57ns)   --->   "%tmp_197_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_122_read, i16 %win2_282_read, i16 %win2_442_read, i16 %win2_602_read, i16 %win2_165_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1085 'mux' 'tmp_197_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1086 [1/1] (0.57ns)   --->   "%tmp_199_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_123_read, i16 %win2_283_read, i16 %win2_443_read, i16 %win2_603_read, i16 %win2_164_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1086 'mux' 'tmp_199_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1087 [1/1] (0.57ns)   --->   "%tmp_201_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_124_read, i16 %win2_284_read, i16 %win2_444_read, i16 %win2_604_read, i16 %win2_163_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1087 'mux' 'tmp_201_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1088 [1/1] (0.57ns)   --->   "%tmp_203_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_125_read, i16 %win2_285_read, i16 %win2_445_read, i16 %win2_605_read, i16 %win2_162_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1088 'mux' 'tmp_203_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1089 [1/1] (0.57ns)   --->   "%tmp_205_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_126_read, i16 %win2_286_read, i16 %win2_446_read, i16 %win2_606_read, i16 %win2_161_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1089 'mux' 'tmp_205_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1090 [1/1] (0.57ns)   --->   "%tmp_207_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_127_read, i16 %win2_287_read, i16 %win2_447_read, i16 %win2_607_read, i16 %win2_160_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1090 'mux' 'tmp_207_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1091 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1091 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1092 [1/1] (0.57ns)   --->   "%tmp_209_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_128_read, i16 %win2_288_read, i16 %win2_448_read, i16 %win2_608_read, i16 %win2_31_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1092 'mux' 'tmp_209_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1093 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1093 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1094 [1/1] (0.57ns)   --->   "%tmp_211_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_129_read, i16 %win2_289_read, i16 %win2_449_read, i16 %win2_609_read, i16 %win2_30_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1094 'mux' 'tmp_211_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1095 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1095 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1096 [1/1] (0.57ns)   --->   "%tmp_213_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_130_read, i16 %win2_290_read, i16 %win2_450_read, i16 %win2_610_read, i16 %win2_29_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1096 'mux' 'tmp_213_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1097 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1097 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1098 [1/1] (0.57ns)   --->   "%tmp_215_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_131_read, i16 %win2_291_read, i16 %win2_451_read, i16 %win2_611_read, i16 %win2_28_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1098 'mux' 'tmp_215_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1099 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1099 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1100 [1/1] (0.57ns)   --->   "%tmp_217_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_132_read, i16 %win2_292_read, i16 %win2_452_read, i16 %win2_612_read, i16 %win2_27_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1100 'mux' 'tmp_217_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1101 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1101 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1102 [1/1] (0.57ns)   --->   "%tmp_219_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_133_read, i16 %win2_293_read, i16 %win2_453_read, i16 %win2_613_read, i16 %win2_26_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1102 'mux' 'tmp_219_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1103 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1103 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1104 [1/1] (0.57ns)   --->   "%tmp_221_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_134_read, i16 %win2_294_read, i16 %win2_454_read, i16 %win2_614_read, i16 %win2_25_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1104 'mux' 'tmp_221_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1105 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1105 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1106 [1/1] (0.57ns)   --->   "%tmp_223_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_135_read, i16 %win2_295_read, i16 %win2_455_read, i16 %win2_615_read, i16 %win2_24_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1106 'mux' 'tmp_223_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1107 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1107 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1108 [1/1] (0.57ns)   --->   "%tmp_225_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_136_read, i16 %win2_296_read, i16 %win2_456_read, i16 %win2_616_read, i16 %win2_23_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1108 'mux' 'tmp_225_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1109 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1109 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1110 [1/1] (0.57ns)   --->   "%tmp_227_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_137_read, i16 %win2_297_read, i16 %win2_457_read, i16 %win2_617_read, i16 %win2_22_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1110 'mux' 'tmp_227_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1111 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1111 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1112 [1/1] (0.57ns)   --->   "%tmp_229_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_138_read, i16 %win2_298_read, i16 %win2_458_read, i16 %win2_618_read, i16 %win2_21_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1112 'mux' 'tmp_229_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1113 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1113 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1114 [1/1] (0.57ns)   --->   "%tmp_231_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_139_read, i16 %win2_299_read, i16 %win2_459_read, i16 %win2_619_read, i16 %win2_20_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1114 'mux' 'tmp_231_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1115 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1115 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1116 [1/1] (0.57ns)   --->   "%tmp_233_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_140_read, i16 %win2_300_read, i16 %win2_460_read, i16 %win2_620_read, i16 %win2_19_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1116 'mux' 'tmp_233_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1117 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1117 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1118 [1/1] (0.57ns)   --->   "%tmp_235_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_141_read, i16 %win2_301_read, i16 %win2_461_read, i16 %win2_621_read, i16 %win2_18_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1118 'mux' 'tmp_235_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1119 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1119 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1120 [1/1] (0.57ns)   --->   "%tmp_237_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_142_read, i16 %win2_302_read, i16 %win2_462_read, i16 %win2_622_read, i16 %win2_17_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1120 'mux' 'tmp_237_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1121 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1121 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1122 [1/1] (0.57ns)   --->   "%tmp_239_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_143_read, i16 %win2_303_read, i16 %win2_463_read, i16 %win2_623_read, i16 %win2_16_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1122 'mux' 'tmp_239_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1123 [1/1] (0.57ns)   --->   "%tmp_241_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_144_read, i16 %win2_304_read, i16 %win2_464_read, i16 %win2_624_read, i16 %win2_15_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1123 'mux' 'tmp_241_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1124 [1/1] (0.57ns)   --->   "%tmp_243_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_145_read, i16 %win2_305_read, i16 %win2_465_read, i16 %win2_625_read, i16 %win2_14_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1124 'mux' 'tmp_243_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1125 [1/1] (0.57ns)   --->   "%tmp_245_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_146_read, i16 %win2_306_read, i16 %win2_466_read, i16 %win2_626_read, i16 %win2_13_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1125 'mux' 'tmp_245_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1126 [1/1] (0.57ns)   --->   "%tmp_247_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_147_read, i16 %win2_307_read, i16 %win2_467_read, i16 %win2_627_read, i16 %win2_12_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1126 'mux' 'tmp_247_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1127 [1/1] (0.57ns)   --->   "%tmp_249_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_148_read, i16 %win2_308_read, i16 %win2_468_read, i16 %win2_628_read, i16 %win2_11_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1127 'mux' 'tmp_249_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1128 [1/1] (0.57ns)   --->   "%tmp_251_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_149_read, i16 %win2_309_read, i16 %win2_469_read, i16 %win2_629_read, i16 %win2_10_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1128 'mux' 'tmp_251_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1129 [1/1] (0.57ns)   --->   "%tmp_253_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_150_read, i16 %win2_310_read, i16 %win2_470_read, i16 %win2_630_read, i16 %win2_9_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1129 'mux' 'tmp_253_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1130 [1/1] (0.57ns)   --->   "%tmp_255_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_151_read, i16 %win2_311_read, i16 %win2_471_read, i16 %win2_631_read, i16 %win2_8_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1130 'mux' 'tmp_255_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1131 [1/1] (0.57ns)   --->   "%tmp_257_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_152_read, i16 %win2_312_read, i16 %win2_472_read, i16 %win2_632_read, i16 %win2_7_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1131 'mux' 'tmp_257_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1132 [1/1] (0.57ns)   --->   "%tmp_259_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_153_read, i16 %win2_313_read, i16 %win2_473_read, i16 %win2_633_read, i16 %win2_6_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1132 'mux' 'tmp_259_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1133 [1/1] (0.57ns)   --->   "%tmp_261_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_154_read, i16 %win2_314_read, i16 %win2_474_read, i16 %win2_634_read, i16 %win2_5_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1133 'mux' 'tmp_261_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1134 [1/1] (0.57ns)   --->   "%tmp_263_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_155_read, i16 %win2_315_read, i16 %win2_475_read, i16 %win2_635_read, i16 %win2_4_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1134 'mux' 'tmp_263_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1135 [1/1] (0.57ns)   --->   "%tmp_265_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_156_read, i16 %win2_316_read, i16 %win2_476_read, i16 %win2_636_read, i16 %win2_3_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1135 'mux' 'tmp_265_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1136 [1/1] (0.57ns)   --->   "%tmp_267_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_157_read, i16 %win2_317_read, i16 %win2_477_read, i16 %win2_637_read, i16 %win2_2_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1136 'mux' 'tmp_267_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1137 [1/1] (0.57ns)   --->   "%tmp_269_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_158_read, i16 %win2_318_read, i16 %win2_478_read, i16 %win2_638_read, i16 %win2_1_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1137 'mux' 'tmp_269_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1138 [1/1] (0.57ns)   --->   "%tmp_271_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_159_read, i16 %win2_319_read, i16 %win2_479_read, i16 %win2_639_read, i16 %win2_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1138 'mux' 'tmp_271_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1139 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1139 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1140 [1/1] (0.57ns)   --->   "%tmp_273_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_640_read, i16 %win2_672_read, i16 %win2_704_read, i16 %win2_736_read, i16 %win2_799_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1140 'mux' 'tmp_273_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1141 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1141 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1142 [1/1] (0.57ns)   --->   "%tmp_275_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_641_read, i16 %win2_673_read, i16 %win2_705_read, i16 %win2_737_read, i16 %win2_769_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1142 'mux' 'tmp_275_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1143 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1143 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1144 [1/1] (0.57ns)   --->   "%tmp_277_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_642_read, i16 %win2_674_read, i16 %win2_706_read, i16 %win2_738_read, i16 %win2_770_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1144 'mux' 'tmp_277_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1145 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1145 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1146 [1/1] (0.57ns)   --->   "%tmp_279_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_643_read, i16 %win2_675_read, i16 %win2_707_read, i16 %win2_739_read, i16 %win2_771_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1146 'mux' 'tmp_279_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1147 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1147 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1148 [1/1] (0.57ns)   --->   "%tmp_281_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_644_read, i16 %win2_676_read, i16 %win2_708_read, i16 %win2_740_read, i16 %win2_772_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1148 'mux' 'tmp_281_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1149 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1149 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1150 [1/1] (0.57ns)   --->   "%tmp_283_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_645_read, i16 %win2_677_read, i16 %win2_709_read, i16 %win2_741_read, i16 %win2_773_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1150 'mux' 'tmp_283_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1151 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1151 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1152 [1/1] (0.57ns)   --->   "%tmp_285_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_646_read, i16 %win2_678_read, i16 %win2_710_read, i16 %win2_742_read, i16 %win2_774_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1152 'mux' 'tmp_285_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1153 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1153 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1154 [1/1] (0.57ns)   --->   "%tmp_287_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_647_read, i16 %win2_679_read, i16 %win2_711_read, i16 %win2_743_read, i16 %win2_775_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1154 'mux' 'tmp_287_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1155 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1155 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1156 [1/1] (0.57ns)   --->   "%tmp_289_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_648_read, i16 %win2_680_read, i16 %win2_712_read, i16 %win2_744_read, i16 %win2_776_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1156 'mux' 'tmp_289_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1157 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1157 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1158 [1/1] (0.57ns)   --->   "%tmp_291_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_649_read, i16 %win2_681_read, i16 %win2_713_read, i16 %win2_745_read, i16 %win2_777_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1158 'mux' 'tmp_291_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1159 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1159 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1160 [1/1] (0.57ns)   --->   "%tmp_293_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_650_read, i16 %win2_682_read, i16 %win2_714_read, i16 %win2_746_read, i16 %win2_778_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1160 'mux' 'tmp_293_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1161 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1161 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1162 [1/1] (0.57ns)   --->   "%tmp_295_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_651_read, i16 %win2_683_read, i16 %win2_715_read, i16 %win2_747_read, i16 %win2_779_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1162 'mux' 'tmp_295_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1163 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1163 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1164 [1/1] (0.57ns)   --->   "%tmp_297_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_652_read, i16 %win2_684_read, i16 %win2_716_read, i16 %win2_748_read, i16 %win2_780_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1164 'mux' 'tmp_297_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1165 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1165 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1166 [1/1] (0.57ns)   --->   "%tmp_299_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_653_read, i16 %win2_685_read, i16 %win2_717_read, i16 %win2_749_read, i16 %win2_781_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1166 'mux' 'tmp_299_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1167 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1167 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1168 [1/1] (0.57ns)   --->   "%tmp_301_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_654_read, i16 %win2_686_read, i16 %win2_718_read, i16 %win2_750_read, i16 %win2_782_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1168 'mux' 'tmp_301_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1169 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1169 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 1170 [1/1] (0.57ns)   --->   "%tmp_303_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_655_read, i16 %win2_687_read, i16 %win2_719_read, i16 %win2_751_read, i16 %win2_783_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1170 'mux' 'tmp_303_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1171 [1/1] (0.57ns)   --->   "%tmp_305_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_656_read, i16 %win2_688_read, i16 %win2_720_read, i16 %win2_752_read, i16 %win2_784_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1171 'mux' 'tmp_305_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1172 [1/1] (0.57ns)   --->   "%tmp_307_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_657_read, i16 %win2_689_read, i16 %win2_721_read, i16 %win2_753_read, i16 %win2_785_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1172 'mux' 'tmp_307_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1173 [1/1] (0.57ns)   --->   "%tmp_309_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_658_read, i16 %win2_690_read, i16 %win2_722_read, i16 %win2_754_read, i16 %win2_786_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1173 'mux' 'tmp_309_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1174 [1/1] (0.57ns)   --->   "%tmp_311_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_659_read, i16 %win2_691_read, i16 %win2_723_read, i16 %win2_755_read, i16 %win2_787_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1174 'mux' 'tmp_311_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1175 [1/1] (0.57ns)   --->   "%tmp_313_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_660_read, i16 %win2_692_read, i16 %win2_724_read, i16 %win2_756_read, i16 %win2_788_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1175 'mux' 'tmp_313_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1176 [1/1] (0.57ns)   --->   "%tmp_315_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_661_read, i16 %win2_693_read, i16 %win2_725_read, i16 %win2_757_read, i16 %win2_789_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1176 'mux' 'tmp_315_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1177 [1/1] (0.57ns)   --->   "%tmp_317_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_662_read, i16 %win2_694_read, i16 %win2_726_read, i16 %win2_758_read, i16 %win2_790_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1177 'mux' 'tmp_317_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1178 [1/1] (0.57ns)   --->   "%tmp_319_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_663_read, i16 %win2_695_read, i16 %win2_727_read, i16 %win2_759_read, i16 %win2_791_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1178 'mux' 'tmp_319_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1179 [1/1] (0.57ns)   --->   "%tmp_321_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_664_read, i16 %win2_696_read, i16 %win2_728_read, i16 %win2_760_read, i16 %win2_792_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1179 'mux' 'tmp_321_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1180 [1/1] (0.57ns)   --->   "%tmp_323_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_665_read, i16 %win2_697_read, i16 %win2_729_read, i16 %win2_761_read, i16 %win2_793_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1180 'mux' 'tmp_323_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1181 [1/1] (0.57ns)   --->   "%tmp_325_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_666_read, i16 %win2_698_read, i16 %win2_730_read, i16 %win2_762_read, i16 %win2_794_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1181 'mux' 'tmp_325_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1182 [1/1] (0.57ns)   --->   "%tmp_327_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_667_read, i16 %win2_699_read, i16 %win2_731_read, i16 %win2_763_read, i16 %win2_795_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1182 'mux' 'tmp_327_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1183 [1/1] (0.57ns)   --->   "%tmp_329_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_668_read, i16 %win2_700_read, i16 %win2_732_read, i16 %win2_764_read, i16 %win2_796_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1183 'mux' 'tmp_329_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1184 [1/1] (0.57ns)   --->   "%tmp_331_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_669_read, i16 %win2_701_read, i16 %win2_733_read, i16 %win2_765_read, i16 %win2_797_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1184 'mux' 'tmp_331_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1185 [1/1] (0.57ns)   --->   "%tmp_333_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_670_read, i16 %win2_702_read, i16 %win2_734_read, i16 %win2_766_read, i16 %win2_768_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1185 'mux' 'tmp_333_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1186 [1/1] (0.57ns)   --->   "%tmp_335_i = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %win2_671_read, i16 %win2_703_read, i16 %win2_735_read, i16 %win2_767_read, i16 %win2_798_read, i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1186 'mux' 'tmp_335_i' <Predicate = (!icmp_ln361)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.32>
ST_2 : Operation 1187 [1/1] (0.67ns)   --->   "%add_ln361 = add i3 %ky_2, i3 1" [src/srcnn.cpp:361->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1187 'add' 'add_ln361' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%zext_ln381_320 = zext i3 %ky_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1188 'zext' 'zext_ln381_320' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.79ns)   --->   "%add_ln381_5 = add i4 %zext_ln381_321, i4 10" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1189 'add' 'add_ln381_5' <Predicate = (!icmp_ln361)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln381_323 = zext i4 %add_ln381_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1190 'zext' 'zext_ln381_323' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1191 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.78ns)   --->   "%add_ln381_9 = add i5 %zext_ln381_320, i5 15" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1192 'add' 'add_ln381_9' <Predicate = (!icmp_ln361)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln381_324 = zext i5 %add_ln381_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1193 'zext' 'zext_ln381_324' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1194 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1194 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1195 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1195 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1196 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1196 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1197 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1197 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1198 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1198 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1199 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1199 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1200 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1200 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1201 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1201 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1202 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1202 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1203 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1203 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1204 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1204 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1205 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1205 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1206 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1206 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1207 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1207 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1208 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1208 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1209 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1209 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1210 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1211 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1212 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1212 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1213 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1213 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1214 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1214 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1215 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1216 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1216 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1217 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1217 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1218 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1218 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1219 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1220 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1221 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1221 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1222 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1222 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1223 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1223 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1224 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1224 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1225 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1225 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1226 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1226 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1227 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1227 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1228 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1229 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1229 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1230 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1230 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1231 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1231 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1232 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1232 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1233 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1233 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1234 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1235 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1236 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1236 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1237 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1238 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1239 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1239 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1240 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1240 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1241 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1241 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1242 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1242 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1243 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1243 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1244 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1245 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1245 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1246 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1246 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1247 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1247 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1248 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1249 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1249 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1250 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1250 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1251 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1251 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1252 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1252 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1253 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1254 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1254 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1255 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1255 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1256 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1256 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1257 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1257 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1258 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1259 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1259 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1260 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1261 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1261 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1262 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1262 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1263 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1263 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1264 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1264 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1265 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1265 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1266 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1266 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1267 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1267 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1268 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1268 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1269 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1269 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1270 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1270 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_4 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4, i64 0, i64 %zext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1271 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1272 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_5 = getelementptr i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4, i64 0, i64 %zext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1272 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1273 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1273 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln381 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1274 'sext' 'sext_ln381' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1275 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i16 %tmp_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1275 'zext' 'zext_ln381' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (2.38ns)   --->   "%mul_ln381 = mul i32 %zext_ln381, i32 %sext_ln381" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1276 'mul' 'mul_ln381' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1277 'bitselect' 'tmp' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node ps_1)   --->   "%ps = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1278 'partselect' 'ps' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node ps_1)   --->   "%sext_ln372 = sext i24 %ps" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1279 'sext' 'sext_ln372' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node ps_1)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1280 'bitselect' 'tmp_84' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node ps_1)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1281 'bitselect' 'tmp_85' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1282 [1/1] (0.00ns)   --->   "%trunc_ln381 = trunc i32 %mul_ln381" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1282 'trunc' 'trunc_ln381' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1283 [1/1] (0.77ns)   --->   "%icmp_ln381 = icmp_ne  i7 %trunc_ln381, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1283 'icmp' 'icmp_ln381' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1284 'bitselect' 'tmp_86' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node ps_1)   --->   "%or_ln381 = or i1 %tmp_84, i1 %icmp_ln381" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1285 'or' 'or_ln381' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node ps_1)   --->   "%and_ln381 = and i1 %or_ln381, i1 %tmp_85" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1286 'and' 'and_ln381' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node ps_1)   --->   "%zext_ln381_1 = zext i1 %and_ln381" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1287 'zext' 'zext_ln381_1' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1288 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_1 = add i25 %sext_ln372, i25 %zext_ln381_1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1288 'add' 'ps_1' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_1, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1289 'bitselect' 'tmp_87' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1290 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1290 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln381_1 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1291 'sext' 'sext_ln381_1' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1292 [1/1] (0.00ns)   --->   "%zext_ln381_2 = zext i16 %tmp_19_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1292 'zext' 'zext_ln381_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1293 [1/1] (2.38ns)   --->   "%mul_ln381_1 = mul i32 %zext_ln381_2, i32 %sext_ln381_1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1293 'mul' 'mul_ln381_1' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1294 [1/1] (0.00ns)   --->   "%trunc_ln381_1 = trunc i32 %mul_ln381_1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1294 'trunc' 'trunc_ln381_1' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1295 [1/1] (0.77ns)   --->   "%icmp_ln381_1 = icmp_ne  i7 %trunc_ln381_1, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1295 'icmp' 'icmp_ln381_1' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1296 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1296 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln381_4 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1297 'sext' 'sext_ln381_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln381_4 = zext i16 %tmp_21_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1298 'zext' 'zext_ln381_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1299 [1/1] (2.38ns)   --->   "%mul_ln381_2 = mul i32 %zext_ln381_4, i32 %sext_ln381_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1299 'mul' 'mul_ln381_2' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1300 [1/1] (0.00ns)   --->   "%trunc_ln381_2 = trunc i32 %mul_ln381_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1300 'trunc' 'trunc_ln381_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1301 [1/1] (0.77ns)   --->   "%icmp_ln381_2 = icmp_ne  i7 %trunc_ln381_2, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1301 'icmp' 'icmp_ln381_2' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1302 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1302 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln381_7 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1303 'sext' 'sext_ln381_7' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1304 [1/1] (0.00ns)   --->   "%zext_ln381_6 = zext i16 %tmp_23_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1304 'zext' 'zext_ln381_6' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1305 [1/1] (2.38ns)   --->   "%mul_ln381_3 = mul i32 %zext_ln381_6, i32 %sext_ln381_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1305 'mul' 'mul_ln381_3' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1306 [1/1] (0.00ns)   --->   "%trunc_ln381_3 = trunc i32 %mul_ln381_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1306 'trunc' 'trunc_ln381_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1307 [1/1] (0.77ns)   --->   "%icmp_ln381_3 = icmp_ne  i7 %trunc_ln381_3, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1307 'icmp' 'icmp_ln381_3' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1308 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1308 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln381_10 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1309 'sext' 'sext_ln381_10' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln381_8 = zext i16 %tmp_25_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1310 'zext' 'zext_ln381_8' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1311 [1/1] (2.38ns)   --->   "%mul_ln381_4 = mul i32 %zext_ln381_8, i32 %sext_ln381_10" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1311 'mul' 'mul_ln381_4' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1312 [1/1] (0.00ns)   --->   "%trunc_ln381_4 = trunc i32 %mul_ln381_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1312 'trunc' 'trunc_ln381_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1313 [1/1] (0.77ns)   --->   "%icmp_ln381_4 = icmp_ne  i7 %trunc_ln381_4, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1313 'icmp' 'icmp_ln381_4' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1314 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1314 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln381_13 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1315 'sext' 'sext_ln381_13' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln381_10 = zext i16 %tmp_27_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1316 'zext' 'zext_ln381_10' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1317 [1/1] (2.38ns)   --->   "%mul_ln381_5 = mul i32 %zext_ln381_10, i32 %sext_ln381_13" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1317 'mul' 'mul_ln381_5' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1318 [1/1] (0.00ns)   --->   "%trunc_ln381_5 = trunc i32 %mul_ln381_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1318 'trunc' 'trunc_ln381_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1319 [1/1] (0.77ns)   --->   "%icmp_ln381_5 = icmp_ne  i7 %trunc_ln381_5, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1319 'icmp' 'icmp_ln381_5' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1320 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1320 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln381_16 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1321 'sext' 'sext_ln381_16' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1322 [1/1] (0.00ns)   --->   "%zext_ln381_12 = zext i16 %tmp_29_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1322 'zext' 'zext_ln381_12' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1323 [1/1] (2.38ns)   --->   "%mul_ln381_6 = mul i32 %zext_ln381_12, i32 %sext_ln381_16" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1323 'mul' 'mul_ln381_6' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1324 [1/1] (0.00ns)   --->   "%trunc_ln381_6 = trunc i32 %mul_ln381_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1324 'trunc' 'trunc_ln381_6' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1325 [1/1] (0.77ns)   --->   "%icmp_ln381_6 = icmp_ne  i7 %trunc_ln381_6, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1325 'icmp' 'icmp_ln381_6' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1326 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1326 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln381_19 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1327 'sext' 'sext_ln381_19' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (0.00ns)   --->   "%zext_ln381_14 = zext i16 %tmp_31_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1328 'zext' 'zext_ln381_14' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1329 [1/1] (2.38ns)   --->   "%mul_ln381_7 = mul i32 %zext_ln381_14, i32 %sext_ln381_19" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1329 'mul' 'mul_ln381_7' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1330 [1/1] (0.00ns)   --->   "%trunc_ln381_7 = trunc i32 %mul_ln381_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1330 'trunc' 'trunc_ln381_7' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1331 [1/1] (0.77ns)   --->   "%icmp_ln381_7 = icmp_ne  i7 %trunc_ln381_7, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1331 'icmp' 'icmp_ln381_7' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1332 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1332 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln381_22 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1333 'sext' 'sext_ln381_22' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln381_16 = zext i16 %tmp_33_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1334 'zext' 'zext_ln381_16' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1335 [1/1] (2.38ns)   --->   "%mul_ln381_8 = mul i32 %zext_ln381_16, i32 %sext_ln381_22" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1335 'mul' 'mul_ln381_8' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1336 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1336 'bitselect' 'tmp_125' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node ps_18)   --->   "%ps_17 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_8, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1337 'partselect' 'ps_17' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node ps_18)   --->   "%sext_ln372_2 = sext i24 %ps_17" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1338 'sext' 'sext_ln372_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node ps_18)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_8, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1339 'bitselect' 'tmp_126' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node ps_18)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_8, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1340 'bitselect' 'tmp_127' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1341 [1/1] (0.00ns)   --->   "%trunc_ln381_8 = trunc i32 %mul_ln381_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1341 'trunc' 'trunc_ln381_8' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1342 [1/1] (0.77ns)   --->   "%icmp_ln381_8 = icmp_ne  i7 %trunc_ln381_8, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1342 'icmp' 'icmp_ln381_8' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1343 'bitselect' 'tmp_128' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node ps_18)   --->   "%or_ln381_32 = or i1 %tmp_126, i1 %icmp_ln381_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1344 'or' 'or_ln381_32' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node ps_18)   --->   "%and_ln381_40 = and i1 %or_ln381_32, i1 %tmp_127" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1345 'and' 'and_ln381_40' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node ps_18)   --->   "%zext_ln381_17 = zext i1 %and_ln381_40" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1346 'zext' 'zext_ln381_17' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1347 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_18 = add i25 %sext_ln372_2, i25 %zext_ln381_17" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1347 'add' 'ps_18' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1348 [1/1] (0.00ns)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_18, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1348 'bitselect' 'tmp_129' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1349 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1349 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1350 [1/1] (0.00ns)   --->   "%sext_ln381_23 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1350 'sext' 'sext_ln381_23' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln381_18 = zext i16 %tmp_35_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1351 'zext' 'zext_ln381_18' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1352 [1/1] (2.38ns)   --->   "%mul_ln381_9 = mul i32 %zext_ln381_18, i32 %sext_ln381_23" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1352 'mul' 'mul_ln381_9' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1353 [1/1] (0.00ns)   --->   "%trunc_ln381_9 = trunc i32 %mul_ln381_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1353 'trunc' 'trunc_ln381_9' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1354 [1/1] (0.77ns)   --->   "%icmp_ln381_9 = icmp_ne  i7 %trunc_ln381_9, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1354 'icmp' 'icmp_ln381_9' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1355 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1355 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln381_26 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1356 'sext' 'sext_ln381_26' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln381_20 = zext i16 %tmp_37_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1357 'zext' 'zext_ln381_20' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1358 [1/1] (2.38ns)   --->   "%mul_ln381_10 = mul i32 %zext_ln381_20, i32 %sext_ln381_26" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1358 'mul' 'mul_ln381_10' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln381_10 = trunc i32 %mul_ln381_10" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1359 'trunc' 'trunc_ln381_10' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1360 [1/1] (0.77ns)   --->   "%icmp_ln381_10 = icmp_ne  i7 %trunc_ln381_10, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1360 'icmp' 'icmp_ln381_10' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1361 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1361 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln381_29 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1362 'sext' 'sext_ln381_29' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1363 [1/1] (0.00ns)   --->   "%zext_ln381_22 = zext i16 %tmp_39_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1363 'zext' 'zext_ln381_22' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1364 [1/1] (2.38ns)   --->   "%mul_ln381_11 = mul i32 %zext_ln381_22, i32 %sext_ln381_29" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1364 'mul' 'mul_ln381_11' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1365 [1/1] (0.00ns)   --->   "%trunc_ln381_11 = trunc i32 %mul_ln381_11" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1365 'trunc' 'trunc_ln381_11' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1366 [1/1] (0.77ns)   --->   "%icmp_ln381_11 = icmp_ne  i7 %trunc_ln381_11, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1366 'icmp' 'icmp_ln381_11' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1367 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1367 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln381_32 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1368 'sext' 'sext_ln381_32' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln381_24 = zext i16 %tmp_41_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1369 'zext' 'zext_ln381_24' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1370 [1/1] (2.38ns)   --->   "%mul_ln381_12 = mul i32 %zext_ln381_24, i32 %sext_ln381_32" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1370 'mul' 'mul_ln381_12' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1371 [1/1] (0.00ns)   --->   "%trunc_ln381_12 = trunc i32 %mul_ln381_12" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1371 'trunc' 'trunc_ln381_12' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1372 [1/1] (0.77ns)   --->   "%icmp_ln381_12 = icmp_ne  i7 %trunc_ln381_12, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1372 'icmp' 'icmp_ln381_12' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1373 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1373 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln381_35 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1374 'sext' 'sext_ln381_35' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln381_26 = zext i16 %tmp_43_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1375 'zext' 'zext_ln381_26' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1376 [1/1] (2.38ns)   --->   "%mul_ln381_13 = mul i32 %zext_ln381_26, i32 %sext_ln381_35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1376 'mul' 'mul_ln381_13' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1377 [1/1] (0.00ns)   --->   "%trunc_ln381_13 = trunc i32 %mul_ln381_13" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1377 'trunc' 'trunc_ln381_13' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1378 [1/1] (0.77ns)   --->   "%icmp_ln381_13 = icmp_ne  i7 %trunc_ln381_13, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1378 'icmp' 'icmp_ln381_13' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1379 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1379 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln381_38 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1380 'sext' 'sext_ln381_38' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln381_28 = zext i16 %tmp_45_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1381 'zext' 'zext_ln381_28' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1382 [1/1] (2.38ns)   --->   "%mul_ln381_14 = mul i32 %zext_ln381_28, i32 %sext_ln381_38" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1382 'mul' 'mul_ln381_14' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1383 [1/1] (0.00ns)   --->   "%trunc_ln381_14 = trunc i32 %mul_ln381_14" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1383 'trunc' 'trunc_ln381_14' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1384 [1/1] (0.77ns)   --->   "%icmp_ln381_14 = icmp_ne  i7 %trunc_ln381_14, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1384 'icmp' 'icmp_ln381_14' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1385 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1385 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln381_41 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1386 'sext' 'sext_ln381_41' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln381_30 = zext i16 %tmp_47_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1387 'zext' 'zext_ln381_30' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1388 [1/1] (2.38ns)   --->   "%mul_ln381_15 = mul i32 %zext_ln381_30, i32 %sext_ln381_41" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1388 'mul' 'mul_ln381_15' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1389 [1/1] (0.00ns)   --->   "%trunc_ln381_15 = trunc i32 %mul_ln381_15" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1389 'trunc' 'trunc_ln381_15' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1390 [1/1] (0.77ns)   --->   "%icmp_ln381_15 = icmp_ne  i7 %trunc_ln381_15, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1390 'icmp' 'icmp_ln381_15' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1391 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1391 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1392 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1392 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1393 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1393 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1394 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1394 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1395 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1395 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1396 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1396 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1397 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1397 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1398 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1398 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1399 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1399 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1400 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1400 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1401 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1401 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1402 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1402 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1403 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1403 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1404 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1404 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1405 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1405 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1406 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1406 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1407 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1407 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln381_88 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1408 'sext' 'sext_ln381_88' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln381_64 = zext i16 %tmp_81_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1409 'zext' 'zext_ln381_64' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1410 [1/1] (2.38ns)   --->   "%mul_ln381_32 = mul i32 %zext_ln381_64, i32 %sext_ln381_88" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1410 'mul' 'mul_ln381_32' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1411 [1/1] (0.00ns)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_32, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1411 'bitselect' 'tmp_251' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node ps_69)   --->   "%ps_68 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_32, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1412 'partselect' 'ps_68' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node ps_69)   --->   "%sext_ln372_8 = sext i24 %ps_68" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1413 'sext' 'sext_ln372_8' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node ps_69)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_32, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1414 'bitselect' 'tmp_252' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node ps_69)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_32, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1415 'bitselect' 'tmp_253' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1416 [1/1] (0.00ns)   --->   "%trunc_ln381_32 = trunc i32 %mul_ln381_32" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1416 'trunc' 'trunc_ln381_32' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1417 [1/1] (0.77ns)   --->   "%icmp_ln381_32 = icmp_ne  i7 %trunc_ln381_32, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1417 'icmp' 'icmp_ln381_32' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1418 [1/1] (0.00ns)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_32, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1418 'bitselect' 'tmp_254' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node ps_69)   --->   "%or_ln381_128 = or i1 %tmp_252, i1 %icmp_ln381_32" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1419 'or' 'or_ln381_128' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node ps_69)   --->   "%and_ln381_160 = and i1 %or_ln381_128, i1 %tmp_253" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1420 'and' 'and_ln381_160' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node ps_69)   --->   "%zext_ln381_65 = zext i1 %and_ln381_160" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1421 'zext' 'zext_ln381_65' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1422 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_69 = add i25 %sext_ln372_8, i25 %zext_ln381_65" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1422 'add' 'ps_69' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1423 [1/1] (0.00ns)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_69, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1423 'bitselect' 'tmp_255' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1424 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1424 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln381_89 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1425 'sext' 'sext_ln381_89' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln381_66 = zext i16 %tmp_83_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1426 'zext' 'zext_ln381_66' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1427 [1/1] (2.38ns)   --->   "%mul_ln381_33 = mul i32 %zext_ln381_66, i32 %sext_ln381_89" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1427 'mul' 'mul_ln381_33' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1428 [1/1] (0.00ns)   --->   "%trunc_ln381_33 = trunc i32 %mul_ln381_33" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1428 'trunc' 'trunc_ln381_33' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1429 [1/1] (0.77ns)   --->   "%icmp_ln381_33 = icmp_ne  i7 %trunc_ln381_33, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1429 'icmp' 'icmp_ln381_33' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1430 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1430 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln381_92 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1431 'sext' 'sext_ln381_92' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln381_68 = zext i16 %tmp_85_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1432 'zext' 'zext_ln381_68' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1433 [1/1] (2.38ns)   --->   "%mul_ln381_34 = mul i32 %zext_ln381_68, i32 %sext_ln381_92" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1433 'mul' 'mul_ln381_34' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1434 [1/1] (0.00ns)   --->   "%trunc_ln381_34 = trunc i32 %mul_ln381_34" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1434 'trunc' 'trunc_ln381_34' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1435 [1/1] (0.77ns)   --->   "%icmp_ln381_34 = icmp_ne  i7 %trunc_ln381_34, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1435 'icmp' 'icmp_ln381_34' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1436 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1436 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln381_95 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1437 'sext' 'sext_ln381_95' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1438 [1/1] (0.00ns)   --->   "%zext_ln381_70 = zext i16 %tmp_87_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1438 'zext' 'zext_ln381_70' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1439 [1/1] (2.38ns)   --->   "%mul_ln381_35 = mul i32 %zext_ln381_70, i32 %sext_ln381_95" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1439 'mul' 'mul_ln381_35' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1440 [1/1] (0.00ns)   --->   "%trunc_ln381_35 = trunc i32 %mul_ln381_35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1440 'trunc' 'trunc_ln381_35' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1441 [1/1] (0.77ns)   --->   "%icmp_ln381_35 = icmp_ne  i7 %trunc_ln381_35, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1441 'icmp' 'icmp_ln381_35' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1442 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1442 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1443 [1/1] (0.00ns)   --->   "%sext_ln381_98 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1443 'sext' 'sext_ln381_98' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1444 [1/1] (0.00ns)   --->   "%zext_ln381_72 = zext i16 %tmp_89_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1444 'zext' 'zext_ln381_72' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1445 [1/1] (2.38ns)   --->   "%mul_ln381_36 = mul i32 %zext_ln381_72, i32 %sext_ln381_98" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1445 'mul' 'mul_ln381_36' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1446 [1/1] (0.00ns)   --->   "%trunc_ln381_36 = trunc i32 %mul_ln381_36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1446 'trunc' 'trunc_ln381_36' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1447 [1/1] (0.77ns)   --->   "%icmp_ln381_36 = icmp_ne  i7 %trunc_ln381_36, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1447 'icmp' 'icmp_ln381_36' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1448 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1448 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln381_101 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1449 'sext' 'sext_ln381_101' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1450 [1/1] (0.00ns)   --->   "%zext_ln381_74 = zext i16 %tmp_91_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1450 'zext' 'zext_ln381_74' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1451 [1/1] (2.38ns)   --->   "%mul_ln381_37 = mul i32 %zext_ln381_74, i32 %sext_ln381_101" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1451 'mul' 'mul_ln381_37' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1452 [1/1] (0.00ns)   --->   "%trunc_ln381_37 = trunc i32 %mul_ln381_37" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1452 'trunc' 'trunc_ln381_37' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1453 [1/1] (0.77ns)   --->   "%icmp_ln381_37 = icmp_ne  i7 %trunc_ln381_37, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1453 'icmp' 'icmp_ln381_37' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1454 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1454 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln381_104 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1455 'sext' 'sext_ln381_104' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1456 [1/1] (0.00ns)   --->   "%zext_ln381_76 = zext i16 %tmp_93_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1456 'zext' 'zext_ln381_76' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1457 [1/1] (2.38ns)   --->   "%mul_ln381_38 = mul i32 %zext_ln381_76, i32 %sext_ln381_104" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1457 'mul' 'mul_ln381_38' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1458 [1/1] (0.00ns)   --->   "%trunc_ln381_38 = trunc i32 %mul_ln381_38" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1458 'trunc' 'trunc_ln381_38' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1459 [1/1] (0.77ns)   --->   "%icmp_ln381_38 = icmp_ne  i7 %trunc_ln381_38, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1459 'icmp' 'icmp_ln381_38' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1460 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1460 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1461 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1461 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln381_110 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1462 'sext' 'sext_ln381_110' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1463 [1/1] (0.00ns)   --->   "%zext_ln381_80 = zext i16 %tmp_97_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1463 'zext' 'zext_ln381_80' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1464 [1/1] (2.38ns)   --->   "%mul_ln381_40 = mul i32 %zext_ln381_80, i32 %sext_ln381_110" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1464 'mul' 'mul_ln381_40' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1465 [1/1] (0.00ns)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_40, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1465 'bitselect' 'tmp_293' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node ps_86)   --->   "%ps_85 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_40, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1466 'partselect' 'ps_85' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node ps_86)   --->   "%sext_ln372_10 = sext i24 %ps_85" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1467 'sext' 'sext_ln372_10' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node ps_86)   --->   "%tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_40, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1468 'bitselect' 'tmp_294' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node ps_86)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_40, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1469 'bitselect' 'tmp_295' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1470 [1/1] (0.00ns)   --->   "%trunc_ln381_40 = trunc i32 %mul_ln381_40" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1470 'trunc' 'trunc_ln381_40' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1471 [1/1] (0.77ns)   --->   "%icmp_ln381_40 = icmp_ne  i7 %trunc_ln381_40, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1471 'icmp' 'icmp_ln381_40' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_40, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1472 'bitselect' 'tmp_296' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node ps_86)   --->   "%or_ln381_160 = or i1 %tmp_294, i1 %icmp_ln381_40" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1473 'or' 'or_ln381_160' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node ps_86)   --->   "%and_ln381_200 = and i1 %or_ln381_160, i1 %tmp_295" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1474 'and' 'and_ln381_200' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node ps_86)   --->   "%zext_ln381_81 = zext i1 %and_ln381_200" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1475 'zext' 'zext_ln381_81' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1476 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_86 = add i25 %sext_ln372_10, i25 %zext_ln381_81" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1476 'add' 'ps_86' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1477 [1/1] (0.00ns)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_86, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1477 'bitselect' 'tmp_297' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1478 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1478 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln381_111 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1479 'sext' 'sext_ln381_111' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1480 [1/1] (0.00ns)   --->   "%zext_ln381_82 = zext i16 %tmp_99_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1480 'zext' 'zext_ln381_82' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1481 [1/1] (2.38ns)   --->   "%mul_ln381_41 = mul i32 %zext_ln381_82, i32 %sext_ln381_111" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1481 'mul' 'mul_ln381_41' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1482 [1/1] (0.00ns)   --->   "%trunc_ln381_41 = trunc i32 %mul_ln381_41" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1482 'trunc' 'trunc_ln381_41' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1483 [1/1] (0.77ns)   --->   "%icmp_ln381_41 = icmp_ne  i7 %trunc_ln381_41, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1483 'icmp' 'icmp_ln381_41' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1484 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1484 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln381_114 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1485 'sext' 'sext_ln381_114' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln381_84 = zext i16 %tmp_101_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1486 'zext' 'zext_ln381_84' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1487 [1/1] (2.38ns)   --->   "%mul_ln381_42 = mul i32 %zext_ln381_84, i32 %sext_ln381_114" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1487 'mul' 'mul_ln381_42' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1488 [1/1] (0.00ns)   --->   "%trunc_ln381_42 = trunc i32 %mul_ln381_42" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1488 'trunc' 'trunc_ln381_42' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1489 [1/1] (0.77ns)   --->   "%icmp_ln381_42 = icmp_ne  i7 %trunc_ln381_42, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1489 'icmp' 'icmp_ln381_42' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1490 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1490 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln381_117 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1491 'sext' 'sext_ln381_117' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1492 [1/1] (0.00ns)   --->   "%zext_ln381_86 = zext i16 %tmp_103_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1492 'zext' 'zext_ln381_86' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1493 [1/1] (2.38ns)   --->   "%mul_ln381_43 = mul i32 %zext_ln381_86, i32 %sext_ln381_117" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1493 'mul' 'mul_ln381_43' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1494 [1/1] (0.00ns)   --->   "%trunc_ln381_43 = trunc i32 %mul_ln381_43" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1494 'trunc' 'trunc_ln381_43' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1495 [1/1] (0.77ns)   --->   "%icmp_ln381_43 = icmp_ne  i7 %trunc_ln381_43, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1495 'icmp' 'icmp_ln381_43' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1496 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1496 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln381_120 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1497 'sext' 'sext_ln381_120' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln381_88 = zext i16 %tmp_105_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1498 'zext' 'zext_ln381_88' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1499 [1/1] (2.38ns)   --->   "%mul_ln381_44 = mul i32 %zext_ln381_88, i32 %sext_ln381_120" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1499 'mul' 'mul_ln381_44' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1500 [1/1] (0.00ns)   --->   "%trunc_ln381_44 = trunc i32 %mul_ln381_44" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1500 'trunc' 'trunc_ln381_44' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1501 [1/1] (0.77ns)   --->   "%icmp_ln381_44 = icmp_ne  i7 %trunc_ln381_44, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1501 'icmp' 'icmp_ln381_44' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1502 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1502 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln381_123 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1503 'sext' 'sext_ln381_123' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1504 [1/1] (0.00ns)   --->   "%zext_ln381_90 = zext i16 %tmp_107_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1504 'zext' 'zext_ln381_90' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1505 [1/1] (2.38ns)   --->   "%mul_ln381_45 = mul i32 %zext_ln381_90, i32 %sext_ln381_123" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1505 'mul' 'mul_ln381_45' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1506 [1/1] (0.00ns)   --->   "%trunc_ln381_45 = trunc i32 %mul_ln381_45" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1506 'trunc' 'trunc_ln381_45' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1507 [1/1] (0.77ns)   --->   "%icmp_ln381_45 = icmp_ne  i7 %trunc_ln381_45, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1507 'icmp' 'icmp_ln381_45' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1508 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1508 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1509 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1509 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1510 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1510 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1511 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1511 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1512 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1512 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1513 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1513 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1514 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1514 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1515 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1515 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1516 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1516 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1517 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1517 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1518 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1518 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1519 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1519 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1520 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1520 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1521 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1521 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1522 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1522 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1523 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1523 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1524 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1524 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1525 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1525 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1526 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1526 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln381_176 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1527 'sext' 'sext_ln381_176' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1528 [1/1] (0.00ns)   --->   "%zext_ln381_128 = zext i16 %tmp_145_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1528 'zext' 'zext_ln381_128' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1529 [1/1] (2.38ns)   --->   "%mul_ln381_64 = mul i32 %zext_ln381_128, i32 %sext_ln381_176" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1529 'mul' 'mul_ln381_64' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1530 [1/1] (0.00ns)   --->   "%tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_64, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1530 'bitselect' 'tmp_419' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node ps_137)   --->   "%ps_136 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_64, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1531 'partselect' 'ps_136' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node ps_137)   --->   "%sext_ln372_16 = sext i24 %ps_136" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1532 'sext' 'sext_ln372_16' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node ps_137)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_64, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1533 'bitselect' 'tmp_420' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node ps_137)   --->   "%tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_64, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1534 'bitselect' 'tmp_421' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1535 [1/1] (0.00ns)   --->   "%trunc_ln381_64 = trunc i32 %mul_ln381_64" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1535 'trunc' 'trunc_ln381_64' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1536 [1/1] (0.77ns)   --->   "%icmp_ln381_64 = icmp_ne  i7 %trunc_ln381_64, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1536 'icmp' 'icmp_ln381_64' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1537 [1/1] (0.00ns)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_64, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1537 'bitselect' 'tmp_422' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node ps_137)   --->   "%or_ln381_256 = or i1 %tmp_420, i1 %icmp_ln381_64" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1538 'or' 'or_ln381_256' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node ps_137)   --->   "%and_ln381_320 = and i1 %or_ln381_256, i1 %tmp_421" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1539 'and' 'and_ln381_320' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node ps_137)   --->   "%zext_ln381_129 = zext i1 %and_ln381_320" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1540 'zext' 'zext_ln381_129' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1541 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_137 = add i25 %sext_ln372_16, i25 %zext_ln381_129" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1541 'add' 'ps_137' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1542 [1/1] (0.00ns)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_137, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1542 'bitselect' 'tmp_423' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1543 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1543 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1544 [1/1] (0.00ns)   --->   "%sext_ln381_177 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1544 'sext' 'sext_ln381_177' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln381_130 = zext i16 %tmp_147_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1545 'zext' 'zext_ln381_130' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1546 [1/1] (2.38ns)   --->   "%mul_ln381_65 = mul i32 %zext_ln381_130, i32 %sext_ln381_177" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1546 'mul' 'mul_ln381_65' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln381_65 = trunc i32 %mul_ln381_65" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1547 'trunc' 'trunc_ln381_65' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1548 [1/1] (0.77ns)   --->   "%icmp_ln381_65 = icmp_ne  i7 %trunc_ln381_65, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1548 'icmp' 'icmp_ln381_65' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1549 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1549 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln381_180 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1550 'sext' 'sext_ln381_180' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1551 [1/1] (0.00ns)   --->   "%zext_ln381_132 = zext i16 %tmp_149_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1551 'zext' 'zext_ln381_132' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1552 [1/1] (2.38ns)   --->   "%mul_ln381_66 = mul i32 %zext_ln381_132, i32 %sext_ln381_180" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1552 'mul' 'mul_ln381_66' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1553 [1/1] (0.00ns)   --->   "%trunc_ln381_66 = trunc i32 %mul_ln381_66" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1553 'trunc' 'trunc_ln381_66' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1554 [1/1] (0.77ns)   --->   "%icmp_ln381_66 = icmp_ne  i7 %trunc_ln381_66, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1554 'icmp' 'icmp_ln381_66' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1555 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1555 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln381_183 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1556 'sext' 'sext_ln381_183' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln381_134 = zext i16 %tmp_151_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1557 'zext' 'zext_ln381_134' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1558 [1/1] (2.38ns)   --->   "%mul_ln381_67 = mul i32 %zext_ln381_134, i32 %sext_ln381_183" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1558 'mul' 'mul_ln381_67' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1559 [1/1] (0.00ns)   --->   "%trunc_ln381_67 = trunc i32 %mul_ln381_67" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1559 'trunc' 'trunc_ln381_67' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1560 [1/1] (0.77ns)   --->   "%icmp_ln381_67 = icmp_ne  i7 %trunc_ln381_67, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1560 'icmp' 'icmp_ln381_67' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1561 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1561 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1562 [1/1] (0.00ns)   --->   "%sext_ln381_186 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1562 'sext' 'sext_ln381_186' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln381_136 = zext i16 %tmp_153_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1563 'zext' 'zext_ln381_136' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1564 [1/1] (2.38ns)   --->   "%mul_ln381_68 = mul i32 %zext_ln381_136, i32 %sext_ln381_186" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1564 'mul' 'mul_ln381_68' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1565 [1/1] (0.00ns)   --->   "%trunc_ln381_68 = trunc i32 %mul_ln381_68" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1565 'trunc' 'trunc_ln381_68' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1566 [1/1] (0.77ns)   --->   "%icmp_ln381_68 = icmp_ne  i7 %trunc_ln381_68, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1566 'icmp' 'icmp_ln381_68' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1567 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1567 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1568 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1568 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1569 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1569 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1570 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1570 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln381_198 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1571 'sext' 'sext_ln381_198' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1572 [1/1] (0.00ns)   --->   "%zext_ln381_144 = zext i16 %tmp_161_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1572 'zext' 'zext_ln381_144' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1573 [1/1] (2.38ns)   --->   "%mul_ln381_72 = mul i32 %zext_ln381_144, i32 %sext_ln381_198" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1573 'mul' 'mul_ln381_72' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_72, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1574 'bitselect' 'tmp_461' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node ps_154)   --->   "%ps_153 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_72, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1575 'partselect' 'ps_153' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node ps_154)   --->   "%sext_ln372_18 = sext i24 %ps_153" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1576 'sext' 'sext_ln372_18' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node ps_154)   --->   "%tmp_462 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_72, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1577 'bitselect' 'tmp_462' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node ps_154)   --->   "%tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_72, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1578 'bitselect' 'tmp_463' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1579 [1/1] (0.00ns)   --->   "%trunc_ln381_72 = trunc i32 %mul_ln381_72" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1579 'trunc' 'trunc_ln381_72' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1580 [1/1] (0.77ns)   --->   "%icmp_ln381_72 = icmp_ne  i7 %trunc_ln381_72, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1580 'icmp' 'icmp_ln381_72' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1581 [1/1] (0.00ns)   --->   "%tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_72, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1581 'bitselect' 'tmp_464' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node ps_154)   --->   "%or_ln381_288 = or i1 %tmp_462, i1 %icmp_ln381_72" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1582 'or' 'or_ln381_288' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node ps_154)   --->   "%and_ln381_360 = and i1 %or_ln381_288, i1 %tmp_463" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1583 'and' 'and_ln381_360' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node ps_154)   --->   "%zext_ln381_145 = zext i1 %and_ln381_360" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1584 'zext' 'zext_ln381_145' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1585 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_154 = add i25 %sext_ln372_18, i25 %zext_ln381_145" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1585 'add' 'ps_154' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_154, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1586 'bitselect' 'tmp_465' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1587 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1587 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1588 [1/1] (0.00ns)   --->   "%sext_ln381_199 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1588 'sext' 'sext_ln381_199' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1589 [1/1] (0.00ns)   --->   "%zext_ln381_146 = zext i16 %tmp_163_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1589 'zext' 'zext_ln381_146' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1590 [1/1] (2.38ns)   --->   "%mul_ln381_73 = mul i32 %zext_ln381_146, i32 %sext_ln381_199" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1590 'mul' 'mul_ln381_73' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1591 [1/1] (0.00ns)   --->   "%trunc_ln381_73 = trunc i32 %mul_ln381_73" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1591 'trunc' 'trunc_ln381_73' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1592 [1/1] (0.77ns)   --->   "%icmp_ln381_73 = icmp_ne  i7 %trunc_ln381_73, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1592 'icmp' 'icmp_ln381_73' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1593 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1593 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln381_202 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1594 'sext' 'sext_ln381_202' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1595 [1/1] (0.00ns)   --->   "%zext_ln381_148 = zext i16 %tmp_165_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1595 'zext' 'zext_ln381_148' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1596 [1/1] (2.38ns)   --->   "%mul_ln381_74 = mul i32 %zext_ln381_148, i32 %sext_ln381_202" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1596 'mul' 'mul_ln381_74' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1597 [1/1] (0.00ns)   --->   "%trunc_ln381_74 = trunc i32 %mul_ln381_74" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1597 'trunc' 'trunc_ln381_74' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1598 [1/1] (0.77ns)   --->   "%icmp_ln381_74 = icmp_ne  i7 %trunc_ln381_74, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1598 'icmp' 'icmp_ln381_74' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1599 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1599 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1600 [1/1] (0.00ns)   --->   "%sext_ln381_205 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1600 'sext' 'sext_ln381_205' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1601 [1/1] (0.00ns)   --->   "%zext_ln381_150 = zext i16 %tmp_167_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1601 'zext' 'zext_ln381_150' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1602 [1/1] (2.38ns)   --->   "%mul_ln381_75 = mul i32 %zext_ln381_150, i32 %sext_ln381_205" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1602 'mul' 'mul_ln381_75' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1603 [1/1] (0.00ns)   --->   "%trunc_ln381_75 = trunc i32 %mul_ln381_75" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1603 'trunc' 'trunc_ln381_75' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1604 [1/1] (0.77ns)   --->   "%icmp_ln381_75 = icmp_ne  i7 %trunc_ln381_75, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1604 'icmp' 'icmp_ln381_75' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1605 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1605 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln381_208 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1606 'sext' 'sext_ln381_208' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln381_152 = zext i16 %tmp_169_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1607 'zext' 'zext_ln381_152' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1608 [1/1] (2.38ns)   --->   "%mul_ln381_76 = mul i32 %zext_ln381_152, i32 %sext_ln381_208" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1608 'mul' 'mul_ln381_76' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1609 [1/1] (0.00ns)   --->   "%trunc_ln381_76 = trunc i32 %mul_ln381_76" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1609 'trunc' 'trunc_ln381_76' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1610 [1/1] (0.77ns)   --->   "%icmp_ln381_76 = icmp_ne  i7 %trunc_ln381_76, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1610 'icmp' 'icmp_ln381_76' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1611 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1611 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1612 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1612 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1613 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1613 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1614 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1614 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1615 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1615 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1616 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1616 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1617 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1617 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1618 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1618 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1619 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1619 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1620 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1620 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1621 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1621 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1622 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1622 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1623 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1623 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1624 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1624 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1625 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1625 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1626 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1626 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1627 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1627 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1628 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1628 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1629 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1629 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1630 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1630 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln381_264 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1631 'sext' 'sext_ln381_264' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1632 [1/1] (0.00ns)   --->   "%zext_ln381_192 = zext i16 %tmp_209_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1632 'zext' 'zext_ln381_192' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1633 [1/1] (2.38ns)   --->   "%mul_ln381_96 = mul i32 %zext_ln381_192, i32 %sext_ln381_264" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1633 'mul' 'mul_ln381_96' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_96, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1634 'bitselect' 'tmp_587' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node ps_205)   --->   "%ps_204 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_96, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1635 'partselect' 'ps_204' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node ps_205)   --->   "%sext_ln372_24 = sext i24 %ps_204" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1636 'sext' 'sext_ln372_24' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node ps_205)   --->   "%tmp_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_96, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1637 'bitselect' 'tmp_588' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node ps_205)   --->   "%tmp_589 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_96, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1638 'bitselect' 'tmp_589' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1639 [1/1] (0.00ns)   --->   "%trunc_ln381_96 = trunc i32 %mul_ln381_96" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1639 'trunc' 'trunc_ln381_96' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1640 [1/1] (0.77ns)   --->   "%icmp_ln381_96 = icmp_ne  i7 %trunc_ln381_96, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1640 'icmp' 'icmp_ln381_96' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_96, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1641 'bitselect' 'tmp_590' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node ps_205)   --->   "%or_ln381_384 = or i1 %tmp_588, i1 %icmp_ln381_96" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1642 'or' 'or_ln381_384' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node ps_205)   --->   "%and_ln381_480 = and i1 %or_ln381_384, i1 %tmp_589" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1643 'and' 'and_ln381_480' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node ps_205)   --->   "%zext_ln381_193 = zext i1 %and_ln381_480" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1644 'zext' 'zext_ln381_193' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1645 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_205 = add i25 %sext_ln372_24, i25 %zext_ln381_193" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1645 'add' 'ps_205' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1646 [1/1] (0.00ns)   --->   "%tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_205, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1646 'bitselect' 'tmp_591' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 1647 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1647 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1648 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1648 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1649 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1649 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1650 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1650 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1651 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1651 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1652 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1652 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1653 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1653 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1654 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1654 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1655 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1655 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1656 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1656 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1657 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1657 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1658 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1658 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1659 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1659 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1660 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1660 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1661 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1661 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1662 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1662 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1663 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1663 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1664 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1664 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1665 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1665 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1666 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1666 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1667 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1667 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1668 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1668 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1669 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1669 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1670 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1670 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1671 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1671 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1672 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1672 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1673 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1673 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1674 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1674 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1675 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1675 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1676 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1676 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1677 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1677 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1678 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1678 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1679 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1679 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1680 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1680 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1681 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1681 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1682 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1682 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1683 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1683 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1684 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1684 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1685 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_6 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1685 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_6' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1686 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1686 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1687 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1687 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1688 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1688 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1689 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1689 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1690 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1690 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1691 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1691 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1692 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1692 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1693 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_7 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1693 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_7' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1694 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1694 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1695 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1695 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1696 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1696 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1697 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1697 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1698 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1698 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1699 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1699 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1700 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1700 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1701 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1701 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1702 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1702 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1703 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1703 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1704 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1704 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1705 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1705 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1706 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1706 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1707 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1707 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1708 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1708 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1709 [2/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1709 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 1710 [1/1] (0.42ns)   --->   "%store_ln361 = store i3 %add_ln361, i3 %ky" [src/srcnn.cpp:361->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1710 'store' 'store_ln361' <Predicate = (!icmp_ln361)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.27>
ST_3 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_3)   --->   "%sext_ln372_1 = sext i25 %ps_1" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1711 'sext' 'sext_ln372_1' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_1)   --->   "%xor_ln381 = xor i1 %tmp_87, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1712 'xor' 'xor_ln381' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1713 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_1 = and i1 %tmp_86, i1 %xor_ln381" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1713 'and' 'and_ln381_1' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1714 [1/1] (0.28ns)   --->   "%xor_ln381_1 = xor i1 %tmp, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1714 'xor' 'xor_ln381_1' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_2)   --->   "%select_ln381 = select i1 %and_ln381_1, i1 %tmp, i1 %xor_ln381_1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1715 'select' 'select_ln381' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_4)   --->   "%select_ln381_1 = select i1 %and_ln381_1, i1 %xor_ln381_1, i1 %tmp" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1716 'select' 'select_ln381_1' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_4)   --->   "%xor_ln381_2 = xor i1 %tmp_86, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1717 'xor' 'xor_ln381_2' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_4)   --->   "%or_ln381_1 = or i1 %tmp_87, i1 %xor_ln381_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1718 'or' 'or_ln381_1' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_2)   --->   "%xor_ln381_3 = xor i1 %select_ln381, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1719 'xor' 'xor_ln381_3' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_2)   --->   "%or_ln381_2 = or i1 %tmp_87, i1 %xor_ln381_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1720 'or' 'or_ln381_2' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1721 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_2 = and i1 %or_ln381_2, i1 %xor_ln381_1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1721 'and' 'and_ln381_2' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_4)   --->   "%and_ln381_3 = and i1 %tmp_87, i1 %select_ln381_1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1722 'and' 'and_ln381_3' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1723 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_4 = xor i1 %and_ln381_3, i1 %or_ln381_1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1723 'xor' 'xor_ln381_4' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_3)   --->   "%and_ln381_4 = and i1 %xor_ln381_4, i1 %tmp" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1724 'and' 'and_ln381_4' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_3)   --->   "%or_ln381_3 = or i1 %and_ln381_2, i1 %and_ln381_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1725 'or' 'or_ln381_3' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_3)   --->   "%select_ln381_2 = select i1 %and_ln381_2, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1726 'select' 'select_ln381_2' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1727 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_3 = select i1 %or_ln381_3, i28 %select_ln381_2, i28 %sext_ln372_1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1727 'select' 'select_ln381_3' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1728 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_3, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1728 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1729 [1/1] (0.00ns)   --->   "%sext_ln381_2 = sext i36 %shl_ln" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1729 'sext' 'sext_ln381_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1730 [1/1] (0.00ns)   --->   "%sext_ln381_3 = sext i32 %mul_ln381_1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1730 'sext' 'sext_ln381_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1731 [1/1] (0.00ns)   --->   "%sext_ln381_440 = sext i32 %mul_ln381_1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1731 'sext' 'sext_ln381_440' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1732 [1/1] (1.02ns)   --->   "%add_ln381 = add i37 %sext_ln381_2, i37 %sext_ln381_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1732 'add' 'add_ln381' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1733 [1/1] (1.02ns)   --->   "%add_ln381_3 = add i36 %shl_ln, i36 %sext_ln381_440" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1733 'add' 'add_ln381_3' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1734 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1734 'bitselect' 'tmp_88' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node ps_3)   --->   "%ps_2 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_3, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1735 'partselect' 'ps_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node ps_3)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_3, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1736 'bitselect' 'tmp_89' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node ps_3)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_1, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1737 'bitselect' 'tmp_90' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1738 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_3, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1738 'bitselect' 'tmp_91' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node ps_3)   --->   "%or_ln381_4 = or i1 %tmp_89, i1 %icmp_ln381_1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1739 'or' 'or_ln381_4' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node ps_3)   --->   "%and_ln381_5 = and i1 %or_ln381_4, i1 %tmp_90" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1740 'and' 'and_ln381_5' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node ps_3)   --->   "%zext_ln381_3 = zext i1 %and_ln381_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1741 'zext' 'zext_ln381_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1742 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_3 = add i28 %ps_2, i28 %zext_ln381_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1742 'add' 'ps_3' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_3, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1743 'bitselect' 'tmp_92' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_6)   --->   "%xor_ln381_5 = xor i1 %tmp_92, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1744 'xor' 'xor_ln381_5' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1745 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_6 = and i1 %tmp_91, i1 %xor_ln381_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1745 'and' 'and_ln381_6' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1746 [1/1] (0.28ns)   --->   "%xor_ln381_6 = xor i1 %tmp_88, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1746 'xor' 'xor_ln381_6' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_7)   --->   "%select_ln381_4 = select i1 %and_ln381_6, i1 %tmp_88, i1 %xor_ln381_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1747 'select' 'select_ln381_4' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_9)   --->   "%select_ln381_5 = select i1 %and_ln381_6, i1 %xor_ln381_6, i1 %tmp_88" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1748 'select' 'select_ln381_5' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_9)   --->   "%xor_ln381_7 = xor i1 %tmp_91, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1749 'xor' 'xor_ln381_7' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_9)   --->   "%or_ln381_5 = or i1 %tmp_92, i1 %xor_ln381_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1750 'or' 'or_ln381_5' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_7)   --->   "%xor_ln381_8 = xor i1 %select_ln381_4, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1751 'xor' 'xor_ln381_8' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_7)   --->   "%or_ln381_6 = or i1 %tmp_92, i1 %xor_ln381_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1752 'or' 'or_ln381_6' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1753 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_7 = and i1 %or_ln381_6, i1 %xor_ln381_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1753 'and' 'and_ln381_7' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_9)   --->   "%and_ln381_8 = and i1 %tmp_92, i1 %select_ln381_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1754 'and' 'and_ln381_8' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1755 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_9 = xor i1 %and_ln381_8, i1 %or_ln381_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1755 'xor' 'xor_ln381_9' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_7)   --->   "%and_ln381_9 = and i1 %xor_ln381_9, i1 %tmp_88" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1756 'and' 'and_ln381_9' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_7)   --->   "%or_ln381_7 = or i1 %and_ln381_7, i1 %and_ln381_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1757 'or' 'or_ln381_7' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_7)   --->   "%select_ln381_6 = select i1 %and_ln381_7, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1758 'select' 'select_ln381_6' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1759 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_7 = select i1 %or_ln381_7, i28 %select_ln381_6, i28 %ps_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1759 'select' 'select_ln381_7' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1760 [1/1] (0.00ns)   --->   "%shl_ln381_1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_7, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1760 'bitconcatenate' 'shl_ln381_1' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln381_5 = sext i36 %shl_ln381_1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1761 'sext' 'sext_ln381_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1762 [1/1] (0.00ns)   --->   "%sext_ln381_6 = sext i32 %mul_ln381_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1762 'sext' 'sext_ln381_6' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln381_441 = sext i32 %mul_ln381_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1763 'sext' 'sext_ln381_441' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1764 [1/1] (1.02ns)   --->   "%add_ln381_2 = add i37 %sext_ln381_5, i37 %sext_ln381_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1764 'add' 'add_ln381_2' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1765 [1/1] (1.02ns)   --->   "%add_ln381_7 = add i36 %shl_ln381_1, i36 %sext_ln381_441" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1765 'add' 'add_ln381_7' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1766 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_2, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1766 'bitselect' 'tmp_93' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node ps_5)   --->   "%ps_4 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_7, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1767 'partselect' 'ps_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node ps_5)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_7, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1768 'bitselect' 'tmp_94' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node ps_5)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_2, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1769 'bitselect' 'tmp_95' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_7, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1770 'bitselect' 'tmp_96' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node ps_5)   --->   "%or_ln381_8 = or i1 %tmp_94, i1 %icmp_ln381_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1771 'or' 'or_ln381_8' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node ps_5)   --->   "%and_ln381_10 = and i1 %or_ln381_8, i1 %tmp_95" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1772 'and' 'and_ln381_10' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node ps_5)   --->   "%zext_ln381_5 = zext i1 %and_ln381_10" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1773 'zext' 'zext_ln381_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1774 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_5 = add i28 %ps_4, i28 %zext_ln381_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1774 'add' 'ps_5' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1775 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_5, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1775 'bitselect' 'tmp_97' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_11)   --->   "%xor_ln381_10 = xor i1 %tmp_97, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1776 'xor' 'xor_ln381_10' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1777 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_11 = and i1 %tmp_96, i1 %xor_ln381_10" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1777 'and' 'and_ln381_11' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1778 [1/1] (0.28ns)   --->   "%xor_ln381_11 = xor i1 %tmp_93, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1778 'xor' 'xor_ln381_11' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_12)   --->   "%select_ln381_8 = select i1 %and_ln381_11, i1 %tmp_93, i1 %xor_ln381_11" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1779 'select' 'select_ln381_8' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_14)   --->   "%select_ln381_9 = select i1 %and_ln381_11, i1 %xor_ln381_11, i1 %tmp_93" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1780 'select' 'select_ln381_9' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_14)   --->   "%xor_ln381_12 = xor i1 %tmp_96, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1781 'xor' 'xor_ln381_12' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_14)   --->   "%or_ln381_9 = or i1 %tmp_97, i1 %xor_ln381_12" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1782 'or' 'or_ln381_9' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_12)   --->   "%xor_ln381_13 = xor i1 %select_ln381_8, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1783 'xor' 'xor_ln381_13' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_12)   --->   "%or_ln381_10 = or i1 %tmp_97, i1 %xor_ln381_13" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1784 'or' 'or_ln381_10' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1785 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_12 = and i1 %or_ln381_10, i1 %xor_ln381_11" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1785 'and' 'and_ln381_12' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_14)   --->   "%and_ln381_13 = and i1 %tmp_97, i1 %select_ln381_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1786 'and' 'and_ln381_13' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1787 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_14 = xor i1 %and_ln381_13, i1 %or_ln381_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1787 'xor' 'xor_ln381_14' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_11)   --->   "%and_ln381_14 = and i1 %xor_ln381_14, i1 %tmp_93" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1788 'and' 'and_ln381_14' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_11)   --->   "%or_ln381_11 = or i1 %and_ln381_12, i1 %and_ln381_14" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1789 'or' 'or_ln381_11' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_11)   --->   "%select_ln381_10 = select i1 %and_ln381_12, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1790 'select' 'select_ln381_10' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1791 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_11 = select i1 %or_ln381_11, i28 %select_ln381_10, i28 %ps_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1791 'select' 'select_ln381_11' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_35)   --->   "%sext_ln372_3 = sext i25 %ps_18" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1792 'sext' 'sext_ln372_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_41)   --->   "%xor_ln381_40 = xor i1 %tmp_129, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1793 'xor' 'xor_ln381_40' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1794 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_41 = and i1 %tmp_128, i1 %xor_ln381_40" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1794 'and' 'and_ln381_41' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1795 [1/1] (0.28ns)   --->   "%xor_ln381_41 = xor i1 %tmp_125, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1795 'xor' 'xor_ln381_41' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_42)   --->   "%select_ln381_32 = select i1 %and_ln381_41, i1 %tmp_125, i1 %xor_ln381_41" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1796 'select' 'select_ln381_32' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_44)   --->   "%select_ln381_33 = select i1 %and_ln381_41, i1 %xor_ln381_41, i1 %tmp_125" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1797 'select' 'select_ln381_33' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_44)   --->   "%xor_ln381_42 = xor i1 %tmp_128, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1798 'xor' 'xor_ln381_42' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_44)   --->   "%or_ln381_33 = or i1 %tmp_129, i1 %xor_ln381_42" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1799 'or' 'or_ln381_33' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_42)   --->   "%xor_ln381_43 = xor i1 %select_ln381_32, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1800 'xor' 'xor_ln381_43' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_42)   --->   "%or_ln381_34 = or i1 %tmp_129, i1 %xor_ln381_43" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1801 'or' 'or_ln381_34' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1802 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_42 = and i1 %or_ln381_34, i1 %xor_ln381_41" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1802 'and' 'and_ln381_42' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_44)   --->   "%and_ln381_43 = and i1 %tmp_129, i1 %select_ln381_33" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1803 'and' 'and_ln381_43' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1804 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_44 = xor i1 %and_ln381_43, i1 %or_ln381_33" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1804 'xor' 'xor_ln381_44' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_35)   --->   "%and_ln381_44 = and i1 %xor_ln381_44, i1 %tmp_125" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1805 'and' 'and_ln381_44' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_35)   --->   "%or_ln381_35 = or i1 %and_ln381_42, i1 %and_ln381_44" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1806 'or' 'or_ln381_35' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_35)   --->   "%select_ln381_34 = select i1 %and_ln381_42, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1807 'select' 'select_ln381_34' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1808 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_35 = select i1 %or_ln381_35, i28 %select_ln381_34, i28 %sext_ln372_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1808 'select' 'select_ln381_35' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1809 [1/1] (0.00ns)   --->   "%shl_ln381_7 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_35, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1809 'bitconcatenate' 'shl_ln381_7' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln381_24 = sext i36 %shl_ln381_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1810 'sext' 'sext_ln381_24' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln381_25 = sext i32 %mul_ln381_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1811 'sext' 'sext_ln381_25' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1812 [1/1] (0.00ns)   --->   "%sext_ln381_447 = sext i32 %mul_ln381_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1812 'sext' 'sext_ln381_447' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1813 [1/1] (1.02ns)   --->   "%add_ln381_15 = add i37 %sext_ln381_24, i37 %sext_ln381_25" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1813 'add' 'add_ln381_15' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1814 [1/1] (1.02ns)   --->   "%add_ln381_31 = add i36 %shl_ln381_7, i36 %sext_ln381_447" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1814 'add' 'add_ln381_31' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1815 [1/1] (0.00ns)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_15, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1815 'bitselect' 'tmp_130' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node ps_20)   --->   "%ps_19 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_31, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1816 'partselect' 'ps_19' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node ps_20)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_31, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1817 'bitselect' 'tmp_131' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node ps_20)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_9, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1818 'bitselect' 'tmp_132' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_31, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1819 'bitselect' 'tmp_133' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node ps_20)   --->   "%or_ln381_36 = or i1 %tmp_131, i1 %icmp_ln381_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1820 'or' 'or_ln381_36' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node ps_20)   --->   "%and_ln381_45 = and i1 %or_ln381_36, i1 %tmp_132" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1821 'and' 'and_ln381_45' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node ps_20)   --->   "%zext_ln381_19 = zext i1 %and_ln381_45" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1822 'zext' 'zext_ln381_19' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1823 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_20 = add i28 %ps_19, i28 %zext_ln381_19" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1823 'add' 'ps_20' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1824 [1/1] (0.00ns)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_20, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1824 'bitselect' 'tmp_134' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_46)   --->   "%xor_ln381_45 = xor i1 %tmp_134, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1825 'xor' 'xor_ln381_45' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1826 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_46 = and i1 %tmp_133, i1 %xor_ln381_45" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1826 'and' 'and_ln381_46' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1827 [1/1] (0.28ns)   --->   "%xor_ln381_46 = xor i1 %tmp_130, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1827 'xor' 'xor_ln381_46' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_47)   --->   "%select_ln381_36 = select i1 %and_ln381_46, i1 %tmp_130, i1 %xor_ln381_46" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1828 'select' 'select_ln381_36' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_49)   --->   "%select_ln381_37 = select i1 %and_ln381_46, i1 %xor_ln381_46, i1 %tmp_130" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1829 'select' 'select_ln381_37' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_49)   --->   "%xor_ln381_47 = xor i1 %tmp_133, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1830 'xor' 'xor_ln381_47' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_49)   --->   "%or_ln381_37 = or i1 %tmp_134, i1 %xor_ln381_47" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1831 'or' 'or_ln381_37' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_47)   --->   "%xor_ln381_48 = xor i1 %select_ln381_36, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1832 'xor' 'xor_ln381_48' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_47)   --->   "%or_ln381_38 = or i1 %tmp_134, i1 %xor_ln381_48" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1833 'or' 'or_ln381_38' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1834 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_47 = and i1 %or_ln381_38, i1 %xor_ln381_46" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1834 'and' 'and_ln381_47' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_49)   --->   "%and_ln381_48 = and i1 %tmp_134, i1 %select_ln381_37" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1835 'and' 'and_ln381_48' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1836 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_49 = xor i1 %and_ln381_48, i1 %or_ln381_37" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1836 'xor' 'xor_ln381_49' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_39)   --->   "%and_ln381_49 = and i1 %xor_ln381_49, i1 %tmp_130" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1837 'and' 'and_ln381_49' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_39)   --->   "%or_ln381_39 = or i1 %and_ln381_47, i1 %and_ln381_49" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1838 'or' 'or_ln381_39' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_39)   --->   "%select_ln381_38 = select i1 %and_ln381_47, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1839 'select' 'select_ln381_38' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1840 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_39 = select i1 %or_ln381_39, i28 %select_ln381_38, i28 %ps_20" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1840 'select' 'select_ln381_39' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1841 [1/1] (0.00ns)   --->   "%shl_ln381_8 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_39, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1841 'bitconcatenate' 'shl_ln381_8' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1842 [1/1] (0.00ns)   --->   "%sext_ln381_27 = sext i36 %shl_ln381_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1842 'sext' 'sext_ln381_27' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln381_28 = sext i32 %mul_ln381_10" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1843 'sext' 'sext_ln381_28' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln381_448 = sext i32 %mul_ln381_10" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1844 'sext' 'sext_ln381_448' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1845 [1/1] (1.02ns)   --->   "%add_ln381_17 = add i37 %sext_ln381_27, i37 %sext_ln381_28" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1845 'add' 'add_ln381_17' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1846 [1/1] (1.02ns)   --->   "%add_ln381_35 = add i36 %shl_ln381_8, i36 %sext_ln381_448" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1846 'add' 'add_ln381_35' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1847 [1/1] (0.00ns)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_17, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1847 'bitselect' 'tmp_135' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node ps_22)   --->   "%ps_21 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_35, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1848 'partselect' 'ps_21' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node ps_22)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_35, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1849 'bitselect' 'tmp_136' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node ps_22)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_10, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1850 'bitselect' 'tmp_137' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1851 [1/1] (0.00ns)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_35, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1851 'bitselect' 'tmp_138' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node ps_22)   --->   "%or_ln381_40 = or i1 %tmp_136, i1 %icmp_ln381_10" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1852 'or' 'or_ln381_40' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node ps_22)   --->   "%and_ln381_50 = and i1 %or_ln381_40, i1 %tmp_137" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1853 'and' 'and_ln381_50' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node ps_22)   --->   "%zext_ln381_21 = zext i1 %and_ln381_50" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1854 'zext' 'zext_ln381_21' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1855 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_22 = add i28 %ps_21, i28 %zext_ln381_21" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1855 'add' 'ps_22' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1856 [1/1] (0.00ns)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_22, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1856 'bitselect' 'tmp_139' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_51)   --->   "%xor_ln381_50 = xor i1 %tmp_139, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1857 'xor' 'xor_ln381_50' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1858 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_51 = and i1 %tmp_138, i1 %xor_ln381_50" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1858 'and' 'and_ln381_51' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1859 [1/1] (0.28ns)   --->   "%xor_ln381_51 = xor i1 %tmp_135, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1859 'xor' 'xor_ln381_51' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_52)   --->   "%select_ln381_40 = select i1 %and_ln381_51, i1 %tmp_135, i1 %xor_ln381_51" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1860 'select' 'select_ln381_40' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_54)   --->   "%select_ln381_41 = select i1 %and_ln381_51, i1 %xor_ln381_51, i1 %tmp_135" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1861 'select' 'select_ln381_41' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_54)   --->   "%xor_ln381_52 = xor i1 %tmp_138, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1862 'xor' 'xor_ln381_52' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_54)   --->   "%or_ln381_41 = or i1 %tmp_139, i1 %xor_ln381_52" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1863 'or' 'or_ln381_41' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_52)   --->   "%xor_ln381_53 = xor i1 %select_ln381_40, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1864 'xor' 'xor_ln381_53' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_52)   --->   "%or_ln381_42 = or i1 %tmp_139, i1 %xor_ln381_53" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1865 'or' 'or_ln381_42' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1866 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_52 = and i1 %or_ln381_42, i1 %xor_ln381_51" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1866 'and' 'and_ln381_52' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_54)   --->   "%and_ln381_53 = and i1 %tmp_139, i1 %select_ln381_41" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1867 'and' 'and_ln381_53' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1868 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_54 = xor i1 %and_ln381_53, i1 %or_ln381_41" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1868 'xor' 'xor_ln381_54' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_43)   --->   "%and_ln381_54 = and i1 %xor_ln381_54, i1 %tmp_135" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1869 'and' 'and_ln381_54' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_43)   --->   "%or_ln381_43 = or i1 %and_ln381_52, i1 %and_ln381_54" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1870 'or' 'or_ln381_43' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_43)   --->   "%select_ln381_42 = select i1 %and_ln381_52, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1871 'select' 'select_ln381_42' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1872 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_43 = select i1 %or_ln381_43, i28 %select_ln381_42, i28 %ps_22" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1872 'select' 'select_ln381_43' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1873 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1873 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1874 [1/1] (0.00ns)   --->   "%sext_ln381_44 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1874 'sext' 'sext_ln381_44' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1875 [1/1] (0.00ns)   --->   "%zext_ln381_32 = zext i16 %tmp_49_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1875 'zext' 'zext_ln381_32' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1876 [1/1] (2.38ns)   --->   "%mul_ln381_16 = mul i32 %zext_ln381_32, i32 %sext_ln381_44" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1876 'mul' 'mul_ln381_16' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1877 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_16, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1877 'bitselect' 'tmp_167' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node ps_35)   --->   "%ps_34 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_16, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1878 'partselect' 'ps_34' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node ps_35)   --->   "%sext_ln372_4 = sext i24 %ps_34" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1879 'sext' 'sext_ln372_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node ps_35)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_16, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1880 'bitselect' 'tmp_168' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node ps_35)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_16, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1881 'bitselect' 'tmp_169' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1882 [1/1] (0.00ns)   --->   "%trunc_ln381_16 = trunc i32 %mul_ln381_16" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1882 'trunc' 'trunc_ln381_16' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1883 [1/1] (0.77ns)   --->   "%icmp_ln381_16 = icmp_ne  i7 %trunc_ln381_16, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1883 'icmp' 'icmp_ln381_16' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1884 [1/1] (0.00ns)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_16, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1884 'bitselect' 'tmp_170' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node ps_35)   --->   "%or_ln381_64 = or i1 %tmp_168, i1 %icmp_ln381_16" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1885 'or' 'or_ln381_64' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node ps_35)   --->   "%and_ln381_80 = and i1 %or_ln381_64, i1 %tmp_169" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1886 'and' 'and_ln381_80' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node ps_35)   --->   "%zext_ln381_33 = zext i1 %and_ln381_80" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1887 'zext' 'zext_ln381_33' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1888 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_35 = add i25 %sext_ln372_4, i25 %zext_ln381_33" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1888 'add' 'ps_35' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_35, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1889 'bitselect' 'tmp_171' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1890 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1890 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln381_45 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1891 'sext' 'sext_ln381_45' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1892 [1/1] (0.00ns)   --->   "%zext_ln381_34 = zext i16 %tmp_51_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1892 'zext' 'zext_ln381_34' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1893 [1/1] (2.38ns)   --->   "%mul_ln381_17 = mul i32 %zext_ln381_34, i32 %sext_ln381_45" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1893 'mul' 'mul_ln381_17' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1894 [1/1] (0.00ns)   --->   "%trunc_ln381_17 = trunc i32 %mul_ln381_17" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1894 'trunc' 'trunc_ln381_17' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1895 [1/1] (0.77ns)   --->   "%icmp_ln381_17 = icmp_ne  i7 %trunc_ln381_17, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1895 'icmp' 'icmp_ln381_17' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1896 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1896 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln381_48 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1897 'sext' 'sext_ln381_48' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1898 [1/1] (0.00ns)   --->   "%zext_ln381_36 = zext i16 %tmp_53_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1898 'zext' 'zext_ln381_36' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1899 [1/1] (2.38ns)   --->   "%mul_ln381_18 = mul i32 %zext_ln381_36, i32 %sext_ln381_48" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1899 'mul' 'mul_ln381_18' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1900 [1/1] (0.00ns)   --->   "%trunc_ln381_18 = trunc i32 %mul_ln381_18" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1900 'trunc' 'trunc_ln381_18' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1901 [1/1] (0.77ns)   --->   "%icmp_ln381_18 = icmp_ne  i7 %trunc_ln381_18, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1901 'icmp' 'icmp_ln381_18' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1902 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1902 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln381_51 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1903 'sext' 'sext_ln381_51' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1904 [1/1] (0.00ns)   --->   "%zext_ln381_38 = zext i16 %tmp_55_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1904 'zext' 'zext_ln381_38' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1905 [1/1] (2.38ns)   --->   "%mul_ln381_19 = mul i32 %zext_ln381_38, i32 %sext_ln381_51" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1905 'mul' 'mul_ln381_19' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1906 [1/1] (0.00ns)   --->   "%trunc_ln381_19 = trunc i32 %mul_ln381_19" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1906 'trunc' 'trunc_ln381_19' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1907 [1/1] (0.77ns)   --->   "%icmp_ln381_19 = icmp_ne  i7 %trunc_ln381_19, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1907 'icmp' 'icmp_ln381_19' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1908 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1908 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln381_54 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1909 'sext' 'sext_ln381_54' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1910 [1/1] (0.00ns)   --->   "%zext_ln381_40 = zext i16 %tmp_57_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1910 'zext' 'zext_ln381_40' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1911 [1/1] (2.38ns)   --->   "%mul_ln381_20 = mul i32 %zext_ln381_40, i32 %sext_ln381_54" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1911 'mul' 'mul_ln381_20' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1912 [1/1] (0.00ns)   --->   "%trunc_ln381_20 = trunc i32 %mul_ln381_20" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1912 'trunc' 'trunc_ln381_20' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1913 [1/1] (0.77ns)   --->   "%icmp_ln381_20 = icmp_ne  i7 %trunc_ln381_20, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1913 'icmp' 'icmp_ln381_20' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1914 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1914 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln381_57 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1915 'sext' 'sext_ln381_57' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1916 [1/1] (0.00ns)   --->   "%zext_ln381_42 = zext i16 %tmp_59_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1916 'zext' 'zext_ln381_42' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1917 [1/1] (2.38ns)   --->   "%mul_ln381_21 = mul i32 %zext_ln381_42, i32 %sext_ln381_57" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1917 'mul' 'mul_ln381_21' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1918 [1/1] (0.00ns)   --->   "%trunc_ln381_21 = trunc i32 %mul_ln381_21" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1918 'trunc' 'trunc_ln381_21' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1919 [1/1] (0.77ns)   --->   "%icmp_ln381_21 = icmp_ne  i7 %trunc_ln381_21, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1919 'icmp' 'icmp_ln381_21' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1920 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1920 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1921 [1/1] (0.00ns)   --->   "%sext_ln381_60 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1921 'sext' 'sext_ln381_60' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1922 [1/1] (0.00ns)   --->   "%zext_ln381_44 = zext i16 %tmp_61_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1922 'zext' 'zext_ln381_44' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1923 [1/1] (2.38ns)   --->   "%mul_ln381_22 = mul i32 %zext_ln381_44, i32 %sext_ln381_60" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1923 'mul' 'mul_ln381_22' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1924 [1/1] (0.00ns)   --->   "%trunc_ln381_22 = trunc i32 %mul_ln381_22" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1924 'trunc' 'trunc_ln381_22' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1925 [1/1] (0.77ns)   --->   "%icmp_ln381_22 = icmp_ne  i7 %trunc_ln381_22, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1925 'icmp' 'icmp_ln381_22' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1926 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1926 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln381_63 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1927 'sext' 'sext_ln381_63' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1928 [1/1] (0.00ns)   --->   "%zext_ln381_46 = zext i16 %tmp_63_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1928 'zext' 'zext_ln381_46' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1929 [1/1] (2.38ns)   --->   "%mul_ln381_23 = mul i32 %zext_ln381_46, i32 %sext_ln381_63" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1929 'mul' 'mul_ln381_23' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1930 [1/1] (0.00ns)   --->   "%trunc_ln381_23 = trunc i32 %mul_ln381_23" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1930 'trunc' 'trunc_ln381_23' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1931 [1/1] (0.77ns)   --->   "%icmp_ln381_23 = icmp_ne  i7 %trunc_ln381_23, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1931 'icmp' 'icmp_ln381_23' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1932 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1932 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln381_66 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1933 'sext' 'sext_ln381_66' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1934 [1/1] (0.00ns)   --->   "%zext_ln381_48 = zext i16 %tmp_65_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1934 'zext' 'zext_ln381_48' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1935 [1/1] (2.38ns)   --->   "%mul_ln381_24 = mul i32 %zext_ln381_48, i32 %sext_ln381_66" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1935 'mul' 'mul_ln381_24' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_24, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1936 'bitselect' 'tmp_209' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node ps_52)   --->   "%ps_51 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_24, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1937 'partselect' 'ps_51' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node ps_52)   --->   "%sext_ln372_6 = sext i24 %ps_51" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1938 'sext' 'sext_ln372_6' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node ps_52)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_24, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1939 'bitselect' 'tmp_210' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node ps_52)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_24, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1940 'bitselect' 'tmp_211' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1941 [1/1] (0.00ns)   --->   "%trunc_ln381_24 = trunc i32 %mul_ln381_24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1941 'trunc' 'trunc_ln381_24' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1942 [1/1] (0.77ns)   --->   "%icmp_ln381_24 = icmp_ne  i7 %trunc_ln381_24, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1942 'icmp' 'icmp_ln381_24' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1943 [1/1] (0.00ns)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_24, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1943 'bitselect' 'tmp_212' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node ps_52)   --->   "%or_ln381_96 = or i1 %tmp_210, i1 %icmp_ln381_24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1944 'or' 'or_ln381_96' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node ps_52)   --->   "%and_ln381_120 = and i1 %or_ln381_96, i1 %tmp_211" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1945 'and' 'and_ln381_120' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node ps_52)   --->   "%zext_ln381_49 = zext i1 %and_ln381_120" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1946 'zext' 'zext_ln381_49' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1947 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_52 = add i25 %sext_ln372_6, i25 %zext_ln381_49" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1947 'add' 'ps_52' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1948 [1/1] (0.00ns)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_52, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1948 'bitselect' 'tmp_213' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1949 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1949 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1950 [1/1] (0.00ns)   --->   "%sext_ln381_67 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1950 'sext' 'sext_ln381_67' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1951 [1/1] (0.00ns)   --->   "%zext_ln381_50 = zext i16 %tmp_67_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1951 'zext' 'zext_ln381_50' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1952 [1/1] (2.38ns)   --->   "%mul_ln381_25 = mul i32 %zext_ln381_50, i32 %sext_ln381_67" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1952 'mul' 'mul_ln381_25' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1953 [1/1] (0.00ns)   --->   "%trunc_ln381_25 = trunc i32 %mul_ln381_25" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1953 'trunc' 'trunc_ln381_25' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1954 [1/1] (0.77ns)   --->   "%icmp_ln381_25 = icmp_ne  i7 %trunc_ln381_25, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1954 'icmp' 'icmp_ln381_25' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1955 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1955 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln381_70 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1956 'sext' 'sext_ln381_70' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1957 [1/1] (0.00ns)   --->   "%zext_ln381_52 = zext i16 %tmp_69_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1957 'zext' 'zext_ln381_52' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1958 [1/1] (2.38ns)   --->   "%mul_ln381_26 = mul i32 %zext_ln381_52, i32 %sext_ln381_70" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1958 'mul' 'mul_ln381_26' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1959 [1/1] (0.00ns)   --->   "%trunc_ln381_26 = trunc i32 %mul_ln381_26" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1959 'trunc' 'trunc_ln381_26' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1960 [1/1] (0.77ns)   --->   "%icmp_ln381_26 = icmp_ne  i7 %trunc_ln381_26, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1960 'icmp' 'icmp_ln381_26' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1961 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1961 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln381_73 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1962 'sext' 'sext_ln381_73' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln381_54 = zext i16 %tmp_71_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1963 'zext' 'zext_ln381_54' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1964 [1/1] (2.38ns)   --->   "%mul_ln381_27 = mul i32 %zext_ln381_54, i32 %sext_ln381_73" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1964 'mul' 'mul_ln381_27' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1965 [1/1] (0.00ns)   --->   "%trunc_ln381_27 = trunc i32 %mul_ln381_27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1965 'trunc' 'trunc_ln381_27' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1966 [1/1] (0.77ns)   --->   "%icmp_ln381_27 = icmp_ne  i7 %trunc_ln381_27, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1966 'icmp' 'icmp_ln381_27' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1967 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1967 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln381_76 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1968 'sext' 'sext_ln381_76' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1969 [1/1] (0.00ns)   --->   "%zext_ln381_56 = zext i16 %tmp_73_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1969 'zext' 'zext_ln381_56' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1970 [1/1] (2.38ns)   --->   "%mul_ln381_28 = mul i32 %zext_ln381_56, i32 %sext_ln381_76" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1970 'mul' 'mul_ln381_28' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1971 [1/1] (0.00ns)   --->   "%trunc_ln381_28 = trunc i32 %mul_ln381_28" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1971 'trunc' 'trunc_ln381_28' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1972 [1/1] (0.77ns)   --->   "%icmp_ln381_28 = icmp_ne  i7 %trunc_ln381_28, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1972 'icmp' 'icmp_ln381_28' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1973 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1973 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1974 [1/1] (0.00ns)   --->   "%sext_ln381_79 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1974 'sext' 'sext_ln381_79' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1975 [1/1] (0.00ns)   --->   "%zext_ln381_58 = zext i16 %tmp_75_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1975 'zext' 'zext_ln381_58' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1976 [1/1] (2.38ns)   --->   "%mul_ln381_29 = mul i32 %zext_ln381_58, i32 %sext_ln381_79" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1976 'mul' 'mul_ln381_29' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1977 [1/1] (0.00ns)   --->   "%trunc_ln381_29 = trunc i32 %mul_ln381_29" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1977 'trunc' 'trunc_ln381_29' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1978 [1/1] (0.77ns)   --->   "%icmp_ln381_29 = icmp_ne  i7 %trunc_ln381_29, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1978 'icmp' 'icmp_ln381_29' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1979 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1979 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln381_82 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1980 'sext' 'sext_ln381_82' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1981 [1/1] (0.00ns)   --->   "%zext_ln381_60 = zext i16 %tmp_77_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1981 'zext' 'zext_ln381_60' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1982 [1/1] (2.38ns)   --->   "%mul_ln381_30 = mul i32 %zext_ln381_60, i32 %sext_ln381_82" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1982 'mul' 'mul_ln381_30' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1983 [1/1] (0.00ns)   --->   "%trunc_ln381_30 = trunc i32 %mul_ln381_30" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1983 'trunc' 'trunc_ln381_30' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1984 [1/1] (0.77ns)   --->   "%icmp_ln381_30 = icmp_ne  i7 %trunc_ln381_30, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1984 'icmp' 'icmp_ln381_30' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1985 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1985 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln381_85 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1986 'sext' 'sext_ln381_85' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1987 [1/1] (0.00ns)   --->   "%zext_ln381_62 = zext i16 %tmp_79_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1987 'zext' 'zext_ln381_62' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1988 [1/1] (2.38ns)   --->   "%mul_ln381_31 = mul i32 %zext_ln381_62, i32 %sext_ln381_85" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1988 'mul' 'mul_ln381_31' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1989 [1/1] (0.00ns)   --->   "%trunc_ln381_31 = trunc i32 %mul_ln381_31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1989 'trunc' 'trunc_ln381_31' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1990 [1/1] (0.77ns)   --->   "%icmp_ln381_31 = icmp_ne  i7 %trunc_ln381_31, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1990 'icmp' 'icmp_ln381_31' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_131)   --->   "%sext_ln372_9 = sext i25 %ps_69" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1991 'sext' 'sext_ln372_9' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_161)   --->   "%xor_ln381_160 = xor i1 %tmp_255, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1992 'xor' 'xor_ln381_160' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1993 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_161 = and i1 %tmp_254, i1 %xor_ln381_160" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1993 'and' 'and_ln381_161' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1994 [1/1] (0.28ns)   --->   "%xor_ln381_161 = xor i1 %tmp_251, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1994 'xor' 'xor_ln381_161' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_162)   --->   "%select_ln381_128 = select i1 %and_ln381_161, i1 %tmp_251, i1 %xor_ln381_161" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1995 'select' 'select_ln381_128' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_164)   --->   "%select_ln381_129 = select i1 %and_ln381_161, i1 %xor_ln381_161, i1 %tmp_251" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1996 'select' 'select_ln381_129' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_164)   --->   "%xor_ln381_162 = xor i1 %tmp_254, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1997 'xor' 'xor_ln381_162' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_164)   --->   "%or_ln381_129 = or i1 %tmp_255, i1 %xor_ln381_162" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1998 'or' 'or_ln381_129' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_162)   --->   "%xor_ln381_163 = xor i1 %select_ln381_128, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 1999 'xor' 'xor_ln381_163' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_162)   --->   "%or_ln381_130 = or i1 %tmp_255, i1 %xor_ln381_163" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2000 'or' 'or_ln381_130' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2001 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_162 = and i1 %or_ln381_130, i1 %xor_ln381_161" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2001 'and' 'and_ln381_162' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_164)   --->   "%and_ln381_163 = and i1 %tmp_255, i1 %select_ln381_129" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2002 'and' 'and_ln381_163' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2003 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_164 = xor i1 %and_ln381_163, i1 %or_ln381_129" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2003 'xor' 'xor_ln381_164' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_131)   --->   "%and_ln381_164 = and i1 %xor_ln381_164, i1 %tmp_251" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2004 'and' 'and_ln381_164' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_131)   --->   "%or_ln381_131 = or i1 %and_ln381_162, i1 %and_ln381_164" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2005 'or' 'or_ln381_131' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_131)   --->   "%select_ln381_130 = select i1 %and_ln381_162, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2006 'select' 'select_ln381_130' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2007 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_131 = select i1 %or_ln381_131, i28 %select_ln381_130, i28 %sext_ln372_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2007 'select' 'select_ln381_131' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2008 [1/1] (0.00ns)   --->   "%shl_ln381_27 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_131, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2008 'bitconcatenate' 'shl_ln381_27' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln381_90 = sext i36 %shl_ln381_27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2009 'sext' 'sext_ln381_90' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln381_91 = sext i32 %mul_ln381_33" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2010 'sext' 'sext_ln381_91' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln381_468 = sext i32 %mul_ln381_33" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2011 'sext' 'sext_ln381_468' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2012 [1/1] (1.02ns)   --->   "%add_ln381_60 = add i37 %sext_ln381_90, i37 %sext_ln381_91" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2012 'add' 'add_ln381_60' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2013 [1/1] (1.02ns)   --->   "%add_ln381_116 = add i36 %shl_ln381_27, i36 %sext_ln381_468" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2013 'add' 'add_ln381_116' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2014 [1/1] (0.00ns)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_60, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2014 'bitselect' 'tmp_256' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node ps_71)   --->   "%ps_70 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_116, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2015 'partselect' 'ps_70' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node ps_71)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_116, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2016 'bitselect' 'tmp_257' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node ps_71)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_33, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2017 'bitselect' 'tmp_258' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2018 [1/1] (0.00ns)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_116, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2018 'bitselect' 'tmp_259' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node ps_71)   --->   "%or_ln381_132 = or i1 %tmp_257, i1 %icmp_ln381_33" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2019 'or' 'or_ln381_132' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node ps_71)   --->   "%and_ln381_165 = and i1 %or_ln381_132, i1 %tmp_258" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2020 'and' 'and_ln381_165' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node ps_71)   --->   "%zext_ln381_67 = zext i1 %and_ln381_165" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2021 'zext' 'zext_ln381_67' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2022 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_71 = add i28 %ps_70, i28 %zext_ln381_67" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2022 'add' 'ps_71' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2023 [1/1] (0.00ns)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_71, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2023 'bitselect' 'tmp_260' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_166)   --->   "%xor_ln381_165 = xor i1 %tmp_260, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2024 'xor' 'xor_ln381_165' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2025 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_166 = and i1 %tmp_259, i1 %xor_ln381_165" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2025 'and' 'and_ln381_166' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2026 [1/1] (0.28ns)   --->   "%xor_ln381_166 = xor i1 %tmp_256, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2026 'xor' 'xor_ln381_166' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_167)   --->   "%select_ln381_132 = select i1 %and_ln381_166, i1 %tmp_256, i1 %xor_ln381_166" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2027 'select' 'select_ln381_132' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_169)   --->   "%select_ln381_133 = select i1 %and_ln381_166, i1 %xor_ln381_166, i1 %tmp_256" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2028 'select' 'select_ln381_133' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_169)   --->   "%xor_ln381_167 = xor i1 %tmp_259, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2029 'xor' 'xor_ln381_167' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_169)   --->   "%or_ln381_133 = or i1 %tmp_260, i1 %xor_ln381_167" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2030 'or' 'or_ln381_133' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_167)   --->   "%xor_ln381_168 = xor i1 %select_ln381_132, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2031 'xor' 'xor_ln381_168' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_167)   --->   "%or_ln381_134 = or i1 %tmp_260, i1 %xor_ln381_168" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2032 'or' 'or_ln381_134' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2033 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_167 = and i1 %or_ln381_134, i1 %xor_ln381_166" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2033 'and' 'and_ln381_167' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_169)   --->   "%and_ln381_168 = and i1 %tmp_260, i1 %select_ln381_133" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2034 'and' 'and_ln381_168' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2035 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_169 = xor i1 %and_ln381_168, i1 %or_ln381_133" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2035 'xor' 'xor_ln381_169' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_135)   --->   "%and_ln381_169 = and i1 %xor_ln381_169, i1 %tmp_256" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2036 'and' 'and_ln381_169' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_135)   --->   "%or_ln381_135 = or i1 %and_ln381_167, i1 %and_ln381_169" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2037 'or' 'or_ln381_135' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_135)   --->   "%select_ln381_134 = select i1 %and_ln381_167, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2038 'select' 'select_ln381_134' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2039 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_135 = select i1 %or_ln381_135, i28 %select_ln381_134, i28 %ps_71" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2039 'select' 'select_ln381_135' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2040 [1/1] (0.00ns)   --->   "%shl_ln381_28 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_135, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2040 'bitconcatenate' 'shl_ln381_28' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln381_93 = sext i36 %shl_ln381_28" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2041 'sext' 'sext_ln381_93' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2042 [1/1] (0.00ns)   --->   "%sext_ln381_94 = sext i32 %mul_ln381_34" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2042 'sext' 'sext_ln381_94' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2043 [1/1] (0.00ns)   --->   "%sext_ln381_469 = sext i32 %mul_ln381_34" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2043 'sext' 'sext_ln381_469' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2044 [1/1] (1.02ns)   --->   "%add_ln381_62 = add i37 %sext_ln381_93, i37 %sext_ln381_94" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2044 'add' 'add_ln381_62' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2045 [1/1] (1.02ns)   --->   "%add_ln381_119 = add i36 %shl_ln381_28, i36 %sext_ln381_469" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2045 'add' 'add_ln381_119' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2046 [1/1] (0.00ns)   --->   "%tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_62, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2046 'bitselect' 'tmp_261' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node ps_73)   --->   "%ps_72 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_119, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2047 'partselect' 'ps_72' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node ps_73)   --->   "%tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_119, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2048 'bitselect' 'tmp_262' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node ps_73)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_34, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2049 'bitselect' 'tmp_263' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2050 [1/1] (0.00ns)   --->   "%tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_119, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2050 'bitselect' 'tmp_264' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node ps_73)   --->   "%or_ln381_136 = or i1 %tmp_262, i1 %icmp_ln381_34" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2051 'or' 'or_ln381_136' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node ps_73)   --->   "%and_ln381_170 = and i1 %or_ln381_136, i1 %tmp_263" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2052 'and' 'and_ln381_170' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node ps_73)   --->   "%zext_ln381_69 = zext i1 %and_ln381_170" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2053 'zext' 'zext_ln381_69' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2054 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_73 = add i28 %ps_72, i28 %zext_ln381_69" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2054 'add' 'ps_73' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2055 [1/1] (0.00ns)   --->   "%tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_73, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2055 'bitselect' 'tmp_265' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_171)   --->   "%xor_ln381_170 = xor i1 %tmp_265, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2056 'xor' 'xor_ln381_170' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2057 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_171 = and i1 %tmp_264, i1 %xor_ln381_170" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2057 'and' 'and_ln381_171' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2058 [1/1] (0.28ns)   --->   "%xor_ln381_171 = xor i1 %tmp_261, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2058 'xor' 'xor_ln381_171' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_172)   --->   "%select_ln381_136 = select i1 %and_ln381_171, i1 %tmp_261, i1 %xor_ln381_171" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2059 'select' 'select_ln381_136' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_174)   --->   "%select_ln381_137 = select i1 %and_ln381_171, i1 %xor_ln381_171, i1 %tmp_261" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2060 'select' 'select_ln381_137' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_174)   --->   "%xor_ln381_172 = xor i1 %tmp_264, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2061 'xor' 'xor_ln381_172' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_174)   --->   "%or_ln381_137 = or i1 %tmp_265, i1 %xor_ln381_172" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2062 'or' 'or_ln381_137' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_172)   --->   "%xor_ln381_173 = xor i1 %select_ln381_136, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2063 'xor' 'xor_ln381_173' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_172)   --->   "%or_ln381_138 = or i1 %tmp_265, i1 %xor_ln381_173" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2064 'or' 'or_ln381_138' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2065 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_172 = and i1 %or_ln381_138, i1 %xor_ln381_171" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2065 'and' 'and_ln381_172' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_174)   --->   "%and_ln381_173 = and i1 %tmp_265, i1 %select_ln381_137" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2066 'and' 'and_ln381_173' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2067 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_174 = xor i1 %and_ln381_173, i1 %or_ln381_137" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2067 'xor' 'xor_ln381_174' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_139)   --->   "%and_ln381_174 = and i1 %xor_ln381_174, i1 %tmp_261" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2068 'and' 'and_ln381_174' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_139)   --->   "%or_ln381_139 = or i1 %and_ln381_172, i1 %and_ln381_174" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2069 'or' 'or_ln381_139' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_139)   --->   "%select_ln381_138 = select i1 %and_ln381_172, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2070 'select' 'select_ln381_138' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2071 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_139 = select i1 %or_ln381_139, i28 %select_ln381_138, i28 %ps_73" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2071 'select' 'select_ln381_139' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_163)   --->   "%sext_ln372_11 = sext i25 %ps_86" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2072 'sext' 'sext_ln372_11' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_201)   --->   "%xor_ln381_200 = xor i1 %tmp_297, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2073 'xor' 'xor_ln381_200' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2074 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_201 = and i1 %tmp_296, i1 %xor_ln381_200" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2074 'and' 'and_ln381_201' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2075 [1/1] (0.28ns)   --->   "%xor_ln381_201 = xor i1 %tmp_293, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2075 'xor' 'xor_ln381_201' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_202)   --->   "%select_ln381_160 = select i1 %and_ln381_201, i1 %tmp_293, i1 %xor_ln381_201" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2076 'select' 'select_ln381_160' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_204)   --->   "%select_ln381_161 = select i1 %and_ln381_201, i1 %xor_ln381_201, i1 %tmp_293" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2077 'select' 'select_ln381_161' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_204)   --->   "%xor_ln381_202 = xor i1 %tmp_296, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2078 'xor' 'xor_ln381_202' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_204)   --->   "%or_ln381_161 = or i1 %tmp_297, i1 %xor_ln381_202" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2079 'or' 'or_ln381_161' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_202)   --->   "%xor_ln381_203 = xor i1 %select_ln381_160, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2080 'xor' 'xor_ln381_203' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_202)   --->   "%or_ln381_162 = or i1 %tmp_297, i1 %xor_ln381_203" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2081 'or' 'or_ln381_162' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2082 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_202 = and i1 %or_ln381_162, i1 %xor_ln381_201" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2082 'and' 'and_ln381_202' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_204)   --->   "%and_ln381_203 = and i1 %tmp_297, i1 %select_ln381_161" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2083 'and' 'and_ln381_203' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2084 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_204 = xor i1 %and_ln381_203, i1 %or_ln381_161" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2084 'xor' 'xor_ln381_204' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_163)   --->   "%and_ln381_204 = and i1 %xor_ln381_204, i1 %tmp_293" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2085 'and' 'and_ln381_204' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_163)   --->   "%or_ln381_163 = or i1 %and_ln381_202, i1 %and_ln381_204" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2086 'or' 'or_ln381_163' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_163)   --->   "%select_ln381_162 = select i1 %and_ln381_202, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2087 'select' 'select_ln381_162' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2088 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_163 = select i1 %or_ln381_163, i28 %select_ln381_162, i28 %sext_ln372_11" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2088 'select' 'select_ln381_163' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2089 [1/1] (0.00ns)   --->   "%shl_ln381_34 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_163, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2089 'bitconcatenate' 'shl_ln381_34' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln381_112 = sext i36 %shl_ln381_34" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2090 'sext' 'sext_ln381_112' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln381_113 = sext i32 %mul_ln381_41" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2091 'sext' 'sext_ln381_113' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln381_475 = sext i32 %mul_ln381_41" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2092 'sext' 'sext_ln381_475' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2093 [1/1] (1.02ns)   --->   "%add_ln381_75 = add i37 %sext_ln381_112, i37 %sext_ln381_113" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2093 'add' 'add_ln381_75' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2094 [1/1] (1.02ns)   --->   "%add_ln381_144 = add i36 %shl_ln381_34, i36 %sext_ln381_475" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2094 'add' 'add_ln381_144' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2095 [1/1] (0.00ns)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_75, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2095 'bitselect' 'tmp_298' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node ps_88)   --->   "%ps_87 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_144, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2096 'partselect' 'ps_87' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node ps_88)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_144, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2097 'bitselect' 'tmp_299' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node ps_88)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_41, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2098 'bitselect' 'tmp_300' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2099 [1/1] (0.00ns)   --->   "%tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_144, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2099 'bitselect' 'tmp_301' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node ps_88)   --->   "%or_ln381_164 = or i1 %tmp_299, i1 %icmp_ln381_41" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2100 'or' 'or_ln381_164' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node ps_88)   --->   "%and_ln381_205 = and i1 %or_ln381_164, i1 %tmp_300" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2101 'and' 'and_ln381_205' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node ps_88)   --->   "%zext_ln381_83 = zext i1 %and_ln381_205" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2102 'zext' 'zext_ln381_83' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2103 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_88 = add i28 %ps_87, i28 %zext_ln381_83" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2103 'add' 'ps_88' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2104 [1/1] (0.00ns)   --->   "%tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_88, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2104 'bitselect' 'tmp_302' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_206)   --->   "%xor_ln381_205 = xor i1 %tmp_302, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2105 'xor' 'xor_ln381_205' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2106 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_206 = and i1 %tmp_301, i1 %xor_ln381_205" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2106 'and' 'and_ln381_206' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2107 [1/1] (0.28ns)   --->   "%xor_ln381_206 = xor i1 %tmp_298, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2107 'xor' 'xor_ln381_206' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_207)   --->   "%select_ln381_164 = select i1 %and_ln381_206, i1 %tmp_298, i1 %xor_ln381_206" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2108 'select' 'select_ln381_164' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_209)   --->   "%select_ln381_165 = select i1 %and_ln381_206, i1 %xor_ln381_206, i1 %tmp_298" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2109 'select' 'select_ln381_165' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_209)   --->   "%xor_ln381_207 = xor i1 %tmp_301, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2110 'xor' 'xor_ln381_207' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_209)   --->   "%or_ln381_165 = or i1 %tmp_302, i1 %xor_ln381_207" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2111 'or' 'or_ln381_165' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_207)   --->   "%xor_ln381_208 = xor i1 %select_ln381_164, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2112 'xor' 'xor_ln381_208' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_207)   --->   "%or_ln381_166 = or i1 %tmp_302, i1 %xor_ln381_208" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2113 'or' 'or_ln381_166' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2114 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_207 = and i1 %or_ln381_166, i1 %xor_ln381_206" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2114 'and' 'and_ln381_207' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_209)   --->   "%and_ln381_208 = and i1 %tmp_302, i1 %select_ln381_165" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2115 'and' 'and_ln381_208' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2116 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_209 = xor i1 %and_ln381_208, i1 %or_ln381_165" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2116 'xor' 'xor_ln381_209' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_167)   --->   "%and_ln381_209 = and i1 %xor_ln381_209, i1 %tmp_298" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2117 'and' 'and_ln381_209' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_167)   --->   "%or_ln381_167 = or i1 %and_ln381_207, i1 %and_ln381_209" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2118 'or' 'or_ln381_167' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_167)   --->   "%select_ln381_166 = select i1 %and_ln381_207, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2119 'select' 'select_ln381_166' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2120 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_167 = select i1 %or_ln381_167, i28 %select_ln381_166, i28 %ps_88" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2120 'select' 'select_ln381_167' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2121 [1/1] (0.00ns)   --->   "%shl_ln381_35 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_167, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2121 'bitconcatenate' 'shl_ln381_35' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln381_115 = sext i36 %shl_ln381_35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2122 'sext' 'sext_ln381_115' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2123 [1/1] (0.00ns)   --->   "%sext_ln381_116 = sext i32 %mul_ln381_42" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2123 'sext' 'sext_ln381_116' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2124 [1/1] (0.00ns)   --->   "%sext_ln381_476 = sext i32 %mul_ln381_42" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2124 'sext' 'sext_ln381_476' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2125 [1/1] (1.02ns)   --->   "%add_ln381_77 = add i37 %sext_ln381_115, i37 %sext_ln381_116" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2125 'add' 'add_ln381_77' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2126 [1/1] (1.02ns)   --->   "%add_ln381_148 = add i36 %shl_ln381_35, i36 %sext_ln381_476" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2126 'add' 'add_ln381_148' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2127 [1/1] (0.00ns)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_77, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2127 'bitselect' 'tmp_303' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node ps_90)   --->   "%ps_89 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_148, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2128 'partselect' 'ps_89' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node ps_90)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_148, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2129 'bitselect' 'tmp_304' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node ps_90)   --->   "%tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_42, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2130 'bitselect' 'tmp_305' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2131 [1/1] (0.00ns)   --->   "%tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_148, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2131 'bitselect' 'tmp_306' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node ps_90)   --->   "%or_ln381_168 = or i1 %tmp_304, i1 %icmp_ln381_42" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2132 'or' 'or_ln381_168' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node ps_90)   --->   "%and_ln381_210 = and i1 %or_ln381_168, i1 %tmp_305" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2133 'and' 'and_ln381_210' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node ps_90)   --->   "%zext_ln381_85 = zext i1 %and_ln381_210" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2134 'zext' 'zext_ln381_85' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2135 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_90 = add i28 %ps_89, i28 %zext_ln381_85" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2135 'add' 'ps_90' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2136 [1/1] (0.00ns)   --->   "%tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_90, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2136 'bitselect' 'tmp_307' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_211)   --->   "%xor_ln381_210 = xor i1 %tmp_307, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2137 'xor' 'xor_ln381_210' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2138 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_211 = and i1 %tmp_306, i1 %xor_ln381_210" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2138 'and' 'and_ln381_211' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2139 [1/1] (0.28ns)   --->   "%xor_ln381_211 = xor i1 %tmp_303, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2139 'xor' 'xor_ln381_211' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_212)   --->   "%select_ln381_168 = select i1 %and_ln381_211, i1 %tmp_303, i1 %xor_ln381_211" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2140 'select' 'select_ln381_168' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_214)   --->   "%select_ln381_169 = select i1 %and_ln381_211, i1 %xor_ln381_211, i1 %tmp_303" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2141 'select' 'select_ln381_169' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_214)   --->   "%xor_ln381_212 = xor i1 %tmp_306, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2142 'xor' 'xor_ln381_212' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_214)   --->   "%or_ln381_169 = or i1 %tmp_307, i1 %xor_ln381_212" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2143 'or' 'or_ln381_169' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_212)   --->   "%xor_ln381_213 = xor i1 %select_ln381_168, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2144 'xor' 'xor_ln381_213' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_212)   --->   "%or_ln381_170 = or i1 %tmp_307, i1 %xor_ln381_213" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2145 'or' 'or_ln381_170' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2146 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_212 = and i1 %or_ln381_170, i1 %xor_ln381_211" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2146 'and' 'and_ln381_212' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_214)   --->   "%and_ln381_213 = and i1 %tmp_307, i1 %select_ln381_169" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2147 'and' 'and_ln381_213' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2148 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_214 = xor i1 %and_ln381_213, i1 %or_ln381_169" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2148 'xor' 'xor_ln381_214' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_171)   --->   "%and_ln381_214 = and i1 %xor_ln381_214, i1 %tmp_303" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2149 'and' 'and_ln381_214' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_171)   --->   "%or_ln381_171 = or i1 %and_ln381_212, i1 %and_ln381_214" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2150 'or' 'or_ln381_171' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_171)   --->   "%select_ln381_170 = select i1 %and_ln381_212, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2151 'select' 'select_ln381_170' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2152 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_171 = select i1 %or_ln381_171, i28 %select_ln381_170, i28 %ps_90" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2152 'select' 'select_ln381_171' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2153 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2153 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln381_132 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2154 'sext' 'sext_ln381_132' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2155 [1/1] (0.00ns)   --->   "%zext_ln381_96 = zext i16 %tmp_113_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2155 'zext' 'zext_ln381_96' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2156 [1/1] (2.38ns)   --->   "%mul_ln381_48 = mul i32 %zext_ln381_96, i32 %sext_ln381_132" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2156 'mul' 'mul_ln381_48' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2157 [1/1] (0.00ns)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_48, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2157 'bitselect' 'tmp_335' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node ps_103)   --->   "%ps_102 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_48, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2158 'partselect' 'ps_102' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node ps_103)   --->   "%sext_ln372_12 = sext i24 %ps_102" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2159 'sext' 'sext_ln372_12' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node ps_103)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_48, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2160 'bitselect' 'tmp_336' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node ps_103)   --->   "%tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_48, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2161 'bitselect' 'tmp_337' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2162 [1/1] (0.00ns)   --->   "%trunc_ln381_48 = trunc i32 %mul_ln381_48" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2162 'trunc' 'trunc_ln381_48' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2163 [1/1] (0.77ns)   --->   "%icmp_ln381_48 = icmp_ne  i7 %trunc_ln381_48, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2163 'icmp' 'icmp_ln381_48' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_48, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2164 'bitselect' 'tmp_338' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node ps_103)   --->   "%or_ln381_192 = or i1 %tmp_336, i1 %icmp_ln381_48" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2165 'or' 'or_ln381_192' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node ps_103)   --->   "%and_ln381_240 = and i1 %or_ln381_192, i1 %tmp_337" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2166 'and' 'and_ln381_240' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node ps_103)   --->   "%zext_ln381_97 = zext i1 %and_ln381_240" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2167 'zext' 'zext_ln381_97' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2168 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_103 = add i25 %sext_ln372_12, i25 %zext_ln381_97" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2168 'add' 'ps_103' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2169 [1/1] (0.00ns)   --->   "%tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_103, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2169 'bitselect' 'tmp_339' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2170 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2170 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln381_133 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2171 'sext' 'sext_ln381_133' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2172 [1/1] (0.00ns)   --->   "%zext_ln381_98 = zext i16 %tmp_115_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2172 'zext' 'zext_ln381_98' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2173 [1/1] (2.38ns)   --->   "%mul_ln381_49 = mul i32 %zext_ln381_98, i32 %sext_ln381_133" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2173 'mul' 'mul_ln381_49' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2174 [1/1] (0.00ns)   --->   "%trunc_ln381_49 = trunc i32 %mul_ln381_49" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2174 'trunc' 'trunc_ln381_49' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2175 [1/1] (0.77ns)   --->   "%icmp_ln381_49 = icmp_ne  i7 %trunc_ln381_49, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2175 'icmp' 'icmp_ln381_49' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2176 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2176 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln381_136 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2177 'sext' 'sext_ln381_136' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln381_100 = zext i16 %tmp_117_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2178 'zext' 'zext_ln381_100' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2179 [1/1] (2.38ns)   --->   "%mul_ln381_50 = mul i32 %zext_ln381_100, i32 %sext_ln381_136" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2179 'mul' 'mul_ln381_50' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2180 [1/1] (0.00ns)   --->   "%trunc_ln381_50 = trunc i32 %mul_ln381_50" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2180 'trunc' 'trunc_ln381_50' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2181 [1/1] (0.77ns)   --->   "%icmp_ln381_50 = icmp_ne  i7 %trunc_ln381_50, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2181 'icmp' 'icmp_ln381_50' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2182 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2182 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln381_139 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2183 'sext' 'sext_ln381_139' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2184 [1/1] (0.00ns)   --->   "%zext_ln381_102 = zext i16 %tmp_119_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2184 'zext' 'zext_ln381_102' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2185 [1/1] (2.38ns)   --->   "%mul_ln381_51 = mul i32 %zext_ln381_102, i32 %sext_ln381_139" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2185 'mul' 'mul_ln381_51' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2186 [1/1] (0.00ns)   --->   "%trunc_ln381_51 = trunc i32 %mul_ln381_51" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2186 'trunc' 'trunc_ln381_51' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2187 [1/1] (0.77ns)   --->   "%icmp_ln381_51 = icmp_ne  i7 %trunc_ln381_51, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2187 'icmp' 'icmp_ln381_51' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2188 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2188 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln381_142 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2189 'sext' 'sext_ln381_142' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2190 [1/1] (0.00ns)   --->   "%zext_ln381_104 = zext i16 %tmp_121_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2190 'zext' 'zext_ln381_104' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2191 [1/1] (2.38ns)   --->   "%mul_ln381_52 = mul i32 %zext_ln381_104, i32 %sext_ln381_142" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2191 'mul' 'mul_ln381_52' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2192 [1/1] (0.00ns)   --->   "%trunc_ln381_52 = trunc i32 %mul_ln381_52" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2192 'trunc' 'trunc_ln381_52' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2193 [1/1] (0.77ns)   --->   "%icmp_ln381_52 = icmp_ne  i7 %trunc_ln381_52, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2193 'icmp' 'icmp_ln381_52' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2194 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2194 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln381_145 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2195 'sext' 'sext_ln381_145' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2196 [1/1] (0.00ns)   --->   "%zext_ln381_106 = zext i16 %tmp_123_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2196 'zext' 'zext_ln381_106' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2197 [1/1] (2.38ns)   --->   "%mul_ln381_53 = mul i32 %zext_ln381_106, i32 %sext_ln381_145" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2197 'mul' 'mul_ln381_53' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2198 [1/1] (0.00ns)   --->   "%trunc_ln381_53 = trunc i32 %mul_ln381_53" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2198 'trunc' 'trunc_ln381_53' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2199 [1/1] (0.77ns)   --->   "%icmp_ln381_53 = icmp_ne  i7 %trunc_ln381_53, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2199 'icmp' 'icmp_ln381_53' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2200 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2200 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2201 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2201 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2202 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2202 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln381_154 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2203 'sext' 'sext_ln381_154' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2204 [1/1] (0.00ns)   --->   "%zext_ln381_112 = zext i16 %tmp_129_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2204 'zext' 'zext_ln381_112' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2205 [1/1] (2.38ns)   --->   "%mul_ln381_56 = mul i32 %zext_ln381_112, i32 %sext_ln381_154" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2205 'mul' 'mul_ln381_56' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2206 [1/1] (0.00ns)   --->   "%tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_56, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2206 'bitselect' 'tmp_377' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node ps_120)   --->   "%ps_119 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_56, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2207 'partselect' 'ps_119' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node ps_120)   --->   "%sext_ln372_14 = sext i24 %ps_119" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2208 'sext' 'sext_ln372_14' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node ps_120)   --->   "%tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_56, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2209 'bitselect' 'tmp_378' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node ps_120)   --->   "%tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_56, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2210 'bitselect' 'tmp_379' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2211 [1/1] (0.00ns)   --->   "%trunc_ln381_56 = trunc i32 %mul_ln381_56" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2211 'trunc' 'trunc_ln381_56' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2212 [1/1] (0.77ns)   --->   "%icmp_ln381_56 = icmp_ne  i7 %trunc_ln381_56, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2212 'icmp' 'icmp_ln381_56' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2213 [1/1] (0.00ns)   --->   "%tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_56, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2213 'bitselect' 'tmp_380' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node ps_120)   --->   "%or_ln381_224 = or i1 %tmp_378, i1 %icmp_ln381_56" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2214 'or' 'or_ln381_224' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node ps_120)   --->   "%and_ln381_280 = and i1 %or_ln381_224, i1 %tmp_379" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2215 'and' 'and_ln381_280' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node ps_120)   --->   "%zext_ln381_113 = zext i1 %and_ln381_280" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2216 'zext' 'zext_ln381_113' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2217 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_120 = add i25 %sext_ln372_14, i25 %zext_ln381_113" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2217 'add' 'ps_120' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2218 [1/1] (0.00ns)   --->   "%tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_120, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2218 'bitselect' 'tmp_381' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2219 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2219 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln381_155 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2220 'sext' 'sext_ln381_155' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2221 [1/1] (0.00ns)   --->   "%zext_ln381_114 = zext i16 %tmp_131_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2221 'zext' 'zext_ln381_114' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2222 [1/1] (2.38ns)   --->   "%mul_ln381_57 = mul i32 %zext_ln381_114, i32 %sext_ln381_155" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2222 'mul' 'mul_ln381_57' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2223 [1/1] (0.00ns)   --->   "%trunc_ln381_57 = trunc i32 %mul_ln381_57" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2223 'trunc' 'trunc_ln381_57' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2224 [1/1] (0.77ns)   --->   "%icmp_ln381_57 = icmp_ne  i7 %trunc_ln381_57, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2224 'icmp' 'icmp_ln381_57' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2225 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2225 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln381_158 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2226 'sext' 'sext_ln381_158' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2227 [1/1] (0.00ns)   --->   "%zext_ln381_116 = zext i16 %tmp_133_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2227 'zext' 'zext_ln381_116' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2228 [1/1] (2.38ns)   --->   "%mul_ln381_58 = mul i32 %zext_ln381_116, i32 %sext_ln381_158" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2228 'mul' 'mul_ln381_58' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2229 [1/1] (0.00ns)   --->   "%trunc_ln381_58 = trunc i32 %mul_ln381_58" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2229 'trunc' 'trunc_ln381_58' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2230 [1/1] (0.77ns)   --->   "%icmp_ln381_58 = icmp_ne  i7 %trunc_ln381_58, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2230 'icmp' 'icmp_ln381_58' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2231 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2231 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln381_161 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2232 'sext' 'sext_ln381_161' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2233 [1/1] (0.00ns)   --->   "%zext_ln381_118 = zext i16 %tmp_135_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2233 'zext' 'zext_ln381_118' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2234 [1/1] (2.38ns)   --->   "%mul_ln381_59 = mul i32 %zext_ln381_118, i32 %sext_ln381_161" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2234 'mul' 'mul_ln381_59' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2235 [1/1] (0.00ns)   --->   "%trunc_ln381_59 = trunc i32 %mul_ln381_59" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2235 'trunc' 'trunc_ln381_59' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2236 [1/1] (0.77ns)   --->   "%icmp_ln381_59 = icmp_ne  i7 %trunc_ln381_59, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2236 'icmp' 'icmp_ln381_59' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2237 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2237 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2238 [1/1] (0.00ns)   --->   "%sext_ln381_164 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2238 'sext' 'sext_ln381_164' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2239 [1/1] (0.00ns)   --->   "%zext_ln381_120 = zext i16 %tmp_137_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2239 'zext' 'zext_ln381_120' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2240 [1/1] (2.38ns)   --->   "%mul_ln381_60 = mul i32 %zext_ln381_120, i32 %sext_ln381_164" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2240 'mul' 'mul_ln381_60' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2241 [1/1] (0.00ns)   --->   "%trunc_ln381_60 = trunc i32 %mul_ln381_60" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2241 'trunc' 'trunc_ln381_60' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2242 [1/1] (0.77ns)   --->   "%icmp_ln381_60 = icmp_ne  i7 %trunc_ln381_60, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2242 'icmp' 'icmp_ln381_60' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2243 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2243 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2244 [1/1] (0.00ns)   --->   "%sext_ln381_167 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2244 'sext' 'sext_ln381_167' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2245 [1/1] (0.00ns)   --->   "%zext_ln381_122 = zext i16 %tmp_139_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2245 'zext' 'zext_ln381_122' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2246 [1/1] (2.38ns)   --->   "%mul_ln381_61 = mul i32 %zext_ln381_122, i32 %sext_ln381_167" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2246 'mul' 'mul_ln381_61' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2247 [1/1] (0.00ns)   --->   "%trunc_ln381_61 = trunc i32 %mul_ln381_61" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2247 'trunc' 'trunc_ln381_61' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2248 [1/1] (0.77ns)   --->   "%icmp_ln381_61 = icmp_ne  i7 %trunc_ln381_61, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2248 'icmp' 'icmp_ln381_61' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2249 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2249 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2250 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2250 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_259)   --->   "%sext_ln372_17 = sext i25 %ps_137" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2251 'sext' 'sext_ln372_17' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_321)   --->   "%xor_ln381_320 = xor i1 %tmp_423, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2252 'xor' 'xor_ln381_320' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2253 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_321 = and i1 %tmp_422, i1 %xor_ln381_320" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2253 'and' 'and_ln381_321' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2254 [1/1] (0.28ns)   --->   "%xor_ln381_321 = xor i1 %tmp_419, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2254 'xor' 'xor_ln381_321' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_322)   --->   "%select_ln381_256 = select i1 %and_ln381_321, i1 %tmp_419, i1 %xor_ln381_321" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2255 'select' 'select_ln381_256' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_324)   --->   "%select_ln381_257 = select i1 %and_ln381_321, i1 %xor_ln381_321, i1 %tmp_419" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2256 'select' 'select_ln381_257' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_324)   --->   "%xor_ln381_322 = xor i1 %tmp_422, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2257 'xor' 'xor_ln381_322' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_324)   --->   "%or_ln381_257 = or i1 %tmp_423, i1 %xor_ln381_322" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2258 'or' 'or_ln381_257' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_322)   --->   "%xor_ln381_323 = xor i1 %select_ln381_256, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2259 'xor' 'xor_ln381_323' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_322)   --->   "%or_ln381_258 = or i1 %tmp_423, i1 %xor_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2260 'or' 'or_ln381_258' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2261 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_322 = and i1 %or_ln381_258, i1 %xor_ln381_321" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2261 'and' 'and_ln381_322' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_324)   --->   "%and_ln381_323 = and i1 %tmp_423, i1 %select_ln381_257" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2262 'and' 'and_ln381_323' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2263 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_324 = xor i1 %and_ln381_323, i1 %or_ln381_257" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2263 'xor' 'xor_ln381_324' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_259)   --->   "%and_ln381_324 = and i1 %xor_ln381_324, i1 %tmp_419" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2264 'and' 'and_ln381_324' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_259)   --->   "%or_ln381_259 = or i1 %and_ln381_322, i1 %and_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2265 'or' 'or_ln381_259' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_259)   --->   "%select_ln381_258 = select i1 %and_ln381_322, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2266 'select' 'select_ln381_258' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2267 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_259 = select i1 %or_ln381_259, i28 %select_ln381_258, i28 %sext_ln372_17" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2267 'select' 'select_ln381_259' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2268 [1/1] (0.00ns)   --->   "%shl_ln381_55 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_259, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2268 'bitconcatenate' 'shl_ln381_55' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln381_178 = sext i36 %shl_ln381_55" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2269 'sext' 'sext_ln381_178' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2270 [1/1] (0.00ns)   --->   "%sext_ln381_179 = sext i32 %mul_ln381_65" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2270 'sext' 'sext_ln381_179' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln381_496 = sext i32 %mul_ln381_65" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2271 'sext' 'sext_ln381_496' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2272 [1/1] (1.02ns)   --->   "%add_ln381_120 = add i37 %sext_ln381_178, i37 %sext_ln381_179" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2272 'add' 'add_ln381_120' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2273 [1/1] (1.02ns)   --->   "%add_ln381_228 = add i36 %shl_ln381_55, i36 %sext_ln381_496" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2273 'add' 'add_ln381_228' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2274 [1/1] (0.00ns)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_120, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2274 'bitselect' 'tmp_424' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node ps_139)   --->   "%ps_138 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_228, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2275 'partselect' 'ps_138' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node ps_139)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_228, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2276 'bitselect' 'tmp_425' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node ps_139)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_65, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2277 'bitselect' 'tmp_426' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2278 [1/1] (0.00ns)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_228, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2278 'bitselect' 'tmp_427' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node ps_139)   --->   "%or_ln381_260 = or i1 %tmp_425, i1 %icmp_ln381_65" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2279 'or' 'or_ln381_260' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node ps_139)   --->   "%and_ln381_325 = and i1 %or_ln381_260, i1 %tmp_426" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2280 'and' 'and_ln381_325' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node ps_139)   --->   "%zext_ln381_131 = zext i1 %and_ln381_325" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2281 'zext' 'zext_ln381_131' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2282 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_139 = add i28 %ps_138, i28 %zext_ln381_131" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2282 'add' 'ps_139' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2283 [1/1] (0.00ns)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_139, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2283 'bitselect' 'tmp_428' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_326)   --->   "%xor_ln381_325 = xor i1 %tmp_428, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2284 'xor' 'xor_ln381_325' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2285 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_326 = and i1 %tmp_427, i1 %xor_ln381_325" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2285 'and' 'and_ln381_326' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2286 [1/1] (0.28ns)   --->   "%xor_ln381_326 = xor i1 %tmp_424, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2286 'xor' 'xor_ln381_326' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_327)   --->   "%select_ln381_260 = select i1 %and_ln381_326, i1 %tmp_424, i1 %xor_ln381_326" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2287 'select' 'select_ln381_260' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_329)   --->   "%select_ln381_261 = select i1 %and_ln381_326, i1 %xor_ln381_326, i1 %tmp_424" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2288 'select' 'select_ln381_261' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_329)   --->   "%xor_ln381_327 = xor i1 %tmp_427, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2289 'xor' 'xor_ln381_327' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_329)   --->   "%or_ln381_261 = or i1 %tmp_428, i1 %xor_ln381_327" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2290 'or' 'or_ln381_261' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_327)   --->   "%xor_ln381_328 = xor i1 %select_ln381_260, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2291 'xor' 'xor_ln381_328' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_327)   --->   "%or_ln381_262 = or i1 %tmp_428, i1 %xor_ln381_328" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2292 'or' 'or_ln381_262' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2293 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_327 = and i1 %or_ln381_262, i1 %xor_ln381_326" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2293 'and' 'and_ln381_327' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_329)   --->   "%and_ln381_328 = and i1 %tmp_428, i1 %select_ln381_261" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2294 'and' 'and_ln381_328' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2295 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_329 = xor i1 %and_ln381_328, i1 %or_ln381_261" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2295 'xor' 'xor_ln381_329' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_263)   --->   "%and_ln381_329 = and i1 %xor_ln381_329, i1 %tmp_424" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2296 'and' 'and_ln381_329' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_263)   --->   "%or_ln381_263 = or i1 %and_ln381_327, i1 %and_ln381_329" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2297 'or' 'or_ln381_263' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_263)   --->   "%select_ln381_262 = select i1 %and_ln381_327, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2298 'select' 'select_ln381_262' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2299 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_263 = select i1 %or_ln381_263, i28 %select_ln381_262, i28 %ps_139" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2299 'select' 'select_ln381_263' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2300 [1/1] (0.00ns)   --->   "%shl_ln381_56 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_263, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2300 'bitconcatenate' 'shl_ln381_56' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln381_181 = sext i36 %shl_ln381_56" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2301 'sext' 'sext_ln381_181' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln381_182 = sext i32 %mul_ln381_66" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2302 'sext' 'sext_ln381_182' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2303 [1/1] (0.00ns)   --->   "%sext_ln381_497 = sext i32 %mul_ln381_66" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2303 'sext' 'sext_ln381_497' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2304 [1/1] (1.02ns)   --->   "%add_ln381_122 = add i37 %sext_ln381_181, i37 %sext_ln381_182" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2304 'add' 'add_ln381_122' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2305 [1/1] (1.02ns)   --->   "%add_ln381_232 = add i36 %shl_ln381_56, i36 %sext_ln381_497" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2305 'add' 'add_ln381_232' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2306 [1/1] (0.00ns)   --->   "%tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_122, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2306 'bitselect' 'tmp_429' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node ps_141)   --->   "%ps_140 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_232, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2307 'partselect' 'ps_140' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node ps_141)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_232, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2308 'bitselect' 'tmp_430' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node ps_141)   --->   "%tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_66, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2309 'bitselect' 'tmp_431' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2310 [1/1] (0.00ns)   --->   "%tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_232, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2310 'bitselect' 'tmp_432' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node ps_141)   --->   "%or_ln381_264 = or i1 %tmp_430, i1 %icmp_ln381_66" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2311 'or' 'or_ln381_264' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node ps_141)   --->   "%and_ln381_330 = and i1 %or_ln381_264, i1 %tmp_431" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2312 'and' 'and_ln381_330' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node ps_141)   --->   "%zext_ln381_133 = zext i1 %and_ln381_330" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2313 'zext' 'zext_ln381_133' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2314 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_141 = add i28 %ps_140, i28 %zext_ln381_133" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2314 'add' 'ps_141' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2315 [1/1] (0.00ns)   --->   "%tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_141, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2315 'bitselect' 'tmp_433' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_331)   --->   "%xor_ln381_330 = xor i1 %tmp_433, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2316 'xor' 'xor_ln381_330' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2317 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_331 = and i1 %tmp_432, i1 %xor_ln381_330" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2317 'and' 'and_ln381_331' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2318 [1/1] (0.28ns)   --->   "%xor_ln381_331 = xor i1 %tmp_429, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2318 'xor' 'xor_ln381_331' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_332)   --->   "%select_ln381_264 = select i1 %and_ln381_331, i1 %tmp_429, i1 %xor_ln381_331" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2319 'select' 'select_ln381_264' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_334)   --->   "%select_ln381_265 = select i1 %and_ln381_331, i1 %xor_ln381_331, i1 %tmp_429" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2320 'select' 'select_ln381_265' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_334)   --->   "%xor_ln381_332 = xor i1 %tmp_432, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2321 'xor' 'xor_ln381_332' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_334)   --->   "%or_ln381_265 = or i1 %tmp_433, i1 %xor_ln381_332" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2322 'or' 'or_ln381_265' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_332)   --->   "%xor_ln381_333 = xor i1 %select_ln381_264, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2323 'xor' 'xor_ln381_333' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_332)   --->   "%or_ln381_266 = or i1 %tmp_433, i1 %xor_ln381_333" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2324 'or' 'or_ln381_266' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2325 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_332 = and i1 %or_ln381_266, i1 %xor_ln381_331" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2325 'and' 'and_ln381_332' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_334)   --->   "%and_ln381_333 = and i1 %tmp_433, i1 %select_ln381_265" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2326 'and' 'and_ln381_333' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2327 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_334 = xor i1 %and_ln381_333, i1 %or_ln381_265" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2327 'xor' 'xor_ln381_334' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_267)   --->   "%and_ln381_334 = and i1 %xor_ln381_334, i1 %tmp_429" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2328 'and' 'and_ln381_334' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_267)   --->   "%or_ln381_267 = or i1 %and_ln381_332, i1 %and_ln381_334" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2329 'or' 'or_ln381_267' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_267)   --->   "%select_ln381_266 = select i1 %and_ln381_332, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2330 'select' 'select_ln381_266' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2331 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_267 = select i1 %or_ln381_267, i28 %select_ln381_266, i28 %ps_141" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2331 'select' 'select_ln381_267' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_291)   --->   "%sext_ln372_19 = sext i25 %ps_154" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2332 'sext' 'sext_ln372_19' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_361)   --->   "%xor_ln381_360 = xor i1 %tmp_465, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2333 'xor' 'xor_ln381_360' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2334 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_361 = and i1 %tmp_464, i1 %xor_ln381_360" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2334 'and' 'and_ln381_361' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2335 [1/1] (0.28ns)   --->   "%xor_ln381_361 = xor i1 %tmp_461, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2335 'xor' 'xor_ln381_361' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_362)   --->   "%select_ln381_288 = select i1 %and_ln381_361, i1 %tmp_461, i1 %xor_ln381_361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2336 'select' 'select_ln381_288' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_364)   --->   "%select_ln381_289 = select i1 %and_ln381_361, i1 %xor_ln381_361, i1 %tmp_461" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2337 'select' 'select_ln381_289' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_364)   --->   "%xor_ln381_362 = xor i1 %tmp_464, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2338 'xor' 'xor_ln381_362' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_364)   --->   "%or_ln381_289 = or i1 %tmp_465, i1 %xor_ln381_362" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2339 'or' 'or_ln381_289' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_362)   --->   "%xor_ln381_363 = xor i1 %select_ln381_288, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2340 'xor' 'xor_ln381_363' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_362)   --->   "%or_ln381_290 = or i1 %tmp_465, i1 %xor_ln381_363" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2341 'or' 'or_ln381_290' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2342 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_362 = and i1 %or_ln381_290, i1 %xor_ln381_361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2342 'and' 'and_ln381_362' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_364)   --->   "%and_ln381_363 = and i1 %tmp_465, i1 %select_ln381_289" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2343 'and' 'and_ln381_363' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2344 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_364 = xor i1 %and_ln381_363, i1 %or_ln381_289" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2344 'xor' 'xor_ln381_364' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_291)   --->   "%and_ln381_364 = and i1 %xor_ln381_364, i1 %tmp_461" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2345 'and' 'and_ln381_364' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_291)   --->   "%or_ln381_291 = or i1 %and_ln381_362, i1 %and_ln381_364" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2346 'or' 'or_ln381_291' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_291)   --->   "%select_ln381_290 = select i1 %and_ln381_362, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2347 'select' 'select_ln381_290' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2348 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_291 = select i1 %or_ln381_291, i28 %select_ln381_290, i28 %sext_ln372_19" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2348 'select' 'select_ln381_291' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2349 [1/1] (0.00ns)   --->   "%shl_ln381_62 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_291, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2349 'bitconcatenate' 'shl_ln381_62' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2350 [1/1] (0.00ns)   --->   "%sext_ln381_200 = sext i36 %shl_ln381_62" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2350 'sext' 'sext_ln381_200' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2351 [1/1] (0.00ns)   --->   "%sext_ln381_201 = sext i32 %mul_ln381_73" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2351 'sext' 'sext_ln381_201' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln381_503 = sext i32 %mul_ln381_73" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2352 'sext' 'sext_ln381_503' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2353 [1/1] (1.02ns)   --->   "%add_ln381_135 = add i37 %sext_ln381_200, i37 %sext_ln381_201" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2353 'add' 'add_ln381_135' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2354 [1/1] (1.02ns)   --->   "%add_ln381_256 = add i36 %shl_ln381_62, i36 %sext_ln381_503" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2354 'add' 'add_ln381_256' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2355 [1/1] (0.00ns)   --->   "%tmp_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_135, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2355 'bitselect' 'tmp_466' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node ps_156)   --->   "%ps_155 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_256, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2356 'partselect' 'ps_155' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node ps_156)   --->   "%tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_256, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2357 'bitselect' 'tmp_467' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node ps_156)   --->   "%tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_73, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2358 'bitselect' 'tmp_468' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2359 [1/1] (0.00ns)   --->   "%tmp_469 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_256, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2359 'bitselect' 'tmp_469' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node ps_156)   --->   "%or_ln381_292 = or i1 %tmp_467, i1 %icmp_ln381_73" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2360 'or' 'or_ln381_292' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node ps_156)   --->   "%and_ln381_365 = and i1 %or_ln381_292, i1 %tmp_468" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2361 'and' 'and_ln381_365' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node ps_156)   --->   "%zext_ln381_147 = zext i1 %and_ln381_365" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2362 'zext' 'zext_ln381_147' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2363 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_156 = add i28 %ps_155, i28 %zext_ln381_147" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2363 'add' 'ps_156' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2364 [1/1] (0.00ns)   --->   "%tmp_470 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_156, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2364 'bitselect' 'tmp_470' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_366)   --->   "%xor_ln381_365 = xor i1 %tmp_470, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2365 'xor' 'xor_ln381_365' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2366 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_366 = and i1 %tmp_469, i1 %xor_ln381_365" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2366 'and' 'and_ln381_366' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2367 [1/1] (0.28ns)   --->   "%xor_ln381_366 = xor i1 %tmp_466, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2367 'xor' 'xor_ln381_366' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_367)   --->   "%select_ln381_292 = select i1 %and_ln381_366, i1 %tmp_466, i1 %xor_ln381_366" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2368 'select' 'select_ln381_292' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_369)   --->   "%select_ln381_293 = select i1 %and_ln381_366, i1 %xor_ln381_366, i1 %tmp_466" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2369 'select' 'select_ln381_293' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_369)   --->   "%xor_ln381_367 = xor i1 %tmp_469, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2370 'xor' 'xor_ln381_367' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_369)   --->   "%or_ln381_293 = or i1 %tmp_470, i1 %xor_ln381_367" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2371 'or' 'or_ln381_293' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_367)   --->   "%xor_ln381_368 = xor i1 %select_ln381_292, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2372 'xor' 'xor_ln381_368' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_367)   --->   "%or_ln381_294 = or i1 %tmp_470, i1 %xor_ln381_368" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2373 'or' 'or_ln381_294' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2374 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_367 = and i1 %or_ln381_294, i1 %xor_ln381_366" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2374 'and' 'and_ln381_367' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_369)   --->   "%and_ln381_368 = and i1 %tmp_470, i1 %select_ln381_293" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2375 'and' 'and_ln381_368' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2376 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_369 = xor i1 %and_ln381_368, i1 %or_ln381_293" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2376 'xor' 'xor_ln381_369' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_295)   --->   "%and_ln381_369 = and i1 %xor_ln381_369, i1 %tmp_466" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2377 'and' 'and_ln381_369' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_295)   --->   "%or_ln381_295 = or i1 %and_ln381_367, i1 %and_ln381_369" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2378 'or' 'or_ln381_295' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_295)   --->   "%select_ln381_294 = select i1 %and_ln381_367, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2379 'select' 'select_ln381_294' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2380 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_295 = select i1 %or_ln381_295, i28 %select_ln381_294, i28 %ps_156" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2380 'select' 'select_ln381_295' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2381 [1/1] (0.00ns)   --->   "%shl_ln381_63 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_295, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2381 'bitconcatenate' 'shl_ln381_63' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln381_203 = sext i36 %shl_ln381_63" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2382 'sext' 'sext_ln381_203' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln381_204 = sext i32 %mul_ln381_74" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2383 'sext' 'sext_ln381_204' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln381_504 = sext i32 %mul_ln381_74" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2384 'sext' 'sext_ln381_504' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2385 [1/1] (1.02ns)   --->   "%add_ln381_137 = add i37 %sext_ln381_203, i37 %sext_ln381_204" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2385 'add' 'add_ln381_137' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2386 [1/1] (1.02ns)   --->   "%add_ln381_260 = add i36 %shl_ln381_63, i36 %sext_ln381_504" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2386 'add' 'add_ln381_260' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2387 [1/1] (0.00ns)   --->   "%tmp_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_137, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2387 'bitselect' 'tmp_471' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node ps_158)   --->   "%ps_157 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_260, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2388 'partselect' 'ps_157' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node ps_158)   --->   "%tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_260, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2389 'bitselect' 'tmp_472' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node ps_158)   --->   "%tmp_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_74, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2390 'bitselect' 'tmp_473' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2391 [1/1] (0.00ns)   --->   "%tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_260, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2391 'bitselect' 'tmp_474' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node ps_158)   --->   "%or_ln381_296 = or i1 %tmp_472, i1 %icmp_ln381_74" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2392 'or' 'or_ln381_296' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node ps_158)   --->   "%and_ln381_370 = and i1 %or_ln381_296, i1 %tmp_473" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2393 'and' 'and_ln381_370' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node ps_158)   --->   "%zext_ln381_149 = zext i1 %and_ln381_370" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2394 'zext' 'zext_ln381_149' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2395 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_158 = add i28 %ps_157, i28 %zext_ln381_149" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2395 'add' 'ps_158' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2396 [1/1] (0.00ns)   --->   "%tmp_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_158, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2396 'bitselect' 'tmp_475' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_371)   --->   "%xor_ln381_370 = xor i1 %tmp_475, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2397 'xor' 'xor_ln381_370' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2398 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_371 = and i1 %tmp_474, i1 %xor_ln381_370" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2398 'and' 'and_ln381_371' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2399 [1/1] (0.28ns)   --->   "%xor_ln381_371 = xor i1 %tmp_471, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2399 'xor' 'xor_ln381_371' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_372)   --->   "%select_ln381_296 = select i1 %and_ln381_371, i1 %tmp_471, i1 %xor_ln381_371" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2400 'select' 'select_ln381_296' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_374)   --->   "%select_ln381_297 = select i1 %and_ln381_371, i1 %xor_ln381_371, i1 %tmp_471" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2401 'select' 'select_ln381_297' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_374)   --->   "%xor_ln381_372 = xor i1 %tmp_474, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2402 'xor' 'xor_ln381_372' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_374)   --->   "%or_ln381_297 = or i1 %tmp_475, i1 %xor_ln381_372" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2403 'or' 'or_ln381_297' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_372)   --->   "%xor_ln381_373 = xor i1 %select_ln381_296, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2404 'xor' 'xor_ln381_373' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_372)   --->   "%or_ln381_298 = or i1 %tmp_475, i1 %xor_ln381_373" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2405 'or' 'or_ln381_298' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2406 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_372 = and i1 %or_ln381_298, i1 %xor_ln381_371" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2406 'and' 'and_ln381_372' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_374)   --->   "%and_ln381_373 = and i1 %tmp_475, i1 %select_ln381_297" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2407 'and' 'and_ln381_373' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2408 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_374 = xor i1 %and_ln381_373, i1 %or_ln381_297" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2408 'xor' 'xor_ln381_374' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_299)   --->   "%and_ln381_374 = and i1 %xor_ln381_374, i1 %tmp_471" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2409 'and' 'and_ln381_374' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_299)   --->   "%or_ln381_299 = or i1 %and_ln381_372, i1 %and_ln381_374" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2410 'or' 'or_ln381_299' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_299)   --->   "%select_ln381_298 = select i1 %and_ln381_372, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2411 'select' 'select_ln381_298' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2412 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_299 = select i1 %or_ln381_299, i28 %select_ln381_298, i28 %ps_158" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2412 'select' 'select_ln381_299' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2413 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2413 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2414 [1/1] (0.00ns)   --->   "%sext_ln381_220 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2414 'sext' 'sext_ln381_220' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2415 [1/1] (0.00ns)   --->   "%zext_ln381_160 = zext i16 %tmp_177_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2415 'zext' 'zext_ln381_160' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2416 [1/1] (2.38ns)   --->   "%mul_ln381_80 = mul i32 %zext_ln381_160, i32 %sext_ln381_220" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2416 'mul' 'mul_ln381_80' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2417 [1/1] (0.00ns)   --->   "%tmp_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_80, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2417 'bitselect' 'tmp_503' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node ps_171)   --->   "%ps_170 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_80, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2418 'partselect' 'ps_170' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node ps_171)   --->   "%sext_ln372_20 = sext i24 %ps_170" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2419 'sext' 'sext_ln372_20' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node ps_171)   --->   "%tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_80, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2420 'bitselect' 'tmp_504' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node ps_171)   --->   "%tmp_505 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_80, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2421 'bitselect' 'tmp_505' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2422 [1/1] (0.00ns)   --->   "%trunc_ln381_80 = trunc i32 %mul_ln381_80" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2422 'trunc' 'trunc_ln381_80' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2423 [1/1] (0.77ns)   --->   "%icmp_ln381_80 = icmp_ne  i7 %trunc_ln381_80, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2423 'icmp' 'icmp_ln381_80' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2424 [1/1] (0.00ns)   --->   "%tmp_506 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_80, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2424 'bitselect' 'tmp_506' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node ps_171)   --->   "%or_ln381_320 = or i1 %tmp_504, i1 %icmp_ln381_80" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2425 'or' 'or_ln381_320' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node ps_171)   --->   "%and_ln381_400 = and i1 %or_ln381_320, i1 %tmp_505" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2426 'and' 'and_ln381_400' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node ps_171)   --->   "%zext_ln381_161 = zext i1 %and_ln381_400" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2427 'zext' 'zext_ln381_161' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2428 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_171 = add i25 %sext_ln372_20, i25 %zext_ln381_161" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2428 'add' 'ps_171' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2429 [1/1] (0.00ns)   --->   "%tmp_507 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_171, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2429 'bitselect' 'tmp_507' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2430 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2430 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2431 [1/1] (0.00ns)   --->   "%sext_ln381_221 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2431 'sext' 'sext_ln381_221' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2432 [1/1] (0.00ns)   --->   "%zext_ln381_162 = zext i16 %tmp_179_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2432 'zext' 'zext_ln381_162' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2433 [1/1] (2.38ns)   --->   "%mul_ln381_81 = mul i32 %zext_ln381_162, i32 %sext_ln381_221" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2433 'mul' 'mul_ln381_81' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2434 [1/1] (0.00ns)   --->   "%trunc_ln381_81 = trunc i32 %mul_ln381_81" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2434 'trunc' 'trunc_ln381_81' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2435 [1/1] (0.77ns)   --->   "%icmp_ln381_81 = icmp_ne  i7 %trunc_ln381_81, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2435 'icmp' 'icmp_ln381_81' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2436 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2436 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2437 [1/1] (0.00ns)   --->   "%sext_ln381_224 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2437 'sext' 'sext_ln381_224' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2438 [1/1] (0.00ns)   --->   "%zext_ln381_164 = zext i16 %tmp_181_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2438 'zext' 'zext_ln381_164' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2439 [1/1] (2.38ns)   --->   "%mul_ln381_82 = mul i32 %zext_ln381_164, i32 %sext_ln381_224" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2439 'mul' 'mul_ln381_82' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2440 [1/1] (0.00ns)   --->   "%trunc_ln381_82 = trunc i32 %mul_ln381_82" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2440 'trunc' 'trunc_ln381_82' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2441 [1/1] (0.77ns)   --->   "%icmp_ln381_82 = icmp_ne  i7 %trunc_ln381_82, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2441 'icmp' 'icmp_ln381_82' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2442 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2442 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2443 [1/1] (0.00ns)   --->   "%sext_ln381_227 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2443 'sext' 'sext_ln381_227' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2444 [1/1] (0.00ns)   --->   "%zext_ln381_166 = zext i16 %tmp_183_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2444 'zext' 'zext_ln381_166' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2445 [1/1] (2.38ns)   --->   "%mul_ln381_83 = mul i32 %zext_ln381_166, i32 %sext_ln381_227" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2445 'mul' 'mul_ln381_83' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2446 [1/1] (0.00ns)   --->   "%trunc_ln381_83 = trunc i32 %mul_ln381_83" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2446 'trunc' 'trunc_ln381_83' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2447 [1/1] (0.77ns)   --->   "%icmp_ln381_83 = icmp_ne  i7 %trunc_ln381_83, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2447 'icmp' 'icmp_ln381_83' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2448 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2448 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2449 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2449 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2450 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2450 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2451 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2451 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2452 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2452 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2453 [1/1] (0.00ns)   --->   "%sext_ln381_242 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2453 'sext' 'sext_ln381_242' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2454 [1/1] (0.00ns)   --->   "%zext_ln381_176 = zext i16 %tmp_193_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2454 'zext' 'zext_ln381_176' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2455 [1/1] (2.38ns)   --->   "%mul_ln381_88 = mul i32 %zext_ln381_176, i32 %sext_ln381_242" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2455 'mul' 'mul_ln381_88' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2456 [1/1] (0.00ns)   --->   "%tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_88, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2456 'bitselect' 'tmp_545' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node ps_188)   --->   "%ps_187 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_88, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2457 'partselect' 'ps_187' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node ps_188)   --->   "%sext_ln372_22 = sext i24 %ps_187" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2458 'sext' 'sext_ln372_22' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node ps_188)   --->   "%tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_88, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2459 'bitselect' 'tmp_546' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node ps_188)   --->   "%tmp_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_88, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2460 'bitselect' 'tmp_547' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2461 [1/1] (0.00ns)   --->   "%trunc_ln381_88 = trunc i32 %mul_ln381_88" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2461 'trunc' 'trunc_ln381_88' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2462 [1/1] (0.77ns)   --->   "%icmp_ln381_88 = icmp_ne  i7 %trunc_ln381_88, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2462 'icmp' 'icmp_ln381_88' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2463 [1/1] (0.00ns)   --->   "%tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_88, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2463 'bitselect' 'tmp_548' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node ps_188)   --->   "%or_ln381_352 = or i1 %tmp_546, i1 %icmp_ln381_88" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2464 'or' 'or_ln381_352' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node ps_188)   --->   "%and_ln381_440 = and i1 %or_ln381_352, i1 %tmp_547" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2465 'and' 'and_ln381_440' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node ps_188)   --->   "%zext_ln381_177 = zext i1 %and_ln381_440" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2466 'zext' 'zext_ln381_177' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2467 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_188 = add i25 %sext_ln372_22, i25 %zext_ln381_177" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2467 'add' 'ps_188' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2468 [1/1] (0.00ns)   --->   "%tmp_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_188, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2468 'bitselect' 'tmp_549' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2469 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2469 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2470 [1/1] (0.00ns)   --->   "%sext_ln381_243 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2470 'sext' 'sext_ln381_243' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2471 [1/1] (0.00ns)   --->   "%zext_ln381_178 = zext i16 %tmp_195_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2471 'zext' 'zext_ln381_178' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2472 [1/1] (2.38ns)   --->   "%mul_ln381_89 = mul i32 %zext_ln381_178, i32 %sext_ln381_243" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2472 'mul' 'mul_ln381_89' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2473 [1/1] (0.00ns)   --->   "%trunc_ln381_89 = trunc i32 %mul_ln381_89" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2473 'trunc' 'trunc_ln381_89' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2474 [1/1] (0.77ns)   --->   "%icmp_ln381_89 = icmp_ne  i7 %trunc_ln381_89, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2474 'icmp' 'icmp_ln381_89' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2475 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2475 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2476 [1/1] (0.00ns)   --->   "%sext_ln381_246 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2476 'sext' 'sext_ln381_246' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2477 [1/1] (0.00ns)   --->   "%zext_ln381_180 = zext i16 %tmp_197_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2477 'zext' 'zext_ln381_180' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2478 [1/1] (2.38ns)   --->   "%mul_ln381_90 = mul i32 %zext_ln381_180, i32 %sext_ln381_246" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2478 'mul' 'mul_ln381_90' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2479 [1/1] (0.00ns)   --->   "%trunc_ln381_90 = trunc i32 %mul_ln381_90" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2479 'trunc' 'trunc_ln381_90' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2480 [1/1] (0.77ns)   --->   "%icmp_ln381_90 = icmp_ne  i7 %trunc_ln381_90, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2480 'icmp' 'icmp_ln381_90' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2481 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2481 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln381_249 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2482 'sext' 'sext_ln381_249' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2483 [1/1] (0.00ns)   --->   "%zext_ln381_182 = zext i16 %tmp_199_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2483 'zext' 'zext_ln381_182' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2484 [1/1] (2.38ns)   --->   "%mul_ln381_91 = mul i32 %zext_ln381_182, i32 %sext_ln381_249" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2484 'mul' 'mul_ln381_91' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2485 [1/1] (0.00ns)   --->   "%trunc_ln381_91 = trunc i32 %mul_ln381_91" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2485 'trunc' 'trunc_ln381_91' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2486 [1/1] (0.77ns)   --->   "%icmp_ln381_91 = icmp_ne  i7 %trunc_ln381_91, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2486 'icmp' 'icmp_ln381_91' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2487 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2487 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2488 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2488 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2489 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2489 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2490 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2490 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_387)   --->   "%sext_ln372_25 = sext i25 %ps_205" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2491 'sext' 'sext_ln372_25' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_481)   --->   "%xor_ln381_480 = xor i1 %tmp_591, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2492 'xor' 'xor_ln381_480' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2493 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_481 = and i1 %tmp_590, i1 %xor_ln381_480" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2493 'and' 'and_ln381_481' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2494 [1/1] (0.28ns)   --->   "%xor_ln381_481 = xor i1 %tmp_587, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2494 'xor' 'xor_ln381_481' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_482)   --->   "%select_ln381_384 = select i1 %and_ln381_481, i1 %tmp_587, i1 %xor_ln381_481" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2495 'select' 'select_ln381_384' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_484)   --->   "%select_ln381_385 = select i1 %and_ln381_481, i1 %xor_ln381_481, i1 %tmp_587" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2496 'select' 'select_ln381_385' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_484)   --->   "%xor_ln381_482 = xor i1 %tmp_590, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2497 'xor' 'xor_ln381_482' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_484)   --->   "%or_ln381_385 = or i1 %tmp_591, i1 %xor_ln381_482" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2498 'or' 'or_ln381_385' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_482)   --->   "%xor_ln381_483 = xor i1 %select_ln381_384, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2499 'xor' 'xor_ln381_483' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_482)   --->   "%or_ln381_386 = or i1 %tmp_591, i1 %xor_ln381_483" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2500 'or' 'or_ln381_386' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2501 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_482 = and i1 %or_ln381_386, i1 %xor_ln381_481" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2501 'and' 'and_ln381_482' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_484)   --->   "%and_ln381_483 = and i1 %tmp_591, i1 %select_ln381_385" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2502 'and' 'and_ln381_483' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2503 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_484 = xor i1 %and_ln381_483, i1 %or_ln381_385" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2503 'xor' 'xor_ln381_484' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_387)   --->   "%and_ln381_484 = and i1 %xor_ln381_484, i1 %tmp_587" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2504 'and' 'and_ln381_484' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_387)   --->   "%or_ln381_387 = or i1 %and_ln381_482, i1 %and_ln381_484" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2505 'or' 'or_ln381_387' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2506 [1/1] (0.00ns)   --->   "%sext_ln381_265 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2506 'sext' 'sext_ln381_265' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2507 [1/1] (0.00ns)   --->   "%zext_ln381_194 = zext i16 %tmp_211_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2507 'zext' 'zext_ln381_194' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2508 [1/1] (2.38ns)   --->   "%mul_ln381_97 = mul i32 %zext_ln381_194, i32 %sext_ln381_265" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2508 'mul' 'mul_ln381_97' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_387)   --->   "%select_ln381_386 = select i1 %and_ln381_482, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2509 'select' 'select_ln381_386' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2510 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_387 = select i1 %or_ln381_387, i28 %select_ln381_386, i28 %sext_ln372_25" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2510 'select' 'select_ln381_387' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2511 [1/1] (0.00ns)   --->   "%shl_ln381_83 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_387, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2511 'bitconcatenate' 'shl_ln381_83' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2512 [1/1] (0.00ns)   --->   "%sext_ln381_266 = sext i36 %shl_ln381_83" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2512 'sext' 'sext_ln381_266' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln381_267 = sext i32 %mul_ln381_97" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2513 'sext' 'sext_ln381_267' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2514 [1/1] (0.00ns)   --->   "%sext_ln381_524 = sext i32 %mul_ln381_97" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2514 'sext' 'sext_ln381_524' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2515 [1/1] (1.02ns)   --->   "%add_ln381_180 = add i37 %sext_ln381_266, i37 %sext_ln381_267" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2515 'add' 'add_ln381_180' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2516 [1/1] (1.02ns)   --->   "%add_ln381_321 = add i36 %shl_ln381_83, i36 %sext_ln381_524" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2516 'add' 'add_ln381_321' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2517 [1/1] (0.00ns)   --->   "%tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_180, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2517 'bitselect' 'tmp_592' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node ps_207)   --->   "%ps_206 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_321, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2518 'partselect' 'ps_206' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node ps_207)   --->   "%tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_321, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2519 'bitselect' 'tmp_593' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node ps_207)   --->   "%tmp_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_97, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2520 'bitselect' 'tmp_594' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2521 [1/1] (0.00ns)   --->   "%trunc_ln381_97 = trunc i32 %mul_ln381_97" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2521 'trunc' 'trunc_ln381_97' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2522 [1/1] (0.77ns)   --->   "%icmp_ln381_97 = icmp_ne  i7 %trunc_ln381_97, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2522 'icmp' 'icmp_ln381_97' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2523 [1/1] (0.00ns)   --->   "%tmp_595 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_321, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2523 'bitselect' 'tmp_595' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node ps_207)   --->   "%or_ln381_388 = or i1 %tmp_593, i1 %icmp_ln381_97" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2524 'or' 'or_ln381_388' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node ps_207)   --->   "%and_ln381_485 = and i1 %or_ln381_388, i1 %tmp_594" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2525 'and' 'and_ln381_485' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node ps_207)   --->   "%zext_ln381_195 = zext i1 %and_ln381_485" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2526 'zext' 'zext_ln381_195' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2527 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_207 = add i28 %ps_206, i28 %zext_ln381_195" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2527 'add' 'ps_207' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2528 [1/1] (0.00ns)   --->   "%tmp_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_207, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2528 'bitselect' 'tmp_596' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_486)   --->   "%xor_ln381_485 = xor i1 %tmp_596, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2529 'xor' 'xor_ln381_485' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2530 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_486 = and i1 %tmp_595, i1 %xor_ln381_485" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2530 'and' 'and_ln381_486' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2531 [1/1] (0.28ns)   --->   "%xor_ln381_486 = xor i1 %tmp_592, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2531 'xor' 'xor_ln381_486' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_487)   --->   "%select_ln381_388 = select i1 %and_ln381_486, i1 %tmp_592, i1 %xor_ln381_486" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2532 'select' 'select_ln381_388' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_489)   --->   "%select_ln381_389 = select i1 %and_ln381_486, i1 %xor_ln381_486, i1 %tmp_592" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2533 'select' 'select_ln381_389' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_489)   --->   "%xor_ln381_487 = xor i1 %tmp_595, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2534 'xor' 'xor_ln381_487' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_489)   --->   "%or_ln381_389 = or i1 %tmp_596, i1 %xor_ln381_487" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2535 'or' 'or_ln381_389' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_487)   --->   "%xor_ln381_488 = xor i1 %select_ln381_388, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2536 'xor' 'xor_ln381_488' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_487)   --->   "%or_ln381_390 = or i1 %tmp_596, i1 %xor_ln381_488" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2537 'or' 'or_ln381_390' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2538 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_487 = and i1 %or_ln381_390, i1 %xor_ln381_486" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2538 'and' 'and_ln381_487' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_489)   --->   "%and_ln381_488 = and i1 %tmp_596, i1 %select_ln381_389" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2539 'and' 'and_ln381_488' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2540 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_489 = xor i1 %and_ln381_488, i1 %or_ln381_389" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2540 'xor' 'xor_ln381_489' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_391)   --->   "%and_ln381_489 = and i1 %xor_ln381_489, i1 %tmp_592" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2541 'and' 'and_ln381_489' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_391)   --->   "%or_ln381_391 = or i1 %and_ln381_487, i1 %and_ln381_489" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2542 'or' 'or_ln381_391' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2543 [1/1] (0.00ns)   --->   "%sext_ln381_268 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2543 'sext' 'sext_ln381_268' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2544 [1/1] (0.00ns)   --->   "%zext_ln381_196 = zext i16 %tmp_213_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2544 'zext' 'zext_ln381_196' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2545 [1/1] (2.38ns)   --->   "%mul_ln381_98 = mul i32 %zext_ln381_196, i32 %sext_ln381_268" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2545 'mul' 'mul_ln381_98' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_391)   --->   "%select_ln381_390 = select i1 %and_ln381_487, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2546 'select' 'select_ln381_390' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2547 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_391 = select i1 %or_ln381_391, i28 %select_ln381_390, i28 %ps_207" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2547 'select' 'select_ln381_391' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2548 [1/1] (0.00ns)   --->   "%shl_ln381_84 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_391, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2548 'bitconcatenate' 'shl_ln381_84' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2549 [1/1] (0.00ns)   --->   "%sext_ln381_269 = sext i36 %shl_ln381_84" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2549 'sext' 'sext_ln381_269' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln381_270 = sext i32 %mul_ln381_98" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2550 'sext' 'sext_ln381_270' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln381_525 = sext i32 %mul_ln381_98" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2551 'sext' 'sext_ln381_525' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2552 [1/1] (1.02ns)   --->   "%add_ln381_182 = add i37 %sext_ln381_269, i37 %sext_ln381_270" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2552 'add' 'add_ln381_182' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2553 [1/1] (1.02ns)   --->   "%add_ln381_323 = add i36 %shl_ln381_84, i36 %sext_ln381_525" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2553 'add' 'add_ln381_323' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2554 [1/1] (0.00ns)   --->   "%tmp_597 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_182, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2554 'bitselect' 'tmp_597' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node ps_209)   --->   "%ps_208 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_323, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2555 'partselect' 'ps_208' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node ps_209)   --->   "%tmp_598 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_323, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2556 'bitselect' 'tmp_598' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node ps_209)   --->   "%tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_98, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2557 'bitselect' 'tmp_599' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2558 [1/1] (0.00ns)   --->   "%trunc_ln381_98 = trunc i32 %mul_ln381_98" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2558 'trunc' 'trunc_ln381_98' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2559 [1/1] (0.77ns)   --->   "%icmp_ln381_98 = icmp_ne  i7 %trunc_ln381_98, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2559 'icmp' 'icmp_ln381_98' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2560 [1/1] (0.00ns)   --->   "%tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_323, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2560 'bitselect' 'tmp_600' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node ps_209)   --->   "%or_ln381_392 = or i1 %tmp_598, i1 %icmp_ln381_98" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2561 'or' 'or_ln381_392' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node ps_209)   --->   "%and_ln381_490 = and i1 %or_ln381_392, i1 %tmp_599" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2562 'and' 'and_ln381_490' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node ps_209)   --->   "%zext_ln381_197 = zext i1 %and_ln381_490" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2563 'zext' 'zext_ln381_197' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2564 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_209 = add i28 %ps_208, i28 %zext_ln381_197" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2564 'add' 'ps_209' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2565 [1/1] (0.00ns)   --->   "%tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_209, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2565 'bitselect' 'tmp_601' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2566 [1/1] (0.00ns)   --->   "%sext_ln381_286 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2566 'sext' 'sext_ln381_286' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2567 [1/1] (0.00ns)   --->   "%zext_ln381_208 = zext i16 %tmp_225_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2567 'zext' 'zext_ln381_208' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2568 [1/1] (2.38ns)   --->   "%mul_ln381_104 = mul i32 %zext_ln381_208, i32 %sext_ln381_286" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2568 'mul' 'mul_ln381_104' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2569 [1/1] (0.00ns)   --->   "%tmp_629 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_104, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2569 'bitselect' 'tmp_629' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node ps_222)   --->   "%ps_221 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_104, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2570 'partselect' 'ps_221' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node ps_222)   --->   "%sext_ln372_26 = sext i24 %ps_221" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2571 'sext' 'sext_ln372_26' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node ps_222)   --->   "%tmp_630 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_104, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2572 'bitselect' 'tmp_630' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node ps_222)   --->   "%tmp_631 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_104, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2573 'bitselect' 'tmp_631' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2574 [1/1] (0.00ns)   --->   "%trunc_ln381_104 = trunc i32 %mul_ln381_104" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2574 'trunc' 'trunc_ln381_104' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2575 [1/1] (0.77ns)   --->   "%icmp_ln381_104 = icmp_ne  i7 %trunc_ln381_104, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2575 'icmp' 'icmp_ln381_104' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2576 [1/1] (0.00ns)   --->   "%tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_104, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2576 'bitselect' 'tmp_632' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node ps_222)   --->   "%or_ln381_416 = or i1 %tmp_630, i1 %icmp_ln381_104" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2577 'or' 'or_ln381_416' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node ps_222)   --->   "%and_ln381_520 = and i1 %or_ln381_416, i1 %tmp_631" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2578 'and' 'and_ln381_520' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node ps_222)   --->   "%zext_ln381_209 = zext i1 %and_ln381_520" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2579 'zext' 'zext_ln381_209' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2580 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_222 = add i25 %sext_ln372_26, i25 %zext_ln381_209" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2580 'add' 'ps_222' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_419)   --->   "%sext_ln372_27 = sext i25 %ps_222" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2581 'sext' 'sext_ln372_27' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2582 [1/1] (0.00ns)   --->   "%tmp_633 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_222, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2582 'bitselect' 'tmp_633' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_521)   --->   "%xor_ln381_520 = xor i1 %tmp_633, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2583 'xor' 'xor_ln381_520' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2584 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_521 = and i1 %tmp_632, i1 %xor_ln381_520" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2584 'and' 'and_ln381_521' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2585 [1/1] (0.28ns)   --->   "%xor_ln381_521 = xor i1 %tmp_629, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2585 'xor' 'xor_ln381_521' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_522)   --->   "%select_ln381_416 = select i1 %and_ln381_521, i1 %tmp_629, i1 %xor_ln381_521" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2586 'select' 'select_ln381_416' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_524)   --->   "%select_ln381_417 = select i1 %and_ln381_521, i1 %xor_ln381_521, i1 %tmp_629" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2587 'select' 'select_ln381_417' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_524)   --->   "%xor_ln381_522 = xor i1 %tmp_632, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2588 'xor' 'xor_ln381_522' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_524)   --->   "%or_ln381_417 = or i1 %tmp_633, i1 %xor_ln381_522" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2589 'or' 'or_ln381_417' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_522)   --->   "%xor_ln381_523 = xor i1 %select_ln381_416, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2590 'xor' 'xor_ln381_523' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_522)   --->   "%or_ln381_418 = or i1 %tmp_633, i1 %xor_ln381_523" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2591 'or' 'or_ln381_418' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2592 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_522 = and i1 %or_ln381_418, i1 %xor_ln381_521" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2592 'and' 'and_ln381_522' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_524)   --->   "%and_ln381_523 = and i1 %tmp_633, i1 %select_ln381_417" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2593 'and' 'and_ln381_523' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2594 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_524 = xor i1 %and_ln381_523, i1 %or_ln381_417" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2594 'xor' 'xor_ln381_524' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_419)   --->   "%and_ln381_524 = and i1 %xor_ln381_524, i1 %tmp_629" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2595 'and' 'and_ln381_524' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_419)   --->   "%or_ln381_419 = or i1 %and_ln381_522, i1 %and_ln381_524" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2596 'or' 'or_ln381_419' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2597 [1/1] (0.00ns)   --->   "%sext_ln381_287 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2597 'sext' 'sext_ln381_287' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2598 [1/1] (0.00ns)   --->   "%zext_ln381_210 = zext i16 %tmp_227_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2598 'zext' 'zext_ln381_210' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2599 [1/1] (2.38ns)   --->   "%mul_ln381_105 = mul i32 %zext_ln381_210, i32 %sext_ln381_287" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2599 'mul' 'mul_ln381_105' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_419)   --->   "%select_ln381_418 = select i1 %and_ln381_522, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2600 'select' 'select_ln381_418' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2601 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_419 = select i1 %or_ln381_419, i28 %select_ln381_418, i28 %sext_ln372_27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2601 'select' 'select_ln381_419' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2602 [1/1] (0.00ns)   --->   "%shl_ln381_90 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_419, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2602 'bitconcatenate' 'shl_ln381_90' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln381_288 = sext i36 %shl_ln381_90" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2603 'sext' 'sext_ln381_288' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2604 [1/1] (0.00ns)   --->   "%sext_ln381_289 = sext i32 %mul_ln381_105" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2604 'sext' 'sext_ln381_289' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2605 [1/1] (0.00ns)   --->   "%sext_ln381_531 = sext i32 %mul_ln381_105" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2605 'sext' 'sext_ln381_531' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2606 [1/1] (1.02ns)   --->   "%add_ln381_195 = add i37 %sext_ln381_288, i37 %sext_ln381_289" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2606 'add' 'add_ln381_195' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2607 [1/1] (1.02ns)   --->   "%add_ln381_336 = add i36 %shl_ln381_90, i36 %sext_ln381_531" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2607 'add' 'add_ln381_336' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2608 [1/1] (0.00ns)   --->   "%tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_195, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2608 'bitselect' 'tmp_634' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node ps_224)   --->   "%ps_223 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_336, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2609 'partselect' 'ps_223' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node ps_224)   --->   "%tmp_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_336, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2610 'bitselect' 'tmp_635' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node ps_224)   --->   "%tmp_636 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_105, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2611 'bitselect' 'tmp_636' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2612 [1/1] (0.00ns)   --->   "%trunc_ln381_105 = trunc i32 %mul_ln381_105" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2612 'trunc' 'trunc_ln381_105' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2613 [1/1] (0.77ns)   --->   "%icmp_ln381_105 = icmp_ne  i7 %trunc_ln381_105, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2613 'icmp' 'icmp_ln381_105' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2614 [1/1] (0.00ns)   --->   "%tmp_637 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_336, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2614 'bitselect' 'tmp_637' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node ps_224)   --->   "%or_ln381_420 = or i1 %tmp_635, i1 %icmp_ln381_105" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2615 'or' 'or_ln381_420' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2616 [1/1] (0.00ns) (grouped into LUT with out node ps_224)   --->   "%and_ln381_525 = and i1 %or_ln381_420, i1 %tmp_636" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2616 'and' 'and_ln381_525' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node ps_224)   --->   "%zext_ln381_211 = zext i1 %and_ln381_525" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2617 'zext' 'zext_ln381_211' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2618 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_224 = add i28 %ps_223, i28 %zext_ln381_211" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2618 'add' 'ps_224' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2619 [1/1] (0.00ns)   --->   "%tmp_638 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_224, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2619 'bitselect' 'tmp_638' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 2620 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2620 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2621 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2621 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2622 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2622 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2623 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2623 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2624 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2624 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2625 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2625 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2626 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2626 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2627 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2627 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2628 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2628 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2629 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2629 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2630 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2630 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2631 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2631 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2632 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2632 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2633 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2633 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2634 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2634 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2635 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2635 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2636 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2636 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2637 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2637 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2638 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2638 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2639 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2639 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2640 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2640 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2641 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2641 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2642 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2642 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2643 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_8 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2643 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_8' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2644 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2644 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2645 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2645 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2646 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2646 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2647 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2647 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2648 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2648 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2649 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2649 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2650 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2650 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 2651 [1/2] (1.23ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_9 = load i5 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2651 'load' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_9' <Predicate = (!icmp_ln361)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 4 <SV = 3> <Delay = 7.27>
ST_4 : Operation 2652 [1/1] (0.00ns)   --->   "%shl_ln381_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_11, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2652 'bitconcatenate' 'shl_ln381_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln381_8 = sext i36 %shl_ln381_2" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2653 'sext' 'sext_ln381_8' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2654 [1/1] (0.00ns)   --->   "%sext_ln381_9 = sext i32 %mul_ln381_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2654 'sext' 'sext_ln381_9' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln381_442 = sext i32 %mul_ln381_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2655 'sext' 'sext_ln381_442' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2656 [1/1] (1.02ns)   --->   "%add_ln381_4 = add i37 %sext_ln381_8, i37 %sext_ln381_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2656 'add' 'add_ln381_4' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2657 [1/1] (1.02ns)   --->   "%add_ln381_11 = add i36 %shl_ln381_2, i36 %sext_ln381_442" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2657 'add' 'add_ln381_11' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2658 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_4, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2658 'bitselect' 'tmp_98' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node ps_7)   --->   "%ps_6 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_11, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2659 'partselect' 'ps_6' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node ps_7)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_11, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2660 'bitselect' 'tmp_99' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node ps_7)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_3, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2661 'bitselect' 'tmp_100' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2662 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_11, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2662 'bitselect' 'tmp_101' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node ps_7)   --->   "%or_ln381_12 = or i1 %tmp_99, i1 %icmp_ln381_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2663 'or' 'or_ln381_12' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node ps_7)   --->   "%and_ln381_15 = and i1 %or_ln381_12, i1 %tmp_100" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2664 'and' 'and_ln381_15' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node ps_7)   --->   "%zext_ln381_7 = zext i1 %and_ln381_15" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2665 'zext' 'zext_ln381_7' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2666 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_7 = add i28 %ps_6, i28 %zext_ln381_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2666 'add' 'ps_7' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2667 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_7, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2667 'bitselect' 'tmp_102' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_16)   --->   "%xor_ln381_15 = xor i1 %tmp_102, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2668 'xor' 'xor_ln381_15' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2669 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_16 = and i1 %tmp_101, i1 %xor_ln381_15" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2669 'and' 'and_ln381_16' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2670 [1/1] (0.28ns)   --->   "%xor_ln381_16 = xor i1 %tmp_98, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2670 'xor' 'xor_ln381_16' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_17)   --->   "%select_ln381_12 = select i1 %and_ln381_16, i1 %tmp_98, i1 %xor_ln381_16" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2671 'select' 'select_ln381_12' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_19)   --->   "%select_ln381_13 = select i1 %and_ln381_16, i1 %xor_ln381_16, i1 %tmp_98" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2672 'select' 'select_ln381_13' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_19)   --->   "%xor_ln381_17 = xor i1 %tmp_101, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2673 'xor' 'xor_ln381_17' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_19)   --->   "%or_ln381_13 = or i1 %tmp_102, i1 %xor_ln381_17" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2674 'or' 'or_ln381_13' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_17)   --->   "%xor_ln381_18 = xor i1 %select_ln381_12, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2675 'xor' 'xor_ln381_18' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_17)   --->   "%or_ln381_14 = or i1 %tmp_102, i1 %xor_ln381_18" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2676 'or' 'or_ln381_14' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2677 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_17 = and i1 %or_ln381_14, i1 %xor_ln381_16" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2677 'and' 'and_ln381_17' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_19)   --->   "%and_ln381_18 = and i1 %tmp_102, i1 %select_ln381_13" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2678 'and' 'and_ln381_18' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2679 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_19 = xor i1 %and_ln381_18, i1 %or_ln381_13" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2679 'xor' 'xor_ln381_19' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_15)   --->   "%and_ln381_19 = and i1 %xor_ln381_19, i1 %tmp_98" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2680 'and' 'and_ln381_19' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_15)   --->   "%or_ln381_15 = or i1 %and_ln381_17, i1 %and_ln381_19" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2681 'or' 'or_ln381_15' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_15)   --->   "%select_ln381_14 = select i1 %and_ln381_17, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2682 'select' 'select_ln381_14' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2683 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_15 = select i1 %or_ln381_15, i28 %select_ln381_14, i28 %ps_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2683 'select' 'select_ln381_15' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2684 [1/1] (0.00ns)   --->   "%shl_ln381_3 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_15, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2684 'bitconcatenate' 'shl_ln381_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln381_11 = sext i36 %shl_ln381_3" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2685 'sext' 'sext_ln381_11' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2686 [1/1] (0.00ns)   --->   "%sext_ln381_12 = sext i32 %mul_ln381_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2686 'sext' 'sext_ln381_12' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln381_443 = sext i32 %mul_ln381_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2687 'sext' 'sext_ln381_443' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2688 [1/1] (1.02ns)   --->   "%add_ln381_6 = add i37 %sext_ln381_11, i37 %sext_ln381_12" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2688 'add' 'add_ln381_6' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2689 [1/1] (1.02ns)   --->   "%add_ln381_14 = add i36 %shl_ln381_3, i36 %sext_ln381_443" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2689 'add' 'add_ln381_14' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2690 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_6, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2690 'bitselect' 'tmp_103' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node ps_9)   --->   "%ps_8 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_14, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2691 'partselect' 'ps_8' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node ps_9)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_14, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2692 'bitselect' 'tmp_104' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node ps_9)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_4, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2693 'bitselect' 'tmp_105' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2694 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_14, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2694 'bitselect' 'tmp_106' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node ps_9)   --->   "%or_ln381_16 = or i1 %tmp_104, i1 %icmp_ln381_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2695 'or' 'or_ln381_16' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node ps_9)   --->   "%and_ln381_20 = and i1 %or_ln381_16, i1 %tmp_105" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2696 'and' 'and_ln381_20' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node ps_9)   --->   "%zext_ln381_9 = zext i1 %and_ln381_20" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2697 'zext' 'zext_ln381_9' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2698 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_9 = add i28 %ps_8, i28 %zext_ln381_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2698 'add' 'ps_9' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2699 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_9, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2699 'bitselect' 'tmp_107' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_21)   --->   "%xor_ln381_20 = xor i1 %tmp_107, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2700 'xor' 'xor_ln381_20' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2701 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_21 = and i1 %tmp_106, i1 %xor_ln381_20" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2701 'and' 'and_ln381_21' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2702 [1/1] (0.28ns)   --->   "%xor_ln381_21 = xor i1 %tmp_103, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2702 'xor' 'xor_ln381_21' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_22)   --->   "%select_ln381_16 = select i1 %and_ln381_21, i1 %tmp_103, i1 %xor_ln381_21" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2703 'select' 'select_ln381_16' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_24)   --->   "%select_ln381_17 = select i1 %and_ln381_21, i1 %xor_ln381_21, i1 %tmp_103" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2704 'select' 'select_ln381_17' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_24)   --->   "%xor_ln381_22 = xor i1 %tmp_106, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2705 'xor' 'xor_ln381_22' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_24)   --->   "%or_ln381_17 = or i1 %tmp_107, i1 %xor_ln381_22" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2706 'or' 'or_ln381_17' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_22)   --->   "%xor_ln381_23 = xor i1 %select_ln381_16, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2707 'xor' 'xor_ln381_23' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_22)   --->   "%or_ln381_18 = or i1 %tmp_107, i1 %xor_ln381_23" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2708 'or' 'or_ln381_18' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2709 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_22 = and i1 %or_ln381_18, i1 %xor_ln381_21" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2709 'and' 'and_ln381_22' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_24)   --->   "%and_ln381_23 = and i1 %tmp_107, i1 %select_ln381_17" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2710 'and' 'and_ln381_23' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2711 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_24 = xor i1 %and_ln381_23, i1 %or_ln381_17" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2711 'xor' 'xor_ln381_24' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_19)   --->   "%and_ln381_24 = and i1 %xor_ln381_24, i1 %tmp_103" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2712 'and' 'and_ln381_24' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_19)   --->   "%or_ln381_19 = or i1 %and_ln381_22, i1 %and_ln381_24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2713 'or' 'or_ln381_19' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_19)   --->   "%select_ln381_18 = select i1 %and_ln381_22, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2714 'select' 'select_ln381_18' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2715 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_19 = select i1 %or_ln381_19, i28 %select_ln381_18, i28 %ps_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2715 'select' 'select_ln381_19' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2716 [1/1] (0.00ns)   --->   "%shl_ln381_9 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_43, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2716 'bitconcatenate' 'shl_ln381_9' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln381_30 = sext i36 %shl_ln381_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2717 'sext' 'sext_ln381_30' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln381_31 = sext i32 %mul_ln381_11" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2718 'sext' 'sext_ln381_31' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2719 [1/1] (0.00ns)   --->   "%sext_ln381_449 = sext i32 %mul_ln381_11" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2719 'sext' 'sext_ln381_449' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2720 [1/1] (1.02ns)   --->   "%add_ln381_19 = add i37 %sext_ln381_30, i37 %sext_ln381_31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2720 'add' 'add_ln381_19' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2721 [1/1] (1.02ns)   --->   "%add_ln381_39 = add i36 %shl_ln381_9, i36 %sext_ln381_449" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2721 'add' 'add_ln381_39' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2722 [1/1] (0.00ns)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_19, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2722 'bitselect' 'tmp_140' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node ps_24)   --->   "%ps_23 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_39, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2723 'partselect' 'ps_23' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2724 [1/1] (0.00ns) (grouped into LUT with out node ps_24)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_39, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2724 'bitselect' 'tmp_141' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node ps_24)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_11, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2725 'bitselect' 'tmp_142' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2726 [1/1] (0.00ns)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_39, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2726 'bitselect' 'tmp_143' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node ps_24)   --->   "%or_ln381_44 = or i1 %tmp_141, i1 %icmp_ln381_11" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2727 'or' 'or_ln381_44' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node ps_24)   --->   "%and_ln381_55 = and i1 %or_ln381_44, i1 %tmp_142" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2728 'and' 'and_ln381_55' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node ps_24)   --->   "%zext_ln381_23 = zext i1 %and_ln381_55" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2729 'zext' 'zext_ln381_23' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2730 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_24 = add i28 %ps_23, i28 %zext_ln381_23" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2730 'add' 'ps_24' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2731 [1/1] (0.00ns)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_24, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2731 'bitselect' 'tmp_144' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_56)   --->   "%xor_ln381_55 = xor i1 %tmp_144, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2732 'xor' 'xor_ln381_55' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2733 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_56 = and i1 %tmp_143, i1 %xor_ln381_55" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2733 'and' 'and_ln381_56' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2734 [1/1] (0.28ns)   --->   "%xor_ln381_56 = xor i1 %tmp_140, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2734 'xor' 'xor_ln381_56' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_57)   --->   "%select_ln381_44 = select i1 %and_ln381_56, i1 %tmp_140, i1 %xor_ln381_56" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2735 'select' 'select_ln381_44' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_59)   --->   "%select_ln381_45 = select i1 %and_ln381_56, i1 %xor_ln381_56, i1 %tmp_140" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2736 'select' 'select_ln381_45' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_59)   --->   "%xor_ln381_57 = xor i1 %tmp_143, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2737 'xor' 'xor_ln381_57' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_59)   --->   "%or_ln381_45 = or i1 %tmp_144, i1 %xor_ln381_57" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2738 'or' 'or_ln381_45' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_57)   --->   "%xor_ln381_58 = xor i1 %select_ln381_44, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2739 'xor' 'xor_ln381_58' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_57)   --->   "%or_ln381_46 = or i1 %tmp_144, i1 %xor_ln381_58" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2740 'or' 'or_ln381_46' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2741 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_57 = and i1 %or_ln381_46, i1 %xor_ln381_56" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2741 'and' 'and_ln381_57' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_59)   --->   "%and_ln381_58 = and i1 %tmp_144, i1 %select_ln381_45" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2742 'and' 'and_ln381_58' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2743 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_59 = xor i1 %and_ln381_58, i1 %or_ln381_45" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2743 'xor' 'xor_ln381_59' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_47)   --->   "%and_ln381_59 = and i1 %xor_ln381_59, i1 %tmp_140" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2744 'and' 'and_ln381_59' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_47)   --->   "%or_ln381_47 = or i1 %and_ln381_57, i1 %and_ln381_59" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2745 'or' 'or_ln381_47' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_47)   --->   "%select_ln381_46 = select i1 %and_ln381_57, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2746 'select' 'select_ln381_46' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2747 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_47 = select i1 %or_ln381_47, i28 %select_ln381_46, i28 %ps_24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2747 'select' 'select_ln381_47' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2748 [1/1] (0.00ns)   --->   "%shl_ln381_s = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_47, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2748 'bitconcatenate' 'shl_ln381_s' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2749 [1/1] (0.00ns)   --->   "%sext_ln381_33 = sext i36 %shl_ln381_s" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2749 'sext' 'sext_ln381_33' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2750 [1/1] (0.00ns)   --->   "%sext_ln381_34 = sext i32 %mul_ln381_12" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2750 'sext' 'sext_ln381_34' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2751 [1/1] (0.00ns)   --->   "%sext_ln381_450 = sext i32 %mul_ln381_12" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2751 'sext' 'sext_ln381_450' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2752 [1/1] (1.02ns)   --->   "%add_ln381_21 = add i37 %sext_ln381_33, i37 %sext_ln381_34" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2752 'add' 'add_ln381_21' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2753 [1/1] (1.02ns)   --->   "%add_ln381_43 = add i36 %shl_ln381_s, i36 %sext_ln381_450" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2753 'add' 'add_ln381_43' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2754 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_21, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2754 'bitselect' 'tmp_145' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node ps_26)   --->   "%ps_25 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_43, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2755 'partselect' 'ps_25' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node ps_26)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_43, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2756 'bitselect' 'tmp_146' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node ps_26)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_12, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2757 'bitselect' 'tmp_147' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2758 [1/1] (0.00ns)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_43, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2758 'bitselect' 'tmp_148' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node ps_26)   --->   "%or_ln381_48 = or i1 %tmp_146, i1 %icmp_ln381_12" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2759 'or' 'or_ln381_48' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node ps_26)   --->   "%and_ln381_60 = and i1 %or_ln381_48, i1 %tmp_147" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2760 'and' 'and_ln381_60' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node ps_26)   --->   "%zext_ln381_25 = zext i1 %and_ln381_60" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2761 'zext' 'zext_ln381_25' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2762 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_26 = add i28 %ps_25, i28 %zext_ln381_25" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2762 'add' 'ps_26' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2763 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_26, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2763 'bitselect' 'tmp_149' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_61)   --->   "%xor_ln381_60 = xor i1 %tmp_149, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2764 'xor' 'xor_ln381_60' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2765 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_61 = and i1 %tmp_148, i1 %xor_ln381_60" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2765 'and' 'and_ln381_61' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2766 [1/1] (0.28ns)   --->   "%xor_ln381_61 = xor i1 %tmp_145, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2766 'xor' 'xor_ln381_61' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_62)   --->   "%select_ln381_48 = select i1 %and_ln381_61, i1 %tmp_145, i1 %xor_ln381_61" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2767 'select' 'select_ln381_48' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_64)   --->   "%select_ln381_49 = select i1 %and_ln381_61, i1 %xor_ln381_61, i1 %tmp_145" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2768 'select' 'select_ln381_49' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_64)   --->   "%xor_ln381_62 = xor i1 %tmp_148, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2769 'xor' 'xor_ln381_62' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_64)   --->   "%or_ln381_49 = or i1 %tmp_149, i1 %xor_ln381_62" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2770 'or' 'or_ln381_49' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_62)   --->   "%xor_ln381_63 = xor i1 %select_ln381_48, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2771 'xor' 'xor_ln381_63' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_62)   --->   "%or_ln381_50 = or i1 %tmp_149, i1 %xor_ln381_63" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2772 'or' 'or_ln381_50' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2773 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_62 = and i1 %or_ln381_50, i1 %xor_ln381_61" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2773 'and' 'and_ln381_62' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_64)   --->   "%and_ln381_63 = and i1 %tmp_149, i1 %select_ln381_49" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2774 'and' 'and_ln381_63' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2775 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_64 = xor i1 %and_ln381_63, i1 %or_ln381_49" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2775 'xor' 'xor_ln381_64' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_51)   --->   "%and_ln381_64 = and i1 %xor_ln381_64, i1 %tmp_145" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2776 'and' 'and_ln381_64' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_51)   --->   "%or_ln381_51 = or i1 %and_ln381_62, i1 %and_ln381_64" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2777 'or' 'or_ln381_51' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_51)   --->   "%select_ln381_50 = select i1 %and_ln381_62, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2778 'select' 'select_ln381_50' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2779 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_51 = select i1 %or_ln381_51, i28 %select_ln381_50, i28 %ps_26" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2779 'select' 'select_ln381_51' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_67)   --->   "%sext_ln372_5 = sext i25 %ps_35" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2780 'sext' 'sext_ln372_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_81)   --->   "%xor_ln381_80 = xor i1 %tmp_171, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2781 'xor' 'xor_ln381_80' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2782 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_81 = and i1 %tmp_170, i1 %xor_ln381_80" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2782 'and' 'and_ln381_81' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2783 [1/1] (0.28ns)   --->   "%xor_ln381_81 = xor i1 %tmp_167, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2783 'xor' 'xor_ln381_81' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_82)   --->   "%select_ln381_64 = select i1 %and_ln381_81, i1 %tmp_167, i1 %xor_ln381_81" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2784 'select' 'select_ln381_64' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_84)   --->   "%select_ln381_65 = select i1 %and_ln381_81, i1 %xor_ln381_81, i1 %tmp_167" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2785 'select' 'select_ln381_65' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_84)   --->   "%xor_ln381_82 = xor i1 %tmp_170, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2786 'xor' 'xor_ln381_82' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_84)   --->   "%or_ln381_65 = or i1 %tmp_171, i1 %xor_ln381_82" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2787 'or' 'or_ln381_65' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_82)   --->   "%xor_ln381_83 = xor i1 %select_ln381_64, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2788 'xor' 'xor_ln381_83' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_82)   --->   "%or_ln381_66 = or i1 %tmp_171, i1 %xor_ln381_83" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2789 'or' 'or_ln381_66' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2790 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_82 = and i1 %or_ln381_66, i1 %xor_ln381_81" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2790 'and' 'and_ln381_82' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_84)   --->   "%and_ln381_83 = and i1 %tmp_171, i1 %select_ln381_65" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2791 'and' 'and_ln381_83' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2792 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_84 = xor i1 %and_ln381_83, i1 %or_ln381_65" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2792 'xor' 'xor_ln381_84' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_67)   --->   "%and_ln381_84 = and i1 %xor_ln381_84, i1 %tmp_167" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2793 'and' 'and_ln381_84' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_67)   --->   "%or_ln381_67 = or i1 %and_ln381_82, i1 %and_ln381_84" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2794 'or' 'or_ln381_67' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_67)   --->   "%select_ln381_66 = select i1 %and_ln381_82, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2795 'select' 'select_ln381_66' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2796 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_67 = select i1 %or_ln381_67, i28 %select_ln381_66, i28 %sext_ln372_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2796 'select' 'select_ln381_67' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2797 [1/1] (0.00ns)   --->   "%shl_ln381_13 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_67, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2797 'bitconcatenate' 'shl_ln381_13' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2798 [1/1] (0.00ns)   --->   "%sext_ln381_46 = sext i36 %shl_ln381_13" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2798 'sext' 'sext_ln381_46' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2799 [1/1] (0.00ns)   --->   "%sext_ln381_47 = sext i32 %mul_ln381_17" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2799 'sext' 'sext_ln381_47' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln381_454 = sext i32 %mul_ln381_17" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2800 'sext' 'sext_ln381_454' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2801 [1/1] (1.02ns)   --->   "%add_ln381_30 = add i37 %sext_ln381_46, i37 %sext_ln381_47" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2801 'add' 'add_ln381_30' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2802 [1/1] (1.02ns)   --->   "%add_ln381_59 = add i36 %shl_ln381_13, i36 %sext_ln381_454" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2802 'add' 'add_ln381_59' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2803 [1/1] (0.00ns)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_30, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2803 'bitselect' 'tmp_172' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node ps_37)   --->   "%ps_36 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_59, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2804 'partselect' 'ps_36' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node ps_37)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_59, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2805 'bitselect' 'tmp_173' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node ps_37)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_17, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2806 'bitselect' 'tmp_174' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2807 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_59, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2807 'bitselect' 'tmp_175' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node ps_37)   --->   "%or_ln381_68 = or i1 %tmp_173, i1 %icmp_ln381_17" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2808 'or' 'or_ln381_68' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node ps_37)   --->   "%and_ln381_85 = and i1 %or_ln381_68, i1 %tmp_174" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2809 'and' 'and_ln381_85' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node ps_37)   --->   "%zext_ln381_35 = zext i1 %and_ln381_85" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2810 'zext' 'zext_ln381_35' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2811 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_37 = add i28 %ps_36, i28 %zext_ln381_35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2811 'add' 'ps_37' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2812 [1/1] (0.00ns)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_37, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2812 'bitselect' 'tmp_176' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_86)   --->   "%xor_ln381_85 = xor i1 %tmp_176, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2813 'xor' 'xor_ln381_85' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2814 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_86 = and i1 %tmp_175, i1 %xor_ln381_85" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2814 'and' 'and_ln381_86' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2815 [1/1] (0.28ns)   --->   "%xor_ln381_86 = xor i1 %tmp_172, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2815 'xor' 'xor_ln381_86' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_87)   --->   "%select_ln381_68 = select i1 %and_ln381_86, i1 %tmp_172, i1 %xor_ln381_86" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2816 'select' 'select_ln381_68' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_89)   --->   "%select_ln381_69 = select i1 %and_ln381_86, i1 %xor_ln381_86, i1 %tmp_172" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2817 'select' 'select_ln381_69' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_89)   --->   "%xor_ln381_87 = xor i1 %tmp_175, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2818 'xor' 'xor_ln381_87' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_89)   --->   "%or_ln381_69 = or i1 %tmp_176, i1 %xor_ln381_87" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2819 'or' 'or_ln381_69' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_87)   --->   "%xor_ln381_88 = xor i1 %select_ln381_68, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2820 'xor' 'xor_ln381_88' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_87)   --->   "%or_ln381_70 = or i1 %tmp_176, i1 %xor_ln381_88" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2821 'or' 'or_ln381_70' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2822 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_87 = and i1 %or_ln381_70, i1 %xor_ln381_86" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2822 'and' 'and_ln381_87' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_89)   --->   "%and_ln381_88 = and i1 %tmp_176, i1 %select_ln381_69" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2823 'and' 'and_ln381_88' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2824 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_89 = xor i1 %and_ln381_88, i1 %or_ln381_69" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2824 'xor' 'xor_ln381_89' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_71)   --->   "%and_ln381_89 = and i1 %xor_ln381_89, i1 %tmp_172" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2825 'and' 'and_ln381_89' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_71)   --->   "%or_ln381_71 = or i1 %and_ln381_87, i1 %and_ln381_89" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2826 'or' 'or_ln381_71' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_71)   --->   "%select_ln381_70 = select i1 %and_ln381_87, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2827 'select' 'select_ln381_70' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2828 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_71 = select i1 %or_ln381_71, i28 %select_ln381_70, i28 %ps_37" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2828 'select' 'select_ln381_71' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2829 [1/1] (0.00ns)   --->   "%shl_ln381_14 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_71, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2829 'bitconcatenate' 'shl_ln381_14' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2830 [1/1] (0.00ns)   --->   "%sext_ln381_49 = sext i36 %shl_ln381_14" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2830 'sext' 'sext_ln381_49' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2831 [1/1] (0.00ns)   --->   "%sext_ln381_50 = sext i32 %mul_ln381_18" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2831 'sext' 'sext_ln381_50' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2832 [1/1] (0.00ns)   --->   "%sext_ln381_455 = sext i32 %mul_ln381_18" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2832 'sext' 'sext_ln381_455' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2833 [1/1] (1.02ns)   --->   "%add_ln381_32 = add i37 %sext_ln381_49, i37 %sext_ln381_50" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2833 'add' 'add_ln381_32' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2834 [1/1] (1.02ns)   --->   "%add_ln381_63 = add i36 %shl_ln381_14, i36 %sext_ln381_455" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2834 'add' 'add_ln381_63' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2835 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_32, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2835 'bitselect' 'tmp_177' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node ps_39)   --->   "%ps_38 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_63, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2836 'partselect' 'ps_38' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node ps_39)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_63, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2837 'bitselect' 'tmp_178' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node ps_39)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_18, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2838 'bitselect' 'tmp_179' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2839 [1/1] (0.00ns)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_63, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2839 'bitselect' 'tmp_180' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2840 [1/1] (0.00ns) (grouped into LUT with out node ps_39)   --->   "%or_ln381_72 = or i1 %tmp_178, i1 %icmp_ln381_18" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2840 'or' 'or_ln381_72' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node ps_39)   --->   "%and_ln381_90 = and i1 %or_ln381_72, i1 %tmp_179" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2841 'and' 'and_ln381_90' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node ps_39)   --->   "%zext_ln381_37 = zext i1 %and_ln381_90" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2842 'zext' 'zext_ln381_37' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2843 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_39 = add i28 %ps_38, i28 %zext_ln381_37" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2843 'add' 'ps_39' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2844 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_39, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2844 'bitselect' 'tmp_181' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_91)   --->   "%xor_ln381_90 = xor i1 %tmp_181, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2845 'xor' 'xor_ln381_90' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2846 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_91 = and i1 %tmp_180, i1 %xor_ln381_90" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2846 'and' 'and_ln381_91' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2847 [1/1] (0.28ns)   --->   "%xor_ln381_91 = xor i1 %tmp_177, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2847 'xor' 'xor_ln381_91' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_92)   --->   "%select_ln381_72 = select i1 %and_ln381_91, i1 %tmp_177, i1 %xor_ln381_91" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2848 'select' 'select_ln381_72' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2849 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_94)   --->   "%select_ln381_73 = select i1 %and_ln381_91, i1 %xor_ln381_91, i1 %tmp_177" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2849 'select' 'select_ln381_73' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_94)   --->   "%xor_ln381_92 = xor i1 %tmp_180, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2850 'xor' 'xor_ln381_92' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_94)   --->   "%or_ln381_73 = or i1 %tmp_181, i1 %xor_ln381_92" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2851 'or' 'or_ln381_73' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_92)   --->   "%xor_ln381_93 = xor i1 %select_ln381_72, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2852 'xor' 'xor_ln381_93' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2853 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_92)   --->   "%or_ln381_74 = or i1 %tmp_181, i1 %xor_ln381_93" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2853 'or' 'or_ln381_74' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2854 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_92 = and i1 %or_ln381_74, i1 %xor_ln381_91" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2854 'and' 'and_ln381_92' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_94)   --->   "%and_ln381_93 = and i1 %tmp_181, i1 %select_ln381_73" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2855 'and' 'and_ln381_93' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2856 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_94 = xor i1 %and_ln381_93, i1 %or_ln381_73" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2856 'xor' 'xor_ln381_94' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_75)   --->   "%and_ln381_94 = and i1 %xor_ln381_94, i1 %tmp_177" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2857 'and' 'and_ln381_94' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_75)   --->   "%or_ln381_75 = or i1 %and_ln381_92, i1 %and_ln381_94" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2858 'or' 'or_ln381_75' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_75)   --->   "%select_ln381_74 = select i1 %and_ln381_92, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2859 'select' 'select_ln381_74' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2860 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_75 = select i1 %or_ln381_75, i28 %select_ln381_74, i28 %ps_39" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2860 'select' 'select_ln381_75' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_99)   --->   "%sext_ln372_7 = sext i25 %ps_52" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2861 'sext' 'sext_ln372_7' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_121)   --->   "%xor_ln381_120 = xor i1 %tmp_213, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2862 'xor' 'xor_ln381_120' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2863 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_121 = and i1 %tmp_212, i1 %xor_ln381_120" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2863 'and' 'and_ln381_121' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2864 [1/1] (0.28ns)   --->   "%xor_ln381_121 = xor i1 %tmp_209, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2864 'xor' 'xor_ln381_121' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_122)   --->   "%select_ln381_96 = select i1 %and_ln381_121, i1 %tmp_209, i1 %xor_ln381_121" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2865 'select' 'select_ln381_96' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_124)   --->   "%select_ln381_97 = select i1 %and_ln381_121, i1 %xor_ln381_121, i1 %tmp_209" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2866 'select' 'select_ln381_97' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_124)   --->   "%xor_ln381_122 = xor i1 %tmp_212, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2867 'xor' 'xor_ln381_122' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_124)   --->   "%or_ln381_97 = or i1 %tmp_213, i1 %xor_ln381_122" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2868 'or' 'or_ln381_97' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_122)   --->   "%xor_ln381_123 = xor i1 %select_ln381_96, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2869 'xor' 'xor_ln381_123' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2870 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_122)   --->   "%or_ln381_98 = or i1 %tmp_213, i1 %xor_ln381_123" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2870 'or' 'or_ln381_98' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2871 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_122 = and i1 %or_ln381_98, i1 %xor_ln381_121" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2871 'and' 'and_ln381_122' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2872 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_124)   --->   "%and_ln381_123 = and i1 %tmp_213, i1 %select_ln381_97" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2872 'and' 'and_ln381_123' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2873 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_124 = xor i1 %and_ln381_123, i1 %or_ln381_97" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2873 'xor' 'xor_ln381_124' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_99)   --->   "%and_ln381_124 = and i1 %xor_ln381_124, i1 %tmp_209" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2874 'and' 'and_ln381_124' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_99)   --->   "%or_ln381_99 = or i1 %and_ln381_122, i1 %and_ln381_124" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2875 'or' 'or_ln381_99' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_99)   --->   "%select_ln381_98 = select i1 %and_ln381_122, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2876 'select' 'select_ln381_98' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2877 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_99 = select i1 %or_ln381_99, i28 %select_ln381_98, i28 %sext_ln372_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2877 'select' 'select_ln381_99' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2878 [1/1] (0.00ns)   --->   "%shl_ln381_20 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_99, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2878 'bitconcatenate' 'shl_ln381_20' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2879 [1/1] (0.00ns)   --->   "%sext_ln381_68 = sext i36 %shl_ln381_20" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2879 'sext' 'sext_ln381_68' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2880 [1/1] (0.00ns)   --->   "%sext_ln381_69 = sext i32 %mul_ln381_25" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2880 'sext' 'sext_ln381_69' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2881 [1/1] (0.00ns)   --->   "%sext_ln381_461 = sext i32 %mul_ln381_25" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2881 'sext' 'sext_ln381_461' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2882 [1/1] (1.02ns)   --->   "%add_ln381_45 = add i37 %sext_ln381_68, i37 %sext_ln381_69" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2882 'add' 'add_ln381_45' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2883 [1/1] (1.02ns)   --->   "%add_ln381_88 = add i36 %shl_ln381_20, i36 %sext_ln381_461" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2883 'add' 'add_ln381_88' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2884 [1/1] (0.00ns)   --->   "%tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_45, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2884 'bitselect' 'tmp_214' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node ps_54)   --->   "%ps_53 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_88, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2885 'partselect' 'ps_53' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node ps_54)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_88, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2886 'bitselect' 'tmp_215' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node ps_54)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_25, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2887 'bitselect' 'tmp_216' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2888 [1/1] (0.00ns)   --->   "%tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_88, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2888 'bitselect' 'tmp_217' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2889 [1/1] (0.00ns) (grouped into LUT with out node ps_54)   --->   "%or_ln381_100 = or i1 %tmp_215, i1 %icmp_ln381_25" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2889 'or' 'or_ln381_100' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node ps_54)   --->   "%and_ln381_125 = and i1 %or_ln381_100, i1 %tmp_216" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2890 'and' 'and_ln381_125' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node ps_54)   --->   "%zext_ln381_51 = zext i1 %and_ln381_125" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2891 'zext' 'zext_ln381_51' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2892 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_54 = add i28 %ps_53, i28 %zext_ln381_51" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2892 'add' 'ps_54' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2893 [1/1] (0.00ns)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_54, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2893 'bitselect' 'tmp_218' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_126)   --->   "%xor_ln381_125 = xor i1 %tmp_218, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2894 'xor' 'xor_ln381_125' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2895 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_126 = and i1 %tmp_217, i1 %xor_ln381_125" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2895 'and' 'and_ln381_126' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2896 [1/1] (0.28ns)   --->   "%xor_ln381_126 = xor i1 %tmp_214, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2896 'xor' 'xor_ln381_126' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_127)   --->   "%select_ln381_100 = select i1 %and_ln381_126, i1 %tmp_214, i1 %xor_ln381_126" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2897 'select' 'select_ln381_100' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_129)   --->   "%select_ln381_101 = select i1 %and_ln381_126, i1 %xor_ln381_126, i1 %tmp_214" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2898 'select' 'select_ln381_101' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_129)   --->   "%xor_ln381_127 = xor i1 %tmp_217, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2899 'xor' 'xor_ln381_127' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_129)   --->   "%or_ln381_101 = or i1 %tmp_218, i1 %xor_ln381_127" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2900 'or' 'or_ln381_101' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_127)   --->   "%xor_ln381_128 = xor i1 %select_ln381_100, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2901 'xor' 'xor_ln381_128' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_127)   --->   "%or_ln381_102 = or i1 %tmp_218, i1 %xor_ln381_128" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2902 'or' 'or_ln381_102' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2903 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_127 = and i1 %or_ln381_102, i1 %xor_ln381_126" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2903 'and' 'and_ln381_127' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_129)   --->   "%and_ln381_128 = and i1 %tmp_218, i1 %select_ln381_101" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2904 'and' 'and_ln381_128' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2905 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_129 = xor i1 %and_ln381_128, i1 %or_ln381_101" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2905 'xor' 'xor_ln381_129' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2906 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_103)   --->   "%and_ln381_129 = and i1 %xor_ln381_129, i1 %tmp_214" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2906 'and' 'and_ln381_129' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_103)   --->   "%or_ln381_103 = or i1 %and_ln381_127, i1 %and_ln381_129" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2907 'or' 'or_ln381_103' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_103)   --->   "%select_ln381_102 = select i1 %and_ln381_127, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2908 'select' 'select_ln381_102' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2909 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_103 = select i1 %or_ln381_103, i28 %select_ln381_102, i28 %ps_54" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2909 'select' 'select_ln381_103' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2910 [1/1] (0.00ns)   --->   "%shl_ln381_21 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_103, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2910 'bitconcatenate' 'shl_ln381_21' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln381_71 = sext i36 %shl_ln381_21" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2911 'sext' 'sext_ln381_71' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2912 [1/1] (0.00ns)   --->   "%sext_ln381_72 = sext i32 %mul_ln381_26" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2912 'sext' 'sext_ln381_72' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2913 [1/1] (0.00ns)   --->   "%sext_ln381_462 = sext i32 %mul_ln381_26" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2913 'sext' 'sext_ln381_462' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2914 [1/1] (1.02ns)   --->   "%add_ln381_47 = add i37 %sext_ln381_71, i37 %sext_ln381_72" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2914 'add' 'add_ln381_47' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2915 [1/1] (1.02ns)   --->   "%add_ln381_91 = add i36 %shl_ln381_21, i36 %sext_ln381_462" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2915 'add' 'add_ln381_91' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2916 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_47, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2916 'bitselect' 'tmp_219' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node ps_56)   --->   "%ps_55 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_91, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2917 'partselect' 'ps_55' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node ps_56)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_91, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2918 'bitselect' 'tmp_220' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node ps_56)   --->   "%tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_26, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2919 'bitselect' 'tmp_221' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2920 [1/1] (0.00ns)   --->   "%tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_91, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2920 'bitselect' 'tmp_222' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node ps_56)   --->   "%or_ln381_104 = or i1 %tmp_220, i1 %icmp_ln381_26" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2921 'or' 'or_ln381_104' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2922 [1/1] (0.00ns) (grouped into LUT with out node ps_56)   --->   "%and_ln381_130 = and i1 %or_ln381_104, i1 %tmp_221" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2922 'and' 'and_ln381_130' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node ps_56)   --->   "%zext_ln381_53 = zext i1 %and_ln381_130" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2923 'zext' 'zext_ln381_53' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2924 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_56 = add i28 %ps_55, i28 %zext_ln381_53" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2924 'add' 'ps_56' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2925 [1/1] (0.00ns)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_56, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2925 'bitselect' 'tmp_223' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_131)   --->   "%xor_ln381_130 = xor i1 %tmp_223, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2926 'xor' 'xor_ln381_130' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2927 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_131 = and i1 %tmp_222, i1 %xor_ln381_130" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2927 'and' 'and_ln381_131' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2928 [1/1] (0.28ns)   --->   "%xor_ln381_131 = xor i1 %tmp_219, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2928 'xor' 'xor_ln381_131' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_132)   --->   "%select_ln381_104 = select i1 %and_ln381_131, i1 %tmp_219, i1 %xor_ln381_131" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2929 'select' 'select_ln381_104' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_134)   --->   "%select_ln381_105 = select i1 %and_ln381_131, i1 %xor_ln381_131, i1 %tmp_219" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2930 'select' 'select_ln381_105' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_134)   --->   "%xor_ln381_132 = xor i1 %tmp_222, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2931 'xor' 'xor_ln381_132' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_134)   --->   "%or_ln381_105 = or i1 %tmp_223, i1 %xor_ln381_132" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2932 'or' 'or_ln381_105' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_132)   --->   "%xor_ln381_133 = xor i1 %select_ln381_104, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2933 'xor' 'xor_ln381_133' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_132)   --->   "%or_ln381_106 = or i1 %tmp_223, i1 %xor_ln381_133" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2934 'or' 'or_ln381_106' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2935 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_132 = and i1 %or_ln381_106, i1 %xor_ln381_131" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2935 'and' 'and_ln381_132' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_134)   --->   "%and_ln381_133 = and i1 %tmp_223, i1 %select_ln381_105" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2936 'and' 'and_ln381_133' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2937 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_134 = xor i1 %and_ln381_133, i1 %or_ln381_105" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2937 'xor' 'xor_ln381_134' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_107)   --->   "%and_ln381_134 = and i1 %xor_ln381_134, i1 %tmp_219" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2938 'and' 'and_ln381_134' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_107)   --->   "%or_ln381_107 = or i1 %and_ln381_132, i1 %and_ln381_134" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2939 'or' 'or_ln381_107' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_107)   --->   "%select_ln381_106 = select i1 %and_ln381_132, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2940 'select' 'select_ln381_106' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2941 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_107 = select i1 %or_ln381_107, i28 %select_ln381_106, i28 %ps_56" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2941 'select' 'select_ln381_107' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2942 [1/1] (0.00ns)   --->   "%shl_ln381_29 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_139, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2942 'bitconcatenate' 'shl_ln381_29' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2943 [1/1] (0.00ns)   --->   "%sext_ln381_96 = sext i36 %shl_ln381_29" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2943 'sext' 'sext_ln381_96' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2944 [1/1] (0.00ns)   --->   "%sext_ln381_97 = sext i32 %mul_ln381_35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2944 'sext' 'sext_ln381_97' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln381_470 = sext i32 %mul_ln381_35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2945 'sext' 'sext_ln381_470' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2946 [1/1] (1.02ns)   --->   "%add_ln381_64 = add i37 %sext_ln381_96, i37 %sext_ln381_97" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2946 'add' 'add_ln381_64' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2947 [1/1] (1.02ns)   --->   "%add_ln381_123 = add i36 %shl_ln381_29, i36 %sext_ln381_470" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2947 'add' 'add_ln381_123' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2948 [1/1] (0.00ns)   --->   "%tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_64, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2948 'bitselect' 'tmp_266' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node ps_75)   --->   "%ps_74 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_123, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2949 'partselect' 'ps_74' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node ps_75)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_123, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2950 'bitselect' 'tmp_267' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node ps_75)   --->   "%tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_35, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2951 'bitselect' 'tmp_268' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2952 [1/1] (0.00ns)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_123, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2952 'bitselect' 'tmp_269' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node ps_75)   --->   "%or_ln381_140 = or i1 %tmp_267, i1 %icmp_ln381_35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2953 'or' 'or_ln381_140' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node ps_75)   --->   "%and_ln381_175 = and i1 %or_ln381_140, i1 %tmp_268" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2954 'and' 'and_ln381_175' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node ps_75)   --->   "%zext_ln381_71 = zext i1 %and_ln381_175" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2955 'zext' 'zext_ln381_71' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2956 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_75 = add i28 %ps_74, i28 %zext_ln381_71" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2956 'add' 'ps_75' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2957 [1/1] (0.00ns)   --->   "%tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_75, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2957 'bitselect' 'tmp_270' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_176)   --->   "%xor_ln381_175 = xor i1 %tmp_270, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2958 'xor' 'xor_ln381_175' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2959 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_176 = and i1 %tmp_269, i1 %xor_ln381_175" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2959 'and' 'and_ln381_176' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2960 [1/1] (0.28ns)   --->   "%xor_ln381_176 = xor i1 %tmp_266, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2960 'xor' 'xor_ln381_176' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_177)   --->   "%select_ln381_140 = select i1 %and_ln381_176, i1 %tmp_266, i1 %xor_ln381_176" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2961 'select' 'select_ln381_140' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_179)   --->   "%select_ln381_141 = select i1 %and_ln381_176, i1 %xor_ln381_176, i1 %tmp_266" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2962 'select' 'select_ln381_141' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_179)   --->   "%xor_ln381_177 = xor i1 %tmp_269, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2963 'xor' 'xor_ln381_177' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_179)   --->   "%or_ln381_141 = or i1 %tmp_270, i1 %xor_ln381_177" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2964 'or' 'or_ln381_141' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2965 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_177)   --->   "%xor_ln381_178 = xor i1 %select_ln381_140, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2965 'xor' 'xor_ln381_178' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_177)   --->   "%or_ln381_142 = or i1 %tmp_270, i1 %xor_ln381_178" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2966 'or' 'or_ln381_142' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2967 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_177 = and i1 %or_ln381_142, i1 %xor_ln381_176" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2967 'and' 'and_ln381_177' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_179)   --->   "%and_ln381_178 = and i1 %tmp_270, i1 %select_ln381_141" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2968 'and' 'and_ln381_178' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2969 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_179 = xor i1 %and_ln381_178, i1 %or_ln381_141" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2969 'xor' 'xor_ln381_179' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_143)   --->   "%and_ln381_179 = and i1 %xor_ln381_179, i1 %tmp_266" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2970 'and' 'and_ln381_179' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_143)   --->   "%or_ln381_143 = or i1 %and_ln381_177, i1 %and_ln381_179" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2971 'or' 'or_ln381_143' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_143)   --->   "%select_ln381_142 = select i1 %and_ln381_177, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2972 'select' 'select_ln381_142' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2973 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_143 = select i1 %or_ln381_143, i28 %select_ln381_142, i28 %ps_75" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2973 'select' 'select_ln381_143' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2974 [1/1] (0.00ns)   --->   "%shl_ln381_30 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_143, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2974 'bitconcatenate' 'shl_ln381_30' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2975 [1/1] (0.00ns)   --->   "%sext_ln381_99 = sext i36 %shl_ln381_30" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2975 'sext' 'sext_ln381_99' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2976 [1/1] (0.00ns)   --->   "%sext_ln381_100 = sext i32 %mul_ln381_36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2976 'sext' 'sext_ln381_100' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2977 [1/1] (0.00ns)   --->   "%sext_ln381_471 = sext i32 %mul_ln381_36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2977 'sext' 'sext_ln381_471' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2978 [1/1] (1.02ns)   --->   "%add_ln381_66 = add i37 %sext_ln381_99, i37 %sext_ln381_100" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2978 'add' 'add_ln381_66' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2979 [1/1] (1.02ns)   --->   "%add_ln381_127 = add i36 %shl_ln381_30, i36 %sext_ln381_471" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2979 'add' 'add_ln381_127' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2980 [1/1] (0.00ns)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_66, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2980 'bitselect' 'tmp_271' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2981 [1/1] (0.00ns) (grouped into LUT with out node ps_77)   --->   "%ps_76 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_127, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2981 'partselect' 'ps_76' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node ps_77)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_127, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2982 'bitselect' 'tmp_272' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node ps_77)   --->   "%tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_36, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2983 'bitselect' 'tmp_273' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2984 [1/1] (0.00ns)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_127, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2984 'bitselect' 'tmp_274' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2985 [1/1] (0.00ns) (grouped into LUT with out node ps_77)   --->   "%or_ln381_144 = or i1 %tmp_272, i1 %icmp_ln381_36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2985 'or' 'or_ln381_144' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2986 [1/1] (0.00ns) (grouped into LUT with out node ps_77)   --->   "%and_ln381_180 = and i1 %or_ln381_144, i1 %tmp_273" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2986 'and' 'and_ln381_180' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node ps_77)   --->   "%zext_ln381_73 = zext i1 %and_ln381_180" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2987 'zext' 'zext_ln381_73' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2988 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_77 = add i28 %ps_76, i28 %zext_ln381_73" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2988 'add' 'ps_77' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2989 [1/1] (0.00ns)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_77, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2989 'bitselect' 'tmp_275' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_181)   --->   "%xor_ln381_180 = xor i1 %tmp_275, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2990 'xor' 'xor_ln381_180' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2991 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_181 = and i1 %tmp_274, i1 %xor_ln381_180" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2991 'and' 'and_ln381_181' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2992 [1/1] (0.28ns)   --->   "%xor_ln381_181 = xor i1 %tmp_271, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2992 'xor' 'xor_ln381_181' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2993 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_182)   --->   "%select_ln381_144 = select i1 %and_ln381_181, i1 %tmp_271, i1 %xor_ln381_181" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2993 'select' 'select_ln381_144' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_184)   --->   "%select_ln381_145 = select i1 %and_ln381_181, i1 %xor_ln381_181, i1 %tmp_271" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2994 'select' 'select_ln381_145' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_184)   --->   "%xor_ln381_182 = xor i1 %tmp_274, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2995 'xor' 'xor_ln381_182' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_184)   --->   "%or_ln381_145 = or i1 %tmp_275, i1 %xor_ln381_182" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2996 'or' 'or_ln381_145' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2997 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_182)   --->   "%xor_ln381_183 = xor i1 %select_ln381_144, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2997 'xor' 'xor_ln381_183' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2998 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_182)   --->   "%or_ln381_146 = or i1 %tmp_275, i1 %xor_ln381_183" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2998 'or' 'or_ln381_146' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2999 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_182 = and i1 %or_ln381_146, i1 %xor_ln381_181" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 2999 'and' 'and_ln381_182' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_184)   --->   "%and_ln381_183 = and i1 %tmp_275, i1 %select_ln381_145" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3000 'and' 'and_ln381_183' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3001 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_184 = xor i1 %and_ln381_183, i1 %or_ln381_145" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3001 'xor' 'xor_ln381_184' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_147)   --->   "%and_ln381_184 = and i1 %xor_ln381_184, i1 %tmp_271" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3002 'and' 'and_ln381_184' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3003 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_147)   --->   "%or_ln381_147 = or i1 %and_ln381_182, i1 %and_ln381_184" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3003 'or' 'or_ln381_147' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_147)   --->   "%select_ln381_146 = select i1 %and_ln381_182, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3004 'select' 'select_ln381_146' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3005 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_147 = select i1 %or_ln381_147, i28 %select_ln381_146, i28 %ps_77" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3005 'select' 'select_ln381_147' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3006 [1/1] (0.00ns)   --->   "%sext_ln381_107 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3006 'sext' 'sext_ln381_107' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3007 [1/1] (0.00ns)   --->   "%zext_ln381_78 = zext i16 %tmp_95_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3007 'zext' 'zext_ln381_78' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3008 [1/1] (2.38ns)   --->   "%mul_ln381_39 = mul i32 %zext_ln381_78, i32 %sext_ln381_107" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3008 'mul' 'mul_ln381_39' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3009 [1/1] (0.00ns)   --->   "%trunc_ln381_39 = trunc i32 %mul_ln381_39" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3009 'trunc' 'trunc_ln381_39' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3010 [1/1] (0.77ns)   --->   "%icmp_ln381_39 = icmp_ne  i7 %trunc_ln381_39, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3010 'icmp' 'icmp_ln381_39' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3011 [1/1] (0.00ns)   --->   "%shl_ln381_36 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_171, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3011 'bitconcatenate' 'shl_ln381_36' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3012 [1/1] (0.00ns)   --->   "%sext_ln381_118 = sext i36 %shl_ln381_36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3012 'sext' 'sext_ln381_118' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3013 [1/1] (0.00ns)   --->   "%sext_ln381_119 = sext i32 %mul_ln381_43" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3013 'sext' 'sext_ln381_119' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3014 [1/1] (0.00ns)   --->   "%sext_ln381_477 = sext i32 %mul_ln381_43" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3014 'sext' 'sext_ln381_477' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3015 [1/1] (1.02ns)   --->   "%add_ln381_79 = add i37 %sext_ln381_118, i37 %sext_ln381_119" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3015 'add' 'add_ln381_79' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3016 [1/1] (1.02ns)   --->   "%add_ln381_151 = add i36 %shl_ln381_36, i36 %sext_ln381_477" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3016 'add' 'add_ln381_151' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3017 [1/1] (0.00ns)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_79, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3017 'bitselect' 'tmp_308' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3018 [1/1] (0.00ns) (grouped into LUT with out node ps_92)   --->   "%ps_91 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_151, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3018 'partselect' 'ps_91' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3019 [1/1] (0.00ns) (grouped into LUT with out node ps_92)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_151, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3019 'bitselect' 'tmp_309' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node ps_92)   --->   "%tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_43, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3020 'bitselect' 'tmp_310' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3021 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_151, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3021 'bitselect' 'tmp_311' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node ps_92)   --->   "%or_ln381_172 = or i1 %tmp_309, i1 %icmp_ln381_43" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3022 'or' 'or_ln381_172' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node ps_92)   --->   "%and_ln381_215 = and i1 %or_ln381_172, i1 %tmp_310" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3023 'and' 'and_ln381_215' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node ps_92)   --->   "%zext_ln381_87 = zext i1 %and_ln381_215" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3024 'zext' 'zext_ln381_87' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3025 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_92 = add i28 %ps_91, i28 %zext_ln381_87" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3025 'add' 'ps_92' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3026 [1/1] (0.00ns)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_92, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3026 'bitselect' 'tmp_312' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_216)   --->   "%xor_ln381_215 = xor i1 %tmp_312, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3027 'xor' 'xor_ln381_215' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3028 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_216 = and i1 %tmp_311, i1 %xor_ln381_215" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3028 'and' 'and_ln381_216' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3029 [1/1] (0.28ns)   --->   "%xor_ln381_216 = xor i1 %tmp_308, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3029 'xor' 'xor_ln381_216' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_217)   --->   "%select_ln381_172 = select i1 %and_ln381_216, i1 %tmp_308, i1 %xor_ln381_216" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3030 'select' 'select_ln381_172' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_219)   --->   "%select_ln381_173 = select i1 %and_ln381_216, i1 %xor_ln381_216, i1 %tmp_308" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3031 'select' 'select_ln381_173' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_219)   --->   "%xor_ln381_217 = xor i1 %tmp_311, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3032 'xor' 'xor_ln381_217' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_219)   --->   "%or_ln381_173 = or i1 %tmp_312, i1 %xor_ln381_217" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3033 'or' 'or_ln381_173' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3034 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_217)   --->   "%xor_ln381_218 = xor i1 %select_ln381_172, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3034 'xor' 'xor_ln381_218' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_217)   --->   "%or_ln381_174 = or i1 %tmp_312, i1 %xor_ln381_218" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3035 'or' 'or_ln381_174' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3036 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_217 = and i1 %or_ln381_174, i1 %xor_ln381_216" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3036 'and' 'and_ln381_217' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_219)   --->   "%and_ln381_218 = and i1 %tmp_312, i1 %select_ln381_173" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3037 'and' 'and_ln381_218' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3038 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_219 = xor i1 %and_ln381_218, i1 %or_ln381_173" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3038 'xor' 'xor_ln381_219' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_175)   --->   "%and_ln381_219 = and i1 %xor_ln381_219, i1 %tmp_308" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3039 'and' 'and_ln381_219' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_175)   --->   "%or_ln381_175 = or i1 %and_ln381_217, i1 %and_ln381_219" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3040 'or' 'or_ln381_175' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_175)   --->   "%select_ln381_174 = select i1 %and_ln381_217, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3041 'select' 'select_ln381_174' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3042 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_175 = select i1 %or_ln381_175, i28 %select_ln381_174, i28 %ps_92" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3042 'select' 'select_ln381_175' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3043 [1/1] (0.00ns)   --->   "%shl_ln381_37 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_175, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3043 'bitconcatenate' 'shl_ln381_37' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3044 [1/1] (0.00ns)   --->   "%sext_ln381_121 = sext i36 %shl_ln381_37" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3044 'sext' 'sext_ln381_121' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3045 [1/1] (0.00ns)   --->   "%sext_ln381_122 = sext i32 %mul_ln381_44" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3045 'sext' 'sext_ln381_122' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln381_478 = sext i32 %mul_ln381_44" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3046 'sext' 'sext_ln381_478' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3047 [1/1] (1.02ns)   --->   "%add_ln381_81 = add i37 %sext_ln381_121, i37 %sext_ln381_122" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3047 'add' 'add_ln381_81' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3048 [1/1] (1.02ns)   --->   "%add_ln381_155 = add i36 %shl_ln381_37, i36 %sext_ln381_478" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3048 'add' 'add_ln381_155' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3049 [1/1] (0.00ns)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_81, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3049 'bitselect' 'tmp_313' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node ps_94)   --->   "%ps_93 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_155, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3050 'partselect' 'ps_93' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node ps_94)   --->   "%tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_155, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3051 'bitselect' 'tmp_314' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node ps_94)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_44, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3052 'bitselect' 'tmp_315' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3053 [1/1] (0.00ns)   --->   "%tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_155, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3053 'bitselect' 'tmp_316' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node ps_94)   --->   "%or_ln381_176 = or i1 %tmp_314, i1 %icmp_ln381_44" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3054 'or' 'or_ln381_176' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node ps_94)   --->   "%and_ln381_220 = and i1 %or_ln381_176, i1 %tmp_315" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3055 'and' 'and_ln381_220' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3056 [1/1] (0.00ns) (grouped into LUT with out node ps_94)   --->   "%zext_ln381_89 = zext i1 %and_ln381_220" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3056 'zext' 'zext_ln381_89' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3057 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_94 = add i28 %ps_93, i28 %zext_ln381_89" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3057 'add' 'ps_94' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3058 [1/1] (0.00ns)   --->   "%tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_94, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3058 'bitselect' 'tmp_317' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3059 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_221)   --->   "%xor_ln381_220 = xor i1 %tmp_317, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3059 'xor' 'xor_ln381_220' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3060 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_221 = and i1 %tmp_316, i1 %xor_ln381_220" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3060 'and' 'and_ln381_221' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3061 [1/1] (0.28ns)   --->   "%xor_ln381_221 = xor i1 %tmp_313, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3061 'xor' 'xor_ln381_221' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3062 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_222)   --->   "%select_ln381_176 = select i1 %and_ln381_221, i1 %tmp_313, i1 %xor_ln381_221" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3062 'select' 'select_ln381_176' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_224)   --->   "%select_ln381_177 = select i1 %and_ln381_221, i1 %xor_ln381_221, i1 %tmp_313" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3063 'select' 'select_ln381_177' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3064 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_224)   --->   "%xor_ln381_222 = xor i1 %tmp_316, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3064 'xor' 'xor_ln381_222' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_224)   --->   "%or_ln381_177 = or i1 %tmp_317, i1 %xor_ln381_222" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3065 'or' 'or_ln381_177' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3066 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_222)   --->   "%xor_ln381_223 = xor i1 %select_ln381_176, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3066 'xor' 'xor_ln381_223' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_222)   --->   "%or_ln381_178 = or i1 %tmp_317, i1 %xor_ln381_223" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3067 'or' 'or_ln381_178' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3068 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_222 = and i1 %or_ln381_178, i1 %xor_ln381_221" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3068 'and' 'and_ln381_222' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_224)   --->   "%and_ln381_223 = and i1 %tmp_317, i1 %select_ln381_177" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3069 'and' 'and_ln381_223' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3070 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_224 = xor i1 %and_ln381_223, i1 %or_ln381_177" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3070 'xor' 'xor_ln381_224' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_179)   --->   "%and_ln381_224 = and i1 %xor_ln381_224, i1 %tmp_313" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3071 'and' 'and_ln381_224' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3072 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_179)   --->   "%or_ln381_179 = or i1 %and_ln381_222, i1 %and_ln381_224" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3072 'or' 'or_ln381_179' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_179)   --->   "%select_ln381_178 = select i1 %and_ln381_222, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3073 'select' 'select_ln381_178' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3074 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_179 = select i1 %or_ln381_179, i28 %select_ln381_178, i28 %ps_94" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3074 'select' 'select_ln381_179' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3075 [1/1] (0.00ns)   --->   "%sext_ln381_126 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3075 'sext' 'sext_ln381_126' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3076 [1/1] (0.00ns)   --->   "%zext_ln381_92 = zext i16 %tmp_109_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3076 'zext' 'zext_ln381_92' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3077 [1/1] (2.38ns)   --->   "%mul_ln381_46 = mul i32 %zext_ln381_92, i32 %sext_ln381_126" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3077 'mul' 'mul_ln381_46' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3078 [1/1] (0.00ns)   --->   "%trunc_ln381_46 = trunc i32 %mul_ln381_46" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3078 'trunc' 'trunc_ln381_46' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3079 [1/1] (0.77ns)   --->   "%icmp_ln381_46 = icmp_ne  i7 %trunc_ln381_46, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3079 'icmp' 'icmp_ln381_46' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3080 [1/1] (0.00ns)   --->   "%sext_ln381_129 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3080 'sext' 'sext_ln381_129' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3081 [1/1] (0.00ns)   --->   "%zext_ln381_94 = zext i16 %tmp_111_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3081 'zext' 'zext_ln381_94' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3082 [1/1] (2.38ns)   --->   "%mul_ln381_47 = mul i32 %zext_ln381_94, i32 %sext_ln381_129" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3082 'mul' 'mul_ln381_47' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3083 [1/1] (0.00ns)   --->   "%trunc_ln381_47 = trunc i32 %mul_ln381_47" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3083 'trunc' 'trunc_ln381_47' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3084 [1/1] (0.77ns)   --->   "%icmp_ln381_47 = icmp_ne  i7 %trunc_ln381_47, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3084 'icmp' 'icmp_ln381_47' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_195)   --->   "%sext_ln372_13 = sext i25 %ps_103" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3085 'sext' 'sext_ln372_13' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3086 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_241)   --->   "%xor_ln381_240 = xor i1 %tmp_339, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3086 'xor' 'xor_ln381_240' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3087 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_241 = and i1 %tmp_338, i1 %xor_ln381_240" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3087 'and' 'and_ln381_241' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3088 [1/1] (0.28ns)   --->   "%xor_ln381_241 = xor i1 %tmp_335, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3088 'xor' 'xor_ln381_241' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_242)   --->   "%select_ln381_192 = select i1 %and_ln381_241, i1 %tmp_335, i1 %xor_ln381_241" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3089 'select' 'select_ln381_192' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_244)   --->   "%select_ln381_193 = select i1 %and_ln381_241, i1 %xor_ln381_241, i1 %tmp_335" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3090 'select' 'select_ln381_193' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_244)   --->   "%xor_ln381_242 = xor i1 %tmp_338, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3091 'xor' 'xor_ln381_242' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_244)   --->   "%or_ln381_193 = or i1 %tmp_339, i1 %xor_ln381_242" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3092 'or' 'or_ln381_193' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_242)   --->   "%xor_ln381_243 = xor i1 %select_ln381_192, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3093 'xor' 'xor_ln381_243' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_242)   --->   "%or_ln381_194 = or i1 %tmp_339, i1 %xor_ln381_243" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3094 'or' 'or_ln381_194' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3095 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_242 = and i1 %or_ln381_194, i1 %xor_ln381_241" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3095 'and' 'and_ln381_242' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_244)   --->   "%and_ln381_243 = and i1 %tmp_339, i1 %select_ln381_193" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3096 'and' 'and_ln381_243' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3097 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_244 = xor i1 %and_ln381_243, i1 %or_ln381_193" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3097 'xor' 'xor_ln381_244' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_195)   --->   "%and_ln381_244 = and i1 %xor_ln381_244, i1 %tmp_335" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3098 'and' 'and_ln381_244' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3099 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_195)   --->   "%or_ln381_195 = or i1 %and_ln381_242, i1 %and_ln381_244" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3099 'or' 'or_ln381_195' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_195)   --->   "%select_ln381_194 = select i1 %and_ln381_242, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3100 'select' 'select_ln381_194' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3101 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_195 = select i1 %or_ln381_195, i28 %select_ln381_194, i28 %sext_ln372_13" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3101 'select' 'select_ln381_195' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3102 [1/1] (0.00ns)   --->   "%shl_ln381_41 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_195, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3102 'bitconcatenate' 'shl_ln381_41' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3103 [1/1] (0.00ns)   --->   "%sext_ln381_134 = sext i36 %shl_ln381_41" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3103 'sext' 'sext_ln381_134' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3104 [1/1] (0.00ns)   --->   "%sext_ln381_135 = sext i32 %mul_ln381_49" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3104 'sext' 'sext_ln381_135' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3105 [1/1] (0.00ns)   --->   "%sext_ln381_482 = sext i32 %mul_ln381_49" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3105 'sext' 'sext_ln381_482' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3106 [1/1] (1.02ns)   --->   "%add_ln381_90 = add i37 %sext_ln381_134, i37 %sext_ln381_135" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3106 'add' 'add_ln381_90' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3107 [1/1] (1.02ns)   --->   "%add_ln381_172 = add i36 %shl_ln381_41, i36 %sext_ln381_482" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3107 'add' 'add_ln381_172' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3108 [1/1] (0.00ns)   --->   "%tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_90, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3108 'bitselect' 'tmp_340' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node ps_105)   --->   "%ps_104 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_172, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3109 'partselect' 'ps_104' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3110 [1/1] (0.00ns) (grouped into LUT with out node ps_105)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_172, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3110 'bitselect' 'tmp_341' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3111 [1/1] (0.00ns) (grouped into LUT with out node ps_105)   --->   "%tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_49, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3111 'bitselect' 'tmp_342' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3112 [1/1] (0.00ns)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_172, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3112 'bitselect' 'tmp_343' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node ps_105)   --->   "%or_ln381_196 = or i1 %tmp_341, i1 %icmp_ln381_49" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3113 'or' 'or_ln381_196' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node ps_105)   --->   "%and_ln381_245 = and i1 %or_ln381_196, i1 %tmp_342" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3114 'and' 'and_ln381_245' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node ps_105)   --->   "%zext_ln381_99 = zext i1 %and_ln381_245" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3115 'zext' 'zext_ln381_99' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3116 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_105 = add i28 %ps_104, i28 %zext_ln381_99" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3116 'add' 'ps_105' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3117 [1/1] (0.00ns)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_105, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3117 'bitselect' 'tmp_344' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_246)   --->   "%xor_ln381_245 = xor i1 %tmp_344, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3118 'xor' 'xor_ln381_245' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3119 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_246 = and i1 %tmp_343, i1 %xor_ln381_245" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3119 'and' 'and_ln381_246' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3120 [1/1] (0.28ns)   --->   "%xor_ln381_246 = xor i1 %tmp_340, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3120 'xor' 'xor_ln381_246' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3121 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_247)   --->   "%select_ln381_196 = select i1 %and_ln381_246, i1 %tmp_340, i1 %xor_ln381_246" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3121 'select' 'select_ln381_196' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_249)   --->   "%select_ln381_197 = select i1 %and_ln381_246, i1 %xor_ln381_246, i1 %tmp_340" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3122 'select' 'select_ln381_197' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_249)   --->   "%xor_ln381_247 = xor i1 %tmp_343, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3123 'xor' 'xor_ln381_247' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_249)   --->   "%or_ln381_197 = or i1 %tmp_344, i1 %xor_ln381_247" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3124 'or' 'or_ln381_197' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_247)   --->   "%xor_ln381_248 = xor i1 %select_ln381_196, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3125 'xor' 'xor_ln381_248' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3126 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_247)   --->   "%or_ln381_198 = or i1 %tmp_344, i1 %xor_ln381_248" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3126 'or' 'or_ln381_198' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3127 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_247 = and i1 %or_ln381_198, i1 %xor_ln381_246" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3127 'and' 'and_ln381_247' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_249)   --->   "%and_ln381_248 = and i1 %tmp_344, i1 %select_ln381_197" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3128 'and' 'and_ln381_248' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3129 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_249 = xor i1 %and_ln381_248, i1 %or_ln381_197" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3129 'xor' 'xor_ln381_249' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_199)   --->   "%and_ln381_249 = and i1 %xor_ln381_249, i1 %tmp_340" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3130 'and' 'and_ln381_249' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3131 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_199)   --->   "%or_ln381_199 = or i1 %and_ln381_247, i1 %and_ln381_249" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3131 'or' 'or_ln381_199' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_199)   --->   "%select_ln381_198 = select i1 %and_ln381_247, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3132 'select' 'select_ln381_198' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3133 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_199 = select i1 %or_ln381_199, i28 %select_ln381_198, i28 %ps_105" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3133 'select' 'select_ln381_199' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3134 [1/1] (0.00ns)   --->   "%shl_ln381_42 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_199, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3134 'bitconcatenate' 'shl_ln381_42' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3135 [1/1] (0.00ns)   --->   "%sext_ln381_137 = sext i36 %shl_ln381_42" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3135 'sext' 'sext_ln381_137' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3136 [1/1] (0.00ns)   --->   "%sext_ln381_138 = sext i32 %mul_ln381_50" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3136 'sext' 'sext_ln381_138' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3137 [1/1] (0.00ns)   --->   "%sext_ln381_483 = sext i32 %mul_ln381_50" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3137 'sext' 'sext_ln381_483' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3138 [1/1] (1.02ns)   --->   "%add_ln381_92 = add i37 %sext_ln381_137, i37 %sext_ln381_138" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3138 'add' 'add_ln381_92' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3139 [1/1] (1.02ns)   --->   "%add_ln381_176 = add i36 %shl_ln381_42, i36 %sext_ln381_483" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3139 'add' 'add_ln381_176' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3140 [1/1] (0.00ns)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_92, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3140 'bitselect' 'tmp_345' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node ps_107)   --->   "%ps_106 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_176, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3141 'partselect' 'ps_106' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node ps_107)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_176, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3142 'bitselect' 'tmp_346' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3143 [1/1] (0.00ns) (grouped into LUT with out node ps_107)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_50, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3143 'bitselect' 'tmp_347' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3144 [1/1] (0.00ns)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_176, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3144 'bitselect' 'tmp_348' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3145 [1/1] (0.00ns) (grouped into LUT with out node ps_107)   --->   "%or_ln381_200 = or i1 %tmp_346, i1 %icmp_ln381_50" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3145 'or' 'or_ln381_200' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3146 [1/1] (0.00ns) (grouped into LUT with out node ps_107)   --->   "%and_ln381_250 = and i1 %or_ln381_200, i1 %tmp_347" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3146 'and' 'and_ln381_250' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node ps_107)   --->   "%zext_ln381_101 = zext i1 %and_ln381_250" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3147 'zext' 'zext_ln381_101' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3148 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_107 = add i28 %ps_106, i28 %zext_ln381_101" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3148 'add' 'ps_107' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3149 [1/1] (0.00ns)   --->   "%tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_107, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3149 'bitselect' 'tmp_349' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3150 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_251)   --->   "%xor_ln381_250 = xor i1 %tmp_349, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3150 'xor' 'xor_ln381_250' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3151 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_251 = and i1 %tmp_348, i1 %xor_ln381_250" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3151 'and' 'and_ln381_251' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3152 [1/1] (0.28ns)   --->   "%xor_ln381_251 = xor i1 %tmp_345, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3152 'xor' 'xor_ln381_251' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_252)   --->   "%select_ln381_200 = select i1 %and_ln381_251, i1 %tmp_345, i1 %xor_ln381_251" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3153 'select' 'select_ln381_200' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_254)   --->   "%select_ln381_201 = select i1 %and_ln381_251, i1 %xor_ln381_251, i1 %tmp_345" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3154 'select' 'select_ln381_201' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_254)   --->   "%xor_ln381_252 = xor i1 %tmp_348, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3155 'xor' 'xor_ln381_252' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_254)   --->   "%or_ln381_201 = or i1 %tmp_349, i1 %xor_ln381_252" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3156 'or' 'or_ln381_201' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3157 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_252)   --->   "%xor_ln381_253 = xor i1 %select_ln381_200, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3157 'xor' 'xor_ln381_253' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_252)   --->   "%or_ln381_202 = or i1 %tmp_349, i1 %xor_ln381_253" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3158 'or' 'or_ln381_202' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3159 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_252 = and i1 %or_ln381_202, i1 %xor_ln381_251" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3159 'and' 'and_ln381_252' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_254)   --->   "%and_ln381_253 = and i1 %tmp_349, i1 %select_ln381_201" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3160 'and' 'and_ln381_253' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3161 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_254 = xor i1 %and_ln381_253, i1 %or_ln381_201" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3161 'xor' 'xor_ln381_254' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3162 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_203)   --->   "%and_ln381_254 = and i1 %xor_ln381_254, i1 %tmp_345" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3162 'and' 'and_ln381_254' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_203)   --->   "%or_ln381_203 = or i1 %and_ln381_252, i1 %and_ln381_254" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3163 'or' 'or_ln381_203' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_203)   --->   "%select_ln381_202 = select i1 %and_ln381_252, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3164 'select' 'select_ln381_202' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3165 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_203 = select i1 %or_ln381_203, i28 %select_ln381_202, i28 %ps_107" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3165 'select' 'select_ln381_203' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3166 [1/1] (0.00ns)   --->   "%sext_ln381_148 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3166 'sext' 'sext_ln381_148' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3167 [1/1] (0.00ns)   --->   "%zext_ln381_108 = zext i16 %tmp_125_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3167 'zext' 'zext_ln381_108' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3168 [1/1] (2.38ns)   --->   "%mul_ln381_54 = mul i32 %zext_ln381_108, i32 %sext_ln381_148" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3168 'mul' 'mul_ln381_54' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3169 [1/1] (0.00ns)   --->   "%trunc_ln381_54 = trunc i32 %mul_ln381_54" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3169 'trunc' 'trunc_ln381_54' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3170 [1/1] (0.77ns)   --->   "%icmp_ln381_54 = icmp_ne  i7 %trunc_ln381_54, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3170 'icmp' 'icmp_ln381_54' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3171 [1/1] (0.00ns)   --->   "%sext_ln381_151 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3171 'sext' 'sext_ln381_151' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3172 [1/1] (0.00ns)   --->   "%zext_ln381_110 = zext i16 %tmp_127_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3172 'zext' 'zext_ln381_110' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3173 [1/1] (2.38ns)   --->   "%mul_ln381_55 = mul i32 %zext_ln381_110, i32 %sext_ln381_151" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3173 'mul' 'mul_ln381_55' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3174 [1/1] (0.00ns)   --->   "%trunc_ln381_55 = trunc i32 %mul_ln381_55" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3174 'trunc' 'trunc_ln381_55' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3175 [1/1] (0.77ns)   --->   "%icmp_ln381_55 = icmp_ne  i7 %trunc_ln381_55, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3175 'icmp' 'icmp_ln381_55' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_227)   --->   "%sext_ln372_15 = sext i25 %ps_120" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3176 'sext' 'sext_ln372_15' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_281)   --->   "%xor_ln381_280 = xor i1 %tmp_381, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3177 'xor' 'xor_ln381_280' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3178 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_281 = and i1 %tmp_380, i1 %xor_ln381_280" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3178 'and' 'and_ln381_281' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3179 [1/1] (0.28ns)   --->   "%xor_ln381_281 = xor i1 %tmp_377, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3179 'xor' 'xor_ln381_281' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_282)   --->   "%select_ln381_224 = select i1 %and_ln381_281, i1 %tmp_377, i1 %xor_ln381_281" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3180 'select' 'select_ln381_224' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_284)   --->   "%select_ln381_225 = select i1 %and_ln381_281, i1 %xor_ln381_281, i1 %tmp_377" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3181 'select' 'select_ln381_225' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_284)   --->   "%xor_ln381_282 = xor i1 %tmp_380, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3182 'xor' 'xor_ln381_282' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_284)   --->   "%or_ln381_225 = or i1 %tmp_381, i1 %xor_ln381_282" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3183 'or' 'or_ln381_225' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_282)   --->   "%xor_ln381_283 = xor i1 %select_ln381_224, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3184 'xor' 'xor_ln381_283' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_282)   --->   "%or_ln381_226 = or i1 %tmp_381, i1 %xor_ln381_283" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3185 'or' 'or_ln381_226' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3186 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_282 = and i1 %or_ln381_226, i1 %xor_ln381_281" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3186 'and' 'and_ln381_282' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_284)   --->   "%and_ln381_283 = and i1 %tmp_381, i1 %select_ln381_225" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3187 'and' 'and_ln381_283' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3188 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_284 = xor i1 %and_ln381_283, i1 %or_ln381_225" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3188 'xor' 'xor_ln381_284' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_227)   --->   "%and_ln381_284 = and i1 %xor_ln381_284, i1 %tmp_377" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3189 'and' 'and_ln381_284' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_227)   --->   "%or_ln381_227 = or i1 %and_ln381_282, i1 %and_ln381_284" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3190 'or' 'or_ln381_227' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_227)   --->   "%select_ln381_226 = select i1 %and_ln381_282, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3191 'select' 'select_ln381_226' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3192 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_227 = select i1 %or_ln381_227, i28 %select_ln381_226, i28 %sext_ln372_15" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3192 'select' 'select_ln381_227' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3193 [1/1] (0.00ns)   --->   "%shl_ln381_48 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_227, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3193 'bitconcatenate' 'shl_ln381_48' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln381_156 = sext i36 %shl_ln381_48" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3194 'sext' 'sext_ln381_156' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3195 [1/1] (0.00ns)   --->   "%sext_ln381_157 = sext i32 %mul_ln381_57" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3195 'sext' 'sext_ln381_157' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3196 [1/1] (0.00ns)   --->   "%sext_ln381_489 = sext i32 %mul_ln381_57" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3196 'sext' 'sext_ln381_489' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3197 [1/1] (1.02ns)   --->   "%add_ln381_105 = add i37 %sext_ln381_156, i37 %sext_ln381_157" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3197 'add' 'add_ln381_105' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3198 [1/1] (1.02ns)   --->   "%add_ln381_200 = add i36 %shl_ln381_48, i36 %sext_ln381_489" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3198 'add' 'add_ln381_200' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3199 [1/1] (0.00ns)   --->   "%tmp_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_105, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3199 'bitselect' 'tmp_382' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node ps_122)   --->   "%ps_121 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_200, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3200 'partselect' 'ps_121' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3201 [1/1] (0.00ns) (grouped into LUT with out node ps_122)   --->   "%tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_200, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3201 'bitselect' 'tmp_383' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3202 [1/1] (0.00ns) (grouped into LUT with out node ps_122)   --->   "%tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_57, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3202 'bitselect' 'tmp_384' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3203 [1/1] (0.00ns)   --->   "%tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_200, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3203 'bitselect' 'tmp_385' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node ps_122)   --->   "%or_ln381_228 = or i1 %tmp_383, i1 %icmp_ln381_57" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3204 'or' 'or_ln381_228' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node ps_122)   --->   "%and_ln381_285 = and i1 %or_ln381_228, i1 %tmp_384" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3205 'and' 'and_ln381_285' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node ps_122)   --->   "%zext_ln381_115 = zext i1 %and_ln381_285" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3206 'zext' 'zext_ln381_115' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3207 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_122 = add i28 %ps_121, i28 %zext_ln381_115" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3207 'add' 'ps_122' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3208 [1/1] (0.00ns)   --->   "%tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_122, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3208 'bitselect' 'tmp_386' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_286)   --->   "%xor_ln381_285 = xor i1 %tmp_386, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3209 'xor' 'xor_ln381_285' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3210 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_286 = and i1 %tmp_385, i1 %xor_ln381_285" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3210 'and' 'and_ln381_286' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3211 [1/1] (0.28ns)   --->   "%xor_ln381_286 = xor i1 %tmp_382, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3211 'xor' 'xor_ln381_286' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_287)   --->   "%select_ln381_228 = select i1 %and_ln381_286, i1 %tmp_382, i1 %xor_ln381_286" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3212 'select' 'select_ln381_228' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_289)   --->   "%select_ln381_229 = select i1 %and_ln381_286, i1 %xor_ln381_286, i1 %tmp_382" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3213 'select' 'select_ln381_229' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_289)   --->   "%xor_ln381_287 = xor i1 %tmp_385, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3214 'xor' 'xor_ln381_287' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_289)   --->   "%or_ln381_229 = or i1 %tmp_386, i1 %xor_ln381_287" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3215 'or' 'or_ln381_229' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_287)   --->   "%xor_ln381_288 = xor i1 %select_ln381_228, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3216 'xor' 'xor_ln381_288' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_287)   --->   "%or_ln381_230 = or i1 %tmp_386, i1 %xor_ln381_288" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3217 'or' 'or_ln381_230' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3218 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_287 = and i1 %or_ln381_230, i1 %xor_ln381_286" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3218 'and' 'and_ln381_287' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_289)   --->   "%and_ln381_288 = and i1 %tmp_386, i1 %select_ln381_229" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3219 'and' 'and_ln381_288' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3220 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_289 = xor i1 %and_ln381_288, i1 %or_ln381_229" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3220 'xor' 'xor_ln381_289' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3221 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_231)   --->   "%and_ln381_289 = and i1 %xor_ln381_289, i1 %tmp_382" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3221 'and' 'and_ln381_289' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3222 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_231)   --->   "%or_ln381_231 = or i1 %and_ln381_287, i1 %and_ln381_289" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3222 'or' 'or_ln381_231' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_231)   --->   "%select_ln381_230 = select i1 %and_ln381_287, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3223 'select' 'select_ln381_230' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3224 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_231 = select i1 %or_ln381_231, i28 %select_ln381_230, i28 %ps_122" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3224 'select' 'select_ln381_231' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3225 [1/1] (0.00ns)   --->   "%shl_ln381_49 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_231, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3225 'bitconcatenate' 'shl_ln381_49' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3226 [1/1] (0.00ns)   --->   "%sext_ln381_159 = sext i36 %shl_ln381_49" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3226 'sext' 'sext_ln381_159' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln381_160 = sext i32 %mul_ln381_58" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3227 'sext' 'sext_ln381_160' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3228 [1/1] (0.00ns)   --->   "%sext_ln381_490 = sext i32 %mul_ln381_58" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3228 'sext' 'sext_ln381_490' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3229 [1/1] (1.02ns)   --->   "%add_ln381_107 = add i37 %sext_ln381_159, i37 %sext_ln381_160" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3229 'add' 'add_ln381_107' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3230 [1/1] (1.02ns)   --->   "%add_ln381_204 = add i36 %shl_ln381_49, i36 %sext_ln381_490" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3230 'add' 'add_ln381_204' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3231 [1/1] (0.00ns)   --->   "%tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_107, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3231 'bitselect' 'tmp_387' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node ps_124)   --->   "%ps_123 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_204, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3232 'partselect' 'ps_123' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node ps_124)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_204, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3233 'bitselect' 'tmp_388' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node ps_124)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_58, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3234 'bitselect' 'tmp_389' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3235 [1/1] (0.00ns)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_204, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3235 'bitselect' 'tmp_390' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node ps_124)   --->   "%or_ln381_232 = or i1 %tmp_388, i1 %icmp_ln381_58" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3236 'or' 'or_ln381_232' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node ps_124)   --->   "%and_ln381_290 = and i1 %or_ln381_232, i1 %tmp_389" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3237 'and' 'and_ln381_290' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node ps_124)   --->   "%zext_ln381_117 = zext i1 %and_ln381_290" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3238 'zext' 'zext_ln381_117' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3239 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_124 = add i28 %ps_123, i28 %zext_ln381_117" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3239 'add' 'ps_124' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3240 [1/1] (0.00ns)   --->   "%tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_124, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3240 'bitselect' 'tmp_391' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_291)   --->   "%xor_ln381_290 = xor i1 %tmp_391, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3241 'xor' 'xor_ln381_290' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3242 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_291 = and i1 %tmp_390, i1 %xor_ln381_290" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3242 'and' 'and_ln381_291' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3243 [1/1] (0.28ns)   --->   "%xor_ln381_291 = xor i1 %tmp_387, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3243 'xor' 'xor_ln381_291' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_292)   --->   "%select_ln381_232 = select i1 %and_ln381_291, i1 %tmp_387, i1 %xor_ln381_291" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3244 'select' 'select_ln381_232' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_294)   --->   "%select_ln381_233 = select i1 %and_ln381_291, i1 %xor_ln381_291, i1 %tmp_387" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3245 'select' 'select_ln381_233' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_294)   --->   "%xor_ln381_292 = xor i1 %tmp_390, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3246 'xor' 'xor_ln381_292' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_294)   --->   "%or_ln381_233 = or i1 %tmp_391, i1 %xor_ln381_292" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3247 'or' 'or_ln381_233' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_292)   --->   "%xor_ln381_293 = xor i1 %select_ln381_232, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3248 'xor' 'xor_ln381_293' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_292)   --->   "%or_ln381_234 = or i1 %tmp_391, i1 %xor_ln381_293" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3249 'or' 'or_ln381_234' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3250 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_292 = and i1 %or_ln381_234, i1 %xor_ln381_291" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3250 'and' 'and_ln381_292' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_294)   --->   "%and_ln381_293 = and i1 %tmp_391, i1 %select_ln381_233" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3251 'and' 'and_ln381_293' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3252 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_294 = xor i1 %and_ln381_293, i1 %or_ln381_233" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3252 'xor' 'xor_ln381_294' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_235)   --->   "%and_ln381_294 = and i1 %xor_ln381_294, i1 %tmp_387" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3253 'and' 'and_ln381_294' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_235)   --->   "%or_ln381_235 = or i1 %and_ln381_292, i1 %and_ln381_294" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3254 'or' 'or_ln381_235' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_235)   --->   "%select_ln381_234 = select i1 %and_ln381_292, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3255 'select' 'select_ln381_234' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3256 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_235 = select i1 %or_ln381_235, i28 %select_ln381_234, i28 %ps_124" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3256 'select' 'select_ln381_235' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3257 [1/1] (0.00ns)   --->   "%sext_ln381_170 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3257 'sext' 'sext_ln381_170' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3258 [1/1] (0.00ns)   --->   "%zext_ln381_124 = zext i16 %tmp_141_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3258 'zext' 'zext_ln381_124' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3259 [1/1] (2.38ns)   --->   "%mul_ln381_62 = mul i32 %zext_ln381_124, i32 %sext_ln381_170" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3259 'mul' 'mul_ln381_62' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3260 [1/1] (0.00ns)   --->   "%trunc_ln381_62 = trunc i32 %mul_ln381_62" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3260 'trunc' 'trunc_ln381_62' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3261 [1/1] (0.77ns)   --->   "%icmp_ln381_62 = icmp_ne  i7 %trunc_ln381_62, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3261 'icmp' 'icmp_ln381_62' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3262 [1/1] (0.00ns)   --->   "%sext_ln381_173 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3262 'sext' 'sext_ln381_173' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3263 [1/1] (0.00ns)   --->   "%zext_ln381_126 = zext i16 %tmp_143_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3263 'zext' 'zext_ln381_126' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3264 [1/1] (2.38ns)   --->   "%mul_ln381_63 = mul i32 %zext_ln381_126, i32 %sext_ln381_173" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3264 'mul' 'mul_ln381_63' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3265 [1/1] (0.00ns)   --->   "%trunc_ln381_63 = trunc i32 %mul_ln381_63" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3265 'trunc' 'trunc_ln381_63' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3266 [1/1] (0.77ns)   --->   "%icmp_ln381_63 = icmp_ne  i7 %trunc_ln381_63, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3266 'icmp' 'icmp_ln381_63' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3267 [1/1] (0.00ns)   --->   "%shl_ln381_57 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_267, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3267 'bitconcatenate' 'shl_ln381_57' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3268 [1/1] (0.00ns)   --->   "%sext_ln381_184 = sext i36 %shl_ln381_57" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3268 'sext' 'sext_ln381_184' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln381_185 = sext i32 %mul_ln381_67" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3269 'sext' 'sext_ln381_185' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3270 [1/1] (0.00ns)   --->   "%sext_ln381_498 = sext i32 %mul_ln381_67" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3270 'sext' 'sext_ln381_498' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3271 [1/1] (1.02ns)   --->   "%add_ln381_124 = add i37 %sext_ln381_184, i37 %sext_ln381_185" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3271 'add' 'add_ln381_124' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3272 [1/1] (1.02ns)   --->   "%add_ln381_236 = add i36 %shl_ln381_57, i36 %sext_ln381_498" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3272 'add' 'add_ln381_236' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3273 [1/1] (0.00ns)   --->   "%tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_124, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3273 'bitselect' 'tmp_434' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node ps_143)   --->   "%ps_142 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_236, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3274 'partselect' 'ps_142' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3275 [1/1] (0.00ns) (grouped into LUT with out node ps_143)   --->   "%tmp_435 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_236, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3275 'bitselect' 'tmp_435' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node ps_143)   --->   "%tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_67, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3276 'bitselect' 'tmp_436' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3277 [1/1] (0.00ns)   --->   "%tmp_437 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_236, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3277 'bitselect' 'tmp_437' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node ps_143)   --->   "%or_ln381_268 = or i1 %tmp_435, i1 %icmp_ln381_67" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3278 'or' 'or_ln381_268' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node ps_143)   --->   "%and_ln381_335 = and i1 %or_ln381_268, i1 %tmp_436" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3279 'and' 'and_ln381_335' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node ps_143)   --->   "%zext_ln381_135 = zext i1 %and_ln381_335" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3280 'zext' 'zext_ln381_135' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3281 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_143 = add i28 %ps_142, i28 %zext_ln381_135" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3281 'add' 'ps_143' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3282 [1/1] (0.00ns)   --->   "%tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_143, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3282 'bitselect' 'tmp_438' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_336)   --->   "%xor_ln381_335 = xor i1 %tmp_438, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3283 'xor' 'xor_ln381_335' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3284 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_336 = and i1 %tmp_437, i1 %xor_ln381_335" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3284 'and' 'and_ln381_336' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3285 [1/1] (0.28ns)   --->   "%xor_ln381_336 = xor i1 %tmp_434, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3285 'xor' 'xor_ln381_336' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_337)   --->   "%select_ln381_268 = select i1 %and_ln381_336, i1 %tmp_434, i1 %xor_ln381_336" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3286 'select' 'select_ln381_268' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_339)   --->   "%select_ln381_269 = select i1 %and_ln381_336, i1 %xor_ln381_336, i1 %tmp_434" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3287 'select' 'select_ln381_269' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_339)   --->   "%xor_ln381_337 = xor i1 %tmp_437, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3288 'xor' 'xor_ln381_337' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_339)   --->   "%or_ln381_269 = or i1 %tmp_438, i1 %xor_ln381_337" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3289 'or' 'or_ln381_269' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_337)   --->   "%xor_ln381_338 = xor i1 %select_ln381_268, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3290 'xor' 'xor_ln381_338' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_337)   --->   "%or_ln381_270 = or i1 %tmp_438, i1 %xor_ln381_338" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3291 'or' 'or_ln381_270' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3292 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_337 = and i1 %or_ln381_270, i1 %xor_ln381_336" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3292 'and' 'and_ln381_337' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_339)   --->   "%and_ln381_338 = and i1 %tmp_438, i1 %select_ln381_269" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3293 'and' 'and_ln381_338' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3294 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_339 = xor i1 %and_ln381_338, i1 %or_ln381_269" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3294 'xor' 'xor_ln381_339' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_271)   --->   "%and_ln381_339 = and i1 %xor_ln381_339, i1 %tmp_434" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3295 'and' 'and_ln381_339' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3296 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_271)   --->   "%or_ln381_271 = or i1 %and_ln381_337, i1 %and_ln381_339" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3296 'or' 'or_ln381_271' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_271)   --->   "%select_ln381_270 = select i1 %and_ln381_337, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3297 'select' 'select_ln381_270' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3298 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_271 = select i1 %or_ln381_271, i28 %select_ln381_270, i28 %ps_143" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3298 'select' 'select_ln381_271' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3299 [1/1] (0.00ns)   --->   "%shl_ln381_58 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_271, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3299 'bitconcatenate' 'shl_ln381_58' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3300 [1/1] (0.00ns)   --->   "%sext_ln381_187 = sext i36 %shl_ln381_58" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3300 'sext' 'sext_ln381_187' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3301 [1/1] (0.00ns)   --->   "%sext_ln381_188 = sext i32 %mul_ln381_68" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3301 'sext' 'sext_ln381_188' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3302 [1/1] (0.00ns)   --->   "%sext_ln381_499 = sext i32 %mul_ln381_68" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3302 'sext' 'sext_ln381_499' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3303 [1/1] (1.02ns)   --->   "%add_ln381_126 = add i37 %sext_ln381_187, i37 %sext_ln381_188" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3303 'add' 'add_ln381_126' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3304 [1/1] (1.02ns)   --->   "%add_ln381_239 = add i36 %shl_ln381_58, i36 %sext_ln381_499" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3304 'add' 'add_ln381_239' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3305 [1/1] (0.00ns)   --->   "%tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_126, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3305 'bitselect' 'tmp_439' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node ps_145)   --->   "%ps_144 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_239, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3306 'partselect' 'ps_144' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3307 [1/1] (0.00ns) (grouped into LUT with out node ps_145)   --->   "%tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_239, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3307 'bitselect' 'tmp_440' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node ps_145)   --->   "%tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_68, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3308 'bitselect' 'tmp_441' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3309 [1/1] (0.00ns)   --->   "%tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_239, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3309 'bitselect' 'tmp_442' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3310 [1/1] (0.00ns) (grouped into LUT with out node ps_145)   --->   "%or_ln381_272 = or i1 %tmp_440, i1 %icmp_ln381_68" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3310 'or' 'or_ln381_272' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3311 [1/1] (0.00ns) (grouped into LUT with out node ps_145)   --->   "%and_ln381_340 = and i1 %or_ln381_272, i1 %tmp_441" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3311 'and' 'and_ln381_340' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3312 [1/1] (0.00ns) (grouped into LUT with out node ps_145)   --->   "%zext_ln381_137 = zext i1 %and_ln381_340" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3312 'zext' 'zext_ln381_137' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3313 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_145 = add i28 %ps_144, i28 %zext_ln381_137" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3313 'add' 'ps_145' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3314 [1/1] (0.00ns)   --->   "%tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_145, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3314 'bitselect' 'tmp_443' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_341)   --->   "%xor_ln381_340 = xor i1 %tmp_443, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3315 'xor' 'xor_ln381_340' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3316 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_341 = and i1 %tmp_442, i1 %xor_ln381_340" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3316 'and' 'and_ln381_341' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3317 [1/1] (0.28ns)   --->   "%xor_ln381_341 = xor i1 %tmp_439, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3317 'xor' 'xor_ln381_341' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_342)   --->   "%select_ln381_272 = select i1 %and_ln381_341, i1 %tmp_439, i1 %xor_ln381_341" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3318 'select' 'select_ln381_272' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_344)   --->   "%select_ln381_273 = select i1 %and_ln381_341, i1 %xor_ln381_341, i1 %tmp_439" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3319 'select' 'select_ln381_273' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_344)   --->   "%xor_ln381_342 = xor i1 %tmp_442, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3320 'xor' 'xor_ln381_342' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3321 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_344)   --->   "%or_ln381_273 = or i1 %tmp_443, i1 %xor_ln381_342" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3321 'or' 'or_ln381_273' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3322 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_342)   --->   "%xor_ln381_343 = xor i1 %select_ln381_272, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3322 'xor' 'xor_ln381_343' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3323 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_342)   --->   "%or_ln381_274 = or i1 %tmp_443, i1 %xor_ln381_343" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3323 'or' 'or_ln381_274' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3324 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_342 = and i1 %or_ln381_274, i1 %xor_ln381_341" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3324 'and' 'and_ln381_342' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_344)   --->   "%and_ln381_343 = and i1 %tmp_443, i1 %select_ln381_273" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3325 'and' 'and_ln381_343' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3326 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_344 = xor i1 %and_ln381_343, i1 %or_ln381_273" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3326 'xor' 'xor_ln381_344' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_275)   --->   "%and_ln381_344 = and i1 %xor_ln381_344, i1 %tmp_439" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3327 'and' 'and_ln381_344' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_275)   --->   "%or_ln381_275 = or i1 %and_ln381_342, i1 %and_ln381_344" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3328 'or' 'or_ln381_275' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3329 [1/1] (0.00ns)   --->   "%sext_ln381_189 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3329 'sext' 'sext_ln381_189' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3330 [1/1] (0.00ns)   --->   "%zext_ln381_138 = zext i16 %tmp_155_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3330 'zext' 'zext_ln381_138' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3331 [1/1] (2.38ns)   --->   "%mul_ln381_69 = mul i32 %zext_ln381_138, i32 %sext_ln381_189" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3331 'mul' 'mul_ln381_69' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_275)   --->   "%select_ln381_274 = select i1 %and_ln381_342, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3332 'select' 'select_ln381_274' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3333 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_275 = select i1 %or_ln381_275, i28 %select_ln381_274, i28 %ps_145" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3333 'select' 'select_ln381_275' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3334 [1/1] (0.00ns)   --->   "%trunc_ln381_69 = trunc i32 %mul_ln381_69" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3334 'trunc' 'trunc_ln381_69' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3335 [1/1] (0.77ns)   --->   "%icmp_ln381_69 = icmp_ne  i7 %trunc_ln381_69, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3335 'icmp' 'icmp_ln381_69' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3336 [1/1] (0.00ns)   --->   "%sext_ln381_192 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3336 'sext' 'sext_ln381_192' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3337 [1/1] (0.00ns)   --->   "%zext_ln381_140 = zext i16 %tmp_157_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3337 'zext' 'zext_ln381_140' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3338 [1/1] (2.38ns)   --->   "%mul_ln381_70 = mul i32 %zext_ln381_140, i32 %sext_ln381_192" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3338 'mul' 'mul_ln381_70' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3339 [1/1] (0.00ns)   --->   "%trunc_ln381_70 = trunc i32 %mul_ln381_70" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3339 'trunc' 'trunc_ln381_70' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3340 [1/1] (0.77ns)   --->   "%icmp_ln381_70 = icmp_ne  i7 %trunc_ln381_70, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3340 'icmp' 'icmp_ln381_70' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3341 [1/1] (0.00ns)   --->   "%sext_ln381_195 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3341 'sext' 'sext_ln381_195' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3342 [1/1] (0.00ns)   --->   "%zext_ln381_142 = zext i16 %tmp_159_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3342 'zext' 'zext_ln381_142' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3343 [1/1] (2.38ns)   --->   "%mul_ln381_71 = mul i32 %zext_ln381_142, i32 %sext_ln381_195" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3343 'mul' 'mul_ln381_71' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3344 [1/1] (0.00ns)   --->   "%trunc_ln381_71 = trunc i32 %mul_ln381_71" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3344 'trunc' 'trunc_ln381_71' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3345 [1/1] (0.77ns)   --->   "%icmp_ln381_71 = icmp_ne  i7 %trunc_ln381_71, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3345 'icmp' 'icmp_ln381_71' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3346 [1/1] (0.00ns)   --->   "%shl_ln381_64 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_299, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3346 'bitconcatenate' 'shl_ln381_64' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3347 [1/1] (0.00ns)   --->   "%sext_ln381_206 = sext i36 %shl_ln381_64" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3347 'sext' 'sext_ln381_206' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3348 [1/1] (0.00ns)   --->   "%sext_ln381_207 = sext i32 %mul_ln381_75" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3348 'sext' 'sext_ln381_207' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln381_505 = sext i32 %mul_ln381_75" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3349 'sext' 'sext_ln381_505' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3350 [1/1] (1.02ns)   --->   "%add_ln381_139 = add i37 %sext_ln381_206, i37 %sext_ln381_207" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3350 'add' 'add_ln381_139' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3351 [1/1] (1.02ns)   --->   "%add_ln381_264 = add i36 %shl_ln381_64, i36 %sext_ln381_505" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3351 'add' 'add_ln381_264' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3352 [1/1] (0.00ns)   --->   "%tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_139, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3352 'bitselect' 'tmp_476' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node ps_160)   --->   "%ps_159 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_264, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3353 'partselect' 'ps_159' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3354 [1/1] (0.00ns) (grouped into LUT with out node ps_160)   --->   "%tmp_477 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_264, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3354 'bitselect' 'tmp_477' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node ps_160)   --->   "%tmp_478 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_75, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3355 'bitselect' 'tmp_478' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3356 [1/1] (0.00ns)   --->   "%tmp_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_264, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3356 'bitselect' 'tmp_479' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node ps_160)   --->   "%or_ln381_300 = or i1 %tmp_477, i1 %icmp_ln381_75" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3357 'or' 'or_ln381_300' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node ps_160)   --->   "%and_ln381_375 = and i1 %or_ln381_300, i1 %tmp_478" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3358 'and' 'and_ln381_375' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node ps_160)   --->   "%zext_ln381_151 = zext i1 %and_ln381_375" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3359 'zext' 'zext_ln381_151' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3360 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_160 = add i28 %ps_159, i28 %zext_ln381_151" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3360 'add' 'ps_160' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3361 [1/1] (0.00ns)   --->   "%tmp_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_160, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3361 'bitselect' 'tmp_480' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3362 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_376)   --->   "%xor_ln381_375 = xor i1 %tmp_480, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3362 'xor' 'xor_ln381_375' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3363 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_376 = and i1 %tmp_479, i1 %xor_ln381_375" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3363 'and' 'and_ln381_376' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3364 [1/1] (0.28ns)   --->   "%xor_ln381_376 = xor i1 %tmp_476, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3364 'xor' 'xor_ln381_376' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3365 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_377)   --->   "%select_ln381_300 = select i1 %and_ln381_376, i1 %tmp_476, i1 %xor_ln381_376" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3365 'select' 'select_ln381_300' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_379)   --->   "%select_ln381_301 = select i1 %and_ln381_376, i1 %xor_ln381_376, i1 %tmp_476" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3366 'select' 'select_ln381_301' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_379)   --->   "%xor_ln381_377 = xor i1 %tmp_479, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3367 'xor' 'xor_ln381_377' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_379)   --->   "%or_ln381_301 = or i1 %tmp_480, i1 %xor_ln381_377" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3368 'or' 'or_ln381_301' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_377)   --->   "%xor_ln381_378 = xor i1 %select_ln381_300, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3369 'xor' 'xor_ln381_378' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_377)   --->   "%or_ln381_302 = or i1 %tmp_480, i1 %xor_ln381_378" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3370 'or' 'or_ln381_302' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3371 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_377 = and i1 %or_ln381_302, i1 %xor_ln381_376" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3371 'and' 'and_ln381_377' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_379)   --->   "%and_ln381_378 = and i1 %tmp_480, i1 %select_ln381_301" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3372 'and' 'and_ln381_378' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3373 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_379 = xor i1 %and_ln381_378, i1 %or_ln381_301" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3373 'xor' 'xor_ln381_379' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_303)   --->   "%and_ln381_379 = and i1 %xor_ln381_379, i1 %tmp_476" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3374 'and' 'and_ln381_379' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3375 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_303)   --->   "%or_ln381_303 = or i1 %and_ln381_377, i1 %and_ln381_379" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3375 'or' 'or_ln381_303' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3376 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_303)   --->   "%select_ln381_302 = select i1 %and_ln381_377, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3376 'select' 'select_ln381_302' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3377 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_303 = select i1 %or_ln381_303, i28 %select_ln381_302, i28 %ps_160" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3377 'select' 'select_ln381_303' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3378 [1/1] (0.00ns)   --->   "%shl_ln381_65 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_303, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3378 'bitconcatenate' 'shl_ln381_65' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3379 [1/1] (0.00ns)   --->   "%sext_ln381_209 = sext i36 %shl_ln381_65" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3379 'sext' 'sext_ln381_209' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3380 [1/1] (0.00ns)   --->   "%sext_ln381_210 = sext i32 %mul_ln381_76" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3380 'sext' 'sext_ln381_210' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3381 [1/1] (0.00ns)   --->   "%sext_ln381_506 = sext i32 %mul_ln381_76" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3381 'sext' 'sext_ln381_506' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3382 [1/1] (1.02ns)   --->   "%add_ln381_141 = add i37 %sext_ln381_209, i37 %sext_ln381_210" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3382 'add' 'add_ln381_141' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3383 [1/1] (1.02ns)   --->   "%add_ln381_268 = add i36 %shl_ln381_65, i36 %sext_ln381_506" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3383 'add' 'add_ln381_268' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3384 [1/1] (0.00ns)   --->   "%tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_141, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3384 'bitselect' 'tmp_481' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3385 [1/1] (0.00ns) (grouped into LUT with out node ps_162)   --->   "%ps_161 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_268, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3385 'partselect' 'ps_161' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3386 [1/1] (0.00ns) (grouped into LUT with out node ps_162)   --->   "%tmp_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_268, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3386 'bitselect' 'tmp_482' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3387 [1/1] (0.00ns) (grouped into LUT with out node ps_162)   --->   "%tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_76, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3387 'bitselect' 'tmp_483' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3388 [1/1] (0.00ns)   --->   "%tmp_484 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_268, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3388 'bitselect' 'tmp_484' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node ps_162)   --->   "%or_ln381_304 = or i1 %tmp_482, i1 %icmp_ln381_76" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3389 'or' 'or_ln381_304' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node ps_162)   --->   "%and_ln381_380 = and i1 %or_ln381_304, i1 %tmp_483" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3390 'and' 'and_ln381_380' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node ps_162)   --->   "%zext_ln381_153 = zext i1 %and_ln381_380" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3391 'zext' 'zext_ln381_153' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3392 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_162 = add i28 %ps_161, i28 %zext_ln381_153" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3392 'add' 'ps_162' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3393 [1/1] (0.00ns)   --->   "%tmp_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_162, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3393 'bitselect' 'tmp_485' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_381)   --->   "%xor_ln381_380 = xor i1 %tmp_485, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3394 'xor' 'xor_ln381_380' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3395 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_381 = and i1 %tmp_484, i1 %xor_ln381_380" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3395 'and' 'and_ln381_381' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3396 [1/1] (0.28ns)   --->   "%xor_ln381_381 = xor i1 %tmp_481, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3396 'xor' 'xor_ln381_381' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_382)   --->   "%select_ln381_304 = select i1 %and_ln381_381, i1 %tmp_481, i1 %xor_ln381_381" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3397 'select' 'select_ln381_304' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_384)   --->   "%select_ln381_305 = select i1 %and_ln381_381, i1 %xor_ln381_381, i1 %tmp_481" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3398 'select' 'select_ln381_305' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_384)   --->   "%xor_ln381_382 = xor i1 %tmp_484, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3399 'xor' 'xor_ln381_382' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_384)   --->   "%or_ln381_305 = or i1 %tmp_485, i1 %xor_ln381_382" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3400 'or' 'or_ln381_305' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_382)   --->   "%xor_ln381_383 = xor i1 %select_ln381_304, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3401 'xor' 'xor_ln381_383' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_382)   --->   "%or_ln381_306 = or i1 %tmp_485, i1 %xor_ln381_383" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3402 'or' 'or_ln381_306' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3403 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_382 = and i1 %or_ln381_306, i1 %xor_ln381_381" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3403 'and' 'and_ln381_382' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_384)   --->   "%and_ln381_383 = and i1 %tmp_485, i1 %select_ln381_305" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3404 'and' 'and_ln381_383' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3405 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_384 = xor i1 %and_ln381_383, i1 %or_ln381_305" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3405 'xor' 'xor_ln381_384' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_307)   --->   "%and_ln381_384 = and i1 %xor_ln381_384, i1 %tmp_481" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3406 'and' 'and_ln381_384' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_307)   --->   "%or_ln381_307 = or i1 %and_ln381_382, i1 %and_ln381_384" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3407 'or' 'or_ln381_307' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3408 [1/1] (0.00ns)   --->   "%sext_ln381_211 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3408 'sext' 'sext_ln381_211' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3409 [1/1] (0.00ns)   --->   "%zext_ln381_154 = zext i16 %tmp_171_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3409 'zext' 'zext_ln381_154' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3410 [1/1] (2.38ns)   --->   "%mul_ln381_77 = mul i32 %zext_ln381_154, i32 %sext_ln381_211" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3410 'mul' 'mul_ln381_77' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3411 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_307)   --->   "%select_ln381_306 = select i1 %and_ln381_382, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3411 'select' 'select_ln381_306' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3412 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_307 = select i1 %or_ln381_307, i28 %select_ln381_306, i28 %ps_162" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3412 'select' 'select_ln381_307' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3413 [1/1] (0.00ns)   --->   "%trunc_ln381_77 = trunc i32 %mul_ln381_77" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3413 'trunc' 'trunc_ln381_77' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3414 [1/1] (0.77ns)   --->   "%icmp_ln381_77 = icmp_ne  i7 %trunc_ln381_77, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3414 'icmp' 'icmp_ln381_77' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln381_214 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3415 'sext' 'sext_ln381_214' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3416 [1/1] (0.00ns)   --->   "%zext_ln381_156 = zext i16 %tmp_173_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3416 'zext' 'zext_ln381_156' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3417 [1/1] (2.38ns)   --->   "%mul_ln381_78 = mul i32 %zext_ln381_156, i32 %sext_ln381_214" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3417 'mul' 'mul_ln381_78' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3418 [1/1] (0.00ns)   --->   "%trunc_ln381_78 = trunc i32 %mul_ln381_78" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3418 'trunc' 'trunc_ln381_78' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3419 [1/1] (0.77ns)   --->   "%icmp_ln381_78 = icmp_ne  i7 %trunc_ln381_78, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3419 'icmp' 'icmp_ln381_78' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3420 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_323)   --->   "%sext_ln372_21 = sext i25 %ps_171" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3420 'sext' 'sext_ln372_21' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3421 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_401)   --->   "%xor_ln381_400 = xor i1 %tmp_507, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3421 'xor' 'xor_ln381_400' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3422 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_401 = and i1 %tmp_506, i1 %xor_ln381_400" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3422 'and' 'and_ln381_401' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3423 [1/1] (0.28ns)   --->   "%xor_ln381_401 = xor i1 %tmp_503, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3423 'xor' 'xor_ln381_401' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_402)   --->   "%select_ln381_320 = select i1 %and_ln381_401, i1 %tmp_503, i1 %xor_ln381_401" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3424 'select' 'select_ln381_320' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_404)   --->   "%select_ln381_321 = select i1 %and_ln381_401, i1 %xor_ln381_401, i1 %tmp_503" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3425 'select' 'select_ln381_321' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_404)   --->   "%xor_ln381_402 = xor i1 %tmp_506, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3426 'xor' 'xor_ln381_402' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_404)   --->   "%or_ln381_321 = or i1 %tmp_507, i1 %xor_ln381_402" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3427 'or' 'or_ln381_321' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_402)   --->   "%xor_ln381_403 = xor i1 %select_ln381_320, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3428 'xor' 'xor_ln381_403' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_402)   --->   "%or_ln381_322 = or i1 %tmp_507, i1 %xor_ln381_403" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3429 'or' 'or_ln381_322' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3430 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_402 = and i1 %or_ln381_322, i1 %xor_ln381_401" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3430 'and' 'and_ln381_402' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_404)   --->   "%and_ln381_403 = and i1 %tmp_507, i1 %select_ln381_321" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3431 'and' 'and_ln381_403' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3432 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_404 = xor i1 %and_ln381_403, i1 %or_ln381_321" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3432 'xor' 'xor_ln381_404' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_323)   --->   "%and_ln381_404 = and i1 %xor_ln381_404, i1 %tmp_503" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3433 'and' 'and_ln381_404' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_323)   --->   "%or_ln381_323 = or i1 %and_ln381_402, i1 %and_ln381_404" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3434 'or' 'or_ln381_323' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_323)   --->   "%select_ln381_322 = select i1 %and_ln381_402, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3435 'select' 'select_ln381_322' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3436 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_323 = select i1 %or_ln381_323, i28 %select_ln381_322, i28 %sext_ln372_21" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3436 'select' 'select_ln381_323' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3437 [1/1] (0.00ns)   --->   "%shl_ln381_69 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_323, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3437 'bitconcatenate' 'shl_ln381_69' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3438 [1/1] (0.00ns)   --->   "%sext_ln381_222 = sext i36 %shl_ln381_69" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3438 'sext' 'sext_ln381_222' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3439 [1/1] (0.00ns)   --->   "%sext_ln381_223 = sext i32 %mul_ln381_81" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3439 'sext' 'sext_ln381_223' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3440 [1/1] (0.00ns)   --->   "%sext_ln381_510 = sext i32 %mul_ln381_81" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3440 'sext' 'sext_ln381_510' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3441 [1/1] (1.02ns)   --->   "%add_ln381_150 = add i37 %sext_ln381_222, i37 %sext_ln381_223" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3441 'add' 'add_ln381_150' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3442 [1/1] (1.02ns)   --->   "%add_ln381_284 = add i36 %shl_ln381_69, i36 %sext_ln381_510" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3442 'add' 'add_ln381_284' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3443 [1/1] (0.00ns)   --->   "%tmp_508 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_150, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3443 'bitselect' 'tmp_508' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node ps_173)   --->   "%ps_172 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_284, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3444 'partselect' 'ps_172' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node ps_173)   --->   "%tmp_509 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_284, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3445 'bitselect' 'tmp_509' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node ps_173)   --->   "%tmp_510 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_81, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3446 'bitselect' 'tmp_510' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3447 [1/1] (0.00ns)   --->   "%tmp_511 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_284, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3447 'bitselect' 'tmp_511' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node ps_173)   --->   "%or_ln381_324 = or i1 %tmp_509, i1 %icmp_ln381_81" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3448 'or' 'or_ln381_324' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node ps_173)   --->   "%and_ln381_405 = and i1 %or_ln381_324, i1 %tmp_510" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3449 'and' 'and_ln381_405' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node ps_173)   --->   "%zext_ln381_163 = zext i1 %and_ln381_405" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3450 'zext' 'zext_ln381_163' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3451 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_173 = add i28 %ps_172, i28 %zext_ln381_163" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3451 'add' 'ps_173' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3452 [1/1] (0.00ns)   --->   "%tmp_512 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_173, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3452 'bitselect' 'tmp_512' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_406)   --->   "%xor_ln381_405 = xor i1 %tmp_512, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3453 'xor' 'xor_ln381_405' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3454 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_406 = and i1 %tmp_511, i1 %xor_ln381_405" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3454 'and' 'and_ln381_406' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3455 [1/1] (0.28ns)   --->   "%xor_ln381_406 = xor i1 %tmp_508, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3455 'xor' 'xor_ln381_406' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3456 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_407)   --->   "%select_ln381_324 = select i1 %and_ln381_406, i1 %tmp_508, i1 %xor_ln381_406" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3456 'select' 'select_ln381_324' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_409)   --->   "%select_ln381_325 = select i1 %and_ln381_406, i1 %xor_ln381_406, i1 %tmp_508" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3457 'select' 'select_ln381_325' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_409)   --->   "%xor_ln381_407 = xor i1 %tmp_511, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3458 'xor' 'xor_ln381_407' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_409)   --->   "%or_ln381_325 = or i1 %tmp_512, i1 %xor_ln381_407" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3459 'or' 'or_ln381_325' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_407)   --->   "%xor_ln381_408 = xor i1 %select_ln381_324, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3460 'xor' 'xor_ln381_408' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_407)   --->   "%or_ln381_326 = or i1 %tmp_512, i1 %xor_ln381_408" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3461 'or' 'or_ln381_326' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3462 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_407 = and i1 %or_ln381_326, i1 %xor_ln381_406" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3462 'and' 'and_ln381_407' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_409)   --->   "%and_ln381_408 = and i1 %tmp_512, i1 %select_ln381_325" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3463 'and' 'and_ln381_408' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3464 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_409 = xor i1 %and_ln381_408, i1 %or_ln381_325" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3464 'xor' 'xor_ln381_409' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3465 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_327)   --->   "%and_ln381_409 = and i1 %xor_ln381_409, i1 %tmp_508" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3465 'and' 'and_ln381_409' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3466 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_327)   --->   "%or_ln381_327 = or i1 %and_ln381_407, i1 %and_ln381_409" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3466 'or' 'or_ln381_327' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3467 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_327)   --->   "%select_ln381_326 = select i1 %and_ln381_407, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3467 'select' 'select_ln381_326' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3468 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_327 = select i1 %or_ln381_327, i28 %select_ln381_326, i28 %ps_173" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3468 'select' 'select_ln381_327' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3469 [1/1] (0.00ns)   --->   "%shl_ln381_70 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_327, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3469 'bitconcatenate' 'shl_ln381_70' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3470 [1/1] (0.00ns)   --->   "%sext_ln381_225 = sext i36 %shl_ln381_70" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3470 'sext' 'sext_ln381_225' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln381_226 = sext i32 %mul_ln381_82" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3471 'sext' 'sext_ln381_226' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3472 [1/1] (0.00ns)   --->   "%sext_ln381_511 = sext i32 %mul_ln381_82" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3472 'sext' 'sext_ln381_511' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3473 [1/1] (1.02ns)   --->   "%add_ln381_152 = add i37 %sext_ln381_225, i37 %sext_ln381_226" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3473 'add' 'add_ln381_152' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3474 [1/1] (1.02ns)   --->   "%add_ln381_288 = add i36 %shl_ln381_70, i36 %sext_ln381_511" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3474 'add' 'add_ln381_288' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3475 [1/1] (0.00ns)   --->   "%tmp_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_152, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3475 'bitselect' 'tmp_513' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3476 [1/1] (0.00ns) (grouped into LUT with out node ps_175)   --->   "%ps_174 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_288, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3476 'partselect' 'ps_174' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3477 [1/1] (0.00ns) (grouped into LUT with out node ps_175)   --->   "%tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_288, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3477 'bitselect' 'tmp_514' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3478 [1/1] (0.00ns) (grouped into LUT with out node ps_175)   --->   "%tmp_515 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_82, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3478 'bitselect' 'tmp_515' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3479 [1/1] (0.00ns)   --->   "%tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_288, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3479 'bitselect' 'tmp_516' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3480 [1/1] (0.00ns) (grouped into LUT with out node ps_175)   --->   "%or_ln381_328 = or i1 %tmp_514, i1 %icmp_ln381_82" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3480 'or' 'or_ln381_328' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3481 [1/1] (0.00ns) (grouped into LUT with out node ps_175)   --->   "%and_ln381_410 = and i1 %or_ln381_328, i1 %tmp_515" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3481 'and' 'and_ln381_410' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node ps_175)   --->   "%zext_ln381_165 = zext i1 %and_ln381_410" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3482 'zext' 'zext_ln381_165' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3483 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_175 = add i28 %ps_174, i28 %zext_ln381_165" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3483 'add' 'ps_175' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3484 [1/1] (0.00ns)   --->   "%tmp_517 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_175, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3484 'bitselect' 'tmp_517' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3485 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_411)   --->   "%xor_ln381_410 = xor i1 %tmp_517, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3485 'xor' 'xor_ln381_410' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3486 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_411 = and i1 %tmp_516, i1 %xor_ln381_410" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3486 'and' 'and_ln381_411' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3487 [1/1] (0.28ns)   --->   "%xor_ln381_411 = xor i1 %tmp_513, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3487 'xor' 'xor_ln381_411' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3488 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_412)   --->   "%select_ln381_328 = select i1 %and_ln381_411, i1 %tmp_513, i1 %xor_ln381_411" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3488 'select' 'select_ln381_328' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_414)   --->   "%select_ln381_329 = select i1 %and_ln381_411, i1 %xor_ln381_411, i1 %tmp_513" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3489 'select' 'select_ln381_329' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_414)   --->   "%xor_ln381_412 = xor i1 %tmp_516, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3490 'xor' 'xor_ln381_412' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_414)   --->   "%or_ln381_329 = or i1 %tmp_517, i1 %xor_ln381_412" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3491 'or' 'or_ln381_329' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_412)   --->   "%xor_ln381_413 = xor i1 %select_ln381_328, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3492 'xor' 'xor_ln381_413' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_412)   --->   "%or_ln381_330 = or i1 %tmp_517, i1 %xor_ln381_413" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3493 'or' 'or_ln381_330' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3494 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_412 = and i1 %or_ln381_330, i1 %xor_ln381_411" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3494 'and' 'and_ln381_412' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_414)   --->   "%and_ln381_413 = and i1 %tmp_517, i1 %select_ln381_329" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3495 'and' 'and_ln381_413' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3496 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_414 = xor i1 %and_ln381_413, i1 %or_ln381_329" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3496 'xor' 'xor_ln381_414' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_331)   --->   "%and_ln381_414 = and i1 %xor_ln381_414, i1 %tmp_513" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3497 'and' 'and_ln381_414' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3498 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_331)   --->   "%or_ln381_331 = or i1 %and_ln381_412, i1 %and_ln381_414" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3498 'or' 'or_ln381_331' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_331)   --->   "%select_ln381_330 = select i1 %and_ln381_412, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3499 'select' 'select_ln381_330' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3500 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_331 = select i1 %or_ln381_331, i28 %select_ln381_330, i28 %ps_175" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3500 'select' 'select_ln381_331' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3501 [1/1] (0.00ns)   --->   "%sext_ln381_230 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3501 'sext' 'sext_ln381_230' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3502 [1/1] (0.00ns)   --->   "%zext_ln381_168 = zext i16 %tmp_185_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3502 'zext' 'zext_ln381_168' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3503 [1/1] (2.38ns)   --->   "%mul_ln381_84 = mul i32 %zext_ln381_168, i32 %sext_ln381_230" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3503 'mul' 'mul_ln381_84' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3504 [1/1] (0.00ns)   --->   "%trunc_ln381_84 = trunc i32 %mul_ln381_84" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3504 'trunc' 'trunc_ln381_84' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3505 [1/1] (0.77ns)   --->   "%icmp_ln381_84 = icmp_ne  i7 %trunc_ln381_84, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3505 'icmp' 'icmp_ln381_84' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln381_233 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3506 'sext' 'sext_ln381_233' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3507 [1/1] (0.00ns)   --->   "%zext_ln381_170 = zext i16 %tmp_187_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3507 'zext' 'zext_ln381_170' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3508 [1/1] (2.38ns)   --->   "%mul_ln381_85 = mul i32 %zext_ln381_170, i32 %sext_ln381_233" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3508 'mul' 'mul_ln381_85' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3509 [1/1] (0.00ns)   --->   "%trunc_ln381_85 = trunc i32 %mul_ln381_85" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3509 'trunc' 'trunc_ln381_85' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3510 [1/1] (0.77ns)   --->   "%icmp_ln381_85 = icmp_ne  i7 %trunc_ln381_85, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3510 'icmp' 'icmp_ln381_85' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_355)   --->   "%sext_ln372_23 = sext i25 %ps_188" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3511 'sext' 'sext_ln372_23' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3512 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_441)   --->   "%xor_ln381_440 = xor i1 %tmp_549, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3512 'xor' 'xor_ln381_440' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3513 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_441 = and i1 %tmp_548, i1 %xor_ln381_440" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3513 'and' 'and_ln381_441' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3514 [1/1] (0.28ns)   --->   "%xor_ln381_441 = xor i1 %tmp_545, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3514 'xor' 'xor_ln381_441' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_442)   --->   "%select_ln381_352 = select i1 %and_ln381_441, i1 %tmp_545, i1 %xor_ln381_441" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3515 'select' 'select_ln381_352' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_444)   --->   "%select_ln381_353 = select i1 %and_ln381_441, i1 %xor_ln381_441, i1 %tmp_545" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3516 'select' 'select_ln381_353' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_444)   --->   "%xor_ln381_442 = xor i1 %tmp_548, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3517 'xor' 'xor_ln381_442' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_444)   --->   "%or_ln381_353 = or i1 %tmp_549, i1 %xor_ln381_442" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3518 'or' 'or_ln381_353' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3519 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_442)   --->   "%xor_ln381_443 = xor i1 %select_ln381_352, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3519 'xor' 'xor_ln381_443' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3520 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_442)   --->   "%or_ln381_354 = or i1 %tmp_549, i1 %xor_ln381_443" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3520 'or' 'or_ln381_354' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3521 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_442 = and i1 %or_ln381_354, i1 %xor_ln381_441" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3521 'and' 'and_ln381_442' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3522 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_444)   --->   "%and_ln381_443 = and i1 %tmp_549, i1 %select_ln381_353" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3522 'and' 'and_ln381_443' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3523 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_444 = xor i1 %and_ln381_443, i1 %or_ln381_353" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3523 'xor' 'xor_ln381_444' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_355)   --->   "%and_ln381_444 = and i1 %xor_ln381_444, i1 %tmp_545" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3524 'and' 'and_ln381_444' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_355)   --->   "%or_ln381_355 = or i1 %and_ln381_442, i1 %and_ln381_444" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3525 'or' 'or_ln381_355' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3526 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_355)   --->   "%select_ln381_354 = select i1 %and_ln381_442, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3526 'select' 'select_ln381_354' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3527 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_355 = select i1 %or_ln381_355, i28 %select_ln381_354, i28 %sext_ln372_23" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3527 'select' 'select_ln381_355' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3528 [1/1] (0.00ns)   --->   "%shl_ln381_76 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_355, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3528 'bitconcatenate' 'shl_ln381_76' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln381_244 = sext i36 %shl_ln381_76" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3529 'sext' 'sext_ln381_244' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3530 [1/1] (0.00ns)   --->   "%sext_ln381_245 = sext i32 %mul_ln381_89" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3530 'sext' 'sext_ln381_245' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3531 [1/1] (0.00ns)   --->   "%sext_ln381_517 = sext i32 %mul_ln381_89" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3531 'sext' 'sext_ln381_517' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3532 [1/1] (1.02ns)   --->   "%add_ln381_165 = add i37 %sext_ln381_244, i37 %sext_ln381_245" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3532 'add' 'add_ln381_165' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3533 [1/1] (1.02ns)   --->   "%add_ln381_306 = add i36 %shl_ln381_76, i36 %sext_ln381_517" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3533 'add' 'add_ln381_306' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3534 [1/1] (0.00ns)   --->   "%tmp_550 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_165, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3534 'bitselect' 'tmp_550' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node ps_190)   --->   "%ps_189 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_306, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3535 'partselect' 'ps_189' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3536 [1/1] (0.00ns) (grouped into LUT with out node ps_190)   --->   "%tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_306, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3536 'bitselect' 'tmp_551' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node ps_190)   --->   "%tmp_552 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_89, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3537 'bitselect' 'tmp_552' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3538 [1/1] (0.00ns)   --->   "%tmp_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_306, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3538 'bitselect' 'tmp_553' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3539 [1/1] (0.00ns) (grouped into LUT with out node ps_190)   --->   "%or_ln381_356 = or i1 %tmp_551, i1 %icmp_ln381_89" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3539 'or' 'or_ln381_356' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3540 [1/1] (0.00ns) (grouped into LUT with out node ps_190)   --->   "%and_ln381_445 = and i1 %or_ln381_356, i1 %tmp_552" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3540 'and' 'and_ln381_445' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3541 [1/1] (0.00ns) (grouped into LUT with out node ps_190)   --->   "%zext_ln381_179 = zext i1 %and_ln381_445" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3541 'zext' 'zext_ln381_179' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3542 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_190 = add i28 %ps_189, i28 %zext_ln381_179" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3542 'add' 'ps_190' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3543 [1/1] (0.00ns)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_190, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3543 'bitselect' 'tmp_554' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_446)   --->   "%xor_ln381_445 = xor i1 %tmp_554, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3544 'xor' 'xor_ln381_445' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3545 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_446 = and i1 %tmp_553, i1 %xor_ln381_445" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3545 'and' 'and_ln381_446' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3546 [1/1] (0.28ns)   --->   "%xor_ln381_446 = xor i1 %tmp_550, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3546 'xor' 'xor_ln381_446' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3547 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_447)   --->   "%select_ln381_356 = select i1 %and_ln381_446, i1 %tmp_550, i1 %xor_ln381_446" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3547 'select' 'select_ln381_356' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_449)   --->   "%select_ln381_357 = select i1 %and_ln381_446, i1 %xor_ln381_446, i1 %tmp_550" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3548 'select' 'select_ln381_357' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_449)   --->   "%xor_ln381_447 = xor i1 %tmp_553, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3549 'xor' 'xor_ln381_447' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_449)   --->   "%or_ln381_357 = or i1 %tmp_554, i1 %xor_ln381_447" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3550 'or' 'or_ln381_357' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_447)   --->   "%xor_ln381_448 = xor i1 %select_ln381_356, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3551 'xor' 'xor_ln381_448' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3552 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_447)   --->   "%or_ln381_358 = or i1 %tmp_554, i1 %xor_ln381_448" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3552 'or' 'or_ln381_358' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3553 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_447 = and i1 %or_ln381_358, i1 %xor_ln381_446" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3553 'and' 'and_ln381_447' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_449)   --->   "%and_ln381_448 = and i1 %tmp_554, i1 %select_ln381_357" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3554 'and' 'and_ln381_448' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3555 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_449 = xor i1 %and_ln381_448, i1 %or_ln381_357" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3555 'xor' 'xor_ln381_449' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3556 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_359)   --->   "%and_ln381_449 = and i1 %xor_ln381_449, i1 %tmp_550" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3556 'and' 'and_ln381_449' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3557 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_359)   --->   "%or_ln381_359 = or i1 %and_ln381_447, i1 %and_ln381_449" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3557 'or' 'or_ln381_359' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_359)   --->   "%select_ln381_358 = select i1 %and_ln381_447, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3558 'select' 'select_ln381_358' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3559 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_359 = select i1 %or_ln381_359, i28 %select_ln381_358, i28 %ps_190" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3559 'select' 'select_ln381_359' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3560 [1/1] (0.00ns)   --->   "%shl_ln381_77 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_359, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3560 'bitconcatenate' 'shl_ln381_77' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3561 [1/1] (0.00ns)   --->   "%sext_ln381_247 = sext i36 %shl_ln381_77" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3561 'sext' 'sext_ln381_247' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3562 [1/1] (0.00ns)   --->   "%sext_ln381_248 = sext i32 %mul_ln381_90" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3562 'sext' 'sext_ln381_248' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3563 [1/1] (0.00ns)   --->   "%sext_ln381_518 = sext i32 %mul_ln381_90" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3563 'sext' 'sext_ln381_518' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3564 [1/1] (1.02ns)   --->   "%add_ln381_167 = add i37 %sext_ln381_247, i37 %sext_ln381_248" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3564 'add' 'add_ln381_167' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3565 [1/1] (1.02ns)   --->   "%add_ln381_308 = add i36 %shl_ln381_77, i36 %sext_ln381_518" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3565 'add' 'add_ln381_308' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3566 [1/1] (0.00ns)   --->   "%tmp_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_167, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3566 'bitselect' 'tmp_555' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node ps_192)   --->   "%ps_191 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_308, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3567 'partselect' 'ps_191' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3568 [1/1] (0.00ns) (grouped into LUT with out node ps_192)   --->   "%tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_308, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3568 'bitselect' 'tmp_556' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3569 [1/1] (0.00ns) (grouped into LUT with out node ps_192)   --->   "%tmp_557 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_90, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3569 'bitselect' 'tmp_557' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3570 [1/1] (0.00ns)   --->   "%tmp_558 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_308, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3570 'bitselect' 'tmp_558' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node ps_192)   --->   "%or_ln381_360 = or i1 %tmp_556, i1 %icmp_ln381_90" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3571 'or' 'or_ln381_360' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node ps_192)   --->   "%and_ln381_450 = and i1 %or_ln381_360, i1 %tmp_557" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3572 'and' 'and_ln381_450' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3573 [1/1] (0.00ns) (grouped into LUT with out node ps_192)   --->   "%zext_ln381_181 = zext i1 %and_ln381_450" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3573 'zext' 'zext_ln381_181' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3574 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_192 = add i28 %ps_191, i28 %zext_ln381_181" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3574 'add' 'ps_192' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3575 [1/1] (0.00ns)   --->   "%tmp_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_192, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3575 'bitselect' 'tmp_559' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_451)   --->   "%xor_ln381_450 = xor i1 %tmp_559, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3576 'xor' 'xor_ln381_450' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3577 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_451 = and i1 %tmp_558, i1 %xor_ln381_450" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3577 'and' 'and_ln381_451' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3578 [1/1] (0.28ns)   --->   "%xor_ln381_451 = xor i1 %tmp_555, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3578 'xor' 'xor_ln381_451' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3579 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_452)   --->   "%select_ln381_360 = select i1 %and_ln381_451, i1 %tmp_555, i1 %xor_ln381_451" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3579 'select' 'select_ln381_360' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_454)   --->   "%select_ln381_361 = select i1 %and_ln381_451, i1 %xor_ln381_451, i1 %tmp_555" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3580 'select' 'select_ln381_361' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_454)   --->   "%xor_ln381_452 = xor i1 %tmp_558, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3581 'xor' 'xor_ln381_452' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_454)   --->   "%or_ln381_361 = or i1 %tmp_559, i1 %xor_ln381_452" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3582 'or' 'or_ln381_361' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_452)   --->   "%xor_ln381_453 = xor i1 %select_ln381_360, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3583 'xor' 'xor_ln381_453' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_452)   --->   "%or_ln381_362 = or i1 %tmp_559, i1 %xor_ln381_453" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3584 'or' 'or_ln381_362' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3585 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_452 = and i1 %or_ln381_362, i1 %xor_ln381_451" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3585 'and' 'and_ln381_452' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_454)   --->   "%and_ln381_453 = and i1 %tmp_559, i1 %select_ln381_361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3586 'and' 'and_ln381_453' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3587 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_454 = xor i1 %and_ln381_453, i1 %or_ln381_361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3587 'xor' 'xor_ln381_454' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_363)   --->   "%and_ln381_454 = and i1 %xor_ln381_454, i1 %tmp_555" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3588 'and' 'and_ln381_454' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_363)   --->   "%or_ln381_363 = or i1 %and_ln381_452, i1 %and_ln381_454" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3589 'or' 'or_ln381_363' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_363)   --->   "%select_ln381_362 = select i1 %and_ln381_452, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3590 'select' 'select_ln381_362' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3591 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_363 = select i1 %or_ln381_363, i28 %select_ln381_362, i28 %ps_192" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3591 'select' 'select_ln381_363' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln381_252 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3592 'sext' 'sext_ln381_252' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3593 [1/1] (0.00ns)   --->   "%zext_ln381_184 = zext i16 %tmp_201_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3593 'zext' 'zext_ln381_184' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3594 [1/1] (2.38ns)   --->   "%mul_ln381_92 = mul i32 %zext_ln381_184, i32 %sext_ln381_252" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3594 'mul' 'mul_ln381_92' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3595 [1/1] (0.00ns)   --->   "%trunc_ln381_92 = trunc i32 %mul_ln381_92" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3595 'trunc' 'trunc_ln381_92' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3596 [1/1] (0.77ns)   --->   "%icmp_ln381_92 = icmp_ne  i7 %trunc_ln381_92, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3596 'icmp' 'icmp_ln381_92' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln381_255 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3597 'sext' 'sext_ln381_255' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3598 [1/1] (0.00ns)   --->   "%zext_ln381_186 = zext i16 %tmp_203_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3598 'zext' 'zext_ln381_186' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3599 [1/1] (2.38ns)   --->   "%mul_ln381_93 = mul i32 %zext_ln381_186, i32 %sext_ln381_255" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3599 'mul' 'mul_ln381_93' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3600 [1/1] (0.00ns)   --->   "%trunc_ln381_93 = trunc i32 %mul_ln381_93" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3600 'trunc' 'trunc_ln381_93' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3601 [1/1] (0.77ns)   --->   "%icmp_ln381_93 = icmp_ne  i7 %trunc_ln381_93, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3601 'icmp' 'icmp_ln381_93' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_491)   --->   "%xor_ln381_490 = xor i1 %tmp_601, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3602 'xor' 'xor_ln381_490' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3603 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_491 = and i1 %tmp_600, i1 %xor_ln381_490" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3603 'and' 'and_ln381_491' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3604 [1/1] (0.28ns)   --->   "%xor_ln381_491 = xor i1 %tmp_597, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3604 'xor' 'xor_ln381_491' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3605 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_492)   --->   "%select_ln381_392 = select i1 %and_ln381_491, i1 %tmp_597, i1 %xor_ln381_491" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3605 'select' 'select_ln381_392' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_494)   --->   "%select_ln381_393 = select i1 %and_ln381_491, i1 %xor_ln381_491, i1 %tmp_597" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3606 'select' 'select_ln381_393' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_494)   --->   "%xor_ln381_492 = xor i1 %tmp_600, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3607 'xor' 'xor_ln381_492' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_494)   --->   "%or_ln381_393 = or i1 %tmp_601, i1 %xor_ln381_492" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3608 'or' 'or_ln381_393' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3609 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_492)   --->   "%xor_ln381_493 = xor i1 %select_ln381_392, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3609 'xor' 'xor_ln381_493' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_492)   --->   "%or_ln381_394 = or i1 %tmp_601, i1 %xor_ln381_493" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3610 'or' 'or_ln381_394' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3611 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_492 = and i1 %or_ln381_394, i1 %xor_ln381_491" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3611 'and' 'and_ln381_492' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_494)   --->   "%and_ln381_493 = and i1 %tmp_601, i1 %select_ln381_393" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3612 'and' 'and_ln381_493' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3613 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_494 = xor i1 %and_ln381_493, i1 %or_ln381_393" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3613 'xor' 'xor_ln381_494' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_395)   --->   "%and_ln381_494 = and i1 %xor_ln381_494, i1 %tmp_597" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3614 'and' 'and_ln381_494' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_395)   --->   "%or_ln381_395 = or i1 %and_ln381_492, i1 %and_ln381_494" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3615 'or' 'or_ln381_395' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3616 [1/1] (0.00ns)   --->   "%sext_ln381_271 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3616 'sext' 'sext_ln381_271' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3617 [1/1] (0.00ns)   --->   "%zext_ln381_198 = zext i16 %tmp_215_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3617 'zext' 'zext_ln381_198' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3618 [1/1] (2.38ns)   --->   "%mul_ln381_99 = mul i32 %zext_ln381_198, i32 %sext_ln381_271" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3618 'mul' 'mul_ln381_99' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_395)   --->   "%select_ln381_394 = select i1 %and_ln381_492, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3619 'select' 'select_ln381_394' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3620 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_395 = select i1 %or_ln381_395, i28 %select_ln381_394, i28 %ps_209" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3620 'select' 'select_ln381_395' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3621 [1/1] (0.00ns)   --->   "%shl_ln381_85 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_395, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3621 'bitconcatenate' 'shl_ln381_85' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3622 [1/1] (0.00ns)   --->   "%sext_ln381_272 = sext i36 %shl_ln381_85" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3622 'sext' 'sext_ln381_272' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3623 [1/1] (0.00ns)   --->   "%sext_ln381_273 = sext i32 %mul_ln381_99" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3623 'sext' 'sext_ln381_273' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3624 [1/1] (0.00ns)   --->   "%sext_ln381_526 = sext i32 %mul_ln381_99" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3624 'sext' 'sext_ln381_526' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3625 [1/1] (1.02ns)   --->   "%add_ln381_184 = add i37 %sext_ln381_272, i37 %sext_ln381_273" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3625 'add' 'add_ln381_184' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3626 [1/1] (1.02ns)   --->   "%add_ln381_325 = add i36 %shl_ln381_85, i36 %sext_ln381_526" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3626 'add' 'add_ln381_325' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3627 [1/1] (0.00ns)   --->   "%tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_184, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3627 'bitselect' 'tmp_602' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node ps_211)   --->   "%ps_210 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_325, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3628 'partselect' 'ps_210' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node ps_211)   --->   "%tmp_603 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_325, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3629 'bitselect' 'tmp_603' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node ps_211)   --->   "%tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_99, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3630 'bitselect' 'tmp_604' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3631 [1/1] (0.00ns)   --->   "%trunc_ln381_99 = trunc i32 %mul_ln381_99" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3631 'trunc' 'trunc_ln381_99' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3632 [1/1] (0.77ns)   --->   "%icmp_ln381_99 = icmp_ne  i7 %trunc_ln381_99, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3632 'icmp' 'icmp_ln381_99' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3633 [1/1] (0.00ns)   --->   "%tmp_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_325, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3633 'bitselect' 'tmp_605' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node ps_211)   --->   "%or_ln381_396 = or i1 %tmp_603, i1 %icmp_ln381_99" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3634 'or' 'or_ln381_396' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node ps_211)   --->   "%and_ln381_495 = and i1 %or_ln381_396, i1 %tmp_604" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3635 'and' 'and_ln381_495' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3636 [1/1] (0.00ns) (grouped into LUT with out node ps_211)   --->   "%zext_ln381_199 = zext i1 %and_ln381_495" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3636 'zext' 'zext_ln381_199' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3637 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_211 = add i28 %ps_210, i28 %zext_ln381_199" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3637 'add' 'ps_211' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3638 [1/1] (0.00ns)   --->   "%tmp_606 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_211, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3638 'bitselect' 'tmp_606' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3639 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_496)   --->   "%xor_ln381_495 = xor i1 %tmp_606, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3639 'xor' 'xor_ln381_495' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3640 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_496 = and i1 %tmp_605, i1 %xor_ln381_495" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3640 'and' 'and_ln381_496' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3641 [1/1] (0.28ns)   --->   "%xor_ln381_496 = xor i1 %tmp_602, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3641 'xor' 'xor_ln381_496' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_497)   --->   "%select_ln381_396 = select i1 %and_ln381_496, i1 %tmp_602, i1 %xor_ln381_496" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3642 'select' 'select_ln381_396' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_499)   --->   "%select_ln381_397 = select i1 %and_ln381_496, i1 %xor_ln381_496, i1 %tmp_602" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3643 'select' 'select_ln381_397' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_499)   --->   "%xor_ln381_497 = xor i1 %tmp_605, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3644 'xor' 'xor_ln381_497' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_499)   --->   "%or_ln381_397 = or i1 %tmp_606, i1 %xor_ln381_497" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3645 'or' 'or_ln381_397' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3646 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_497)   --->   "%xor_ln381_498 = xor i1 %select_ln381_396, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3646 'xor' 'xor_ln381_498' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3647 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_497)   --->   "%or_ln381_398 = or i1 %tmp_606, i1 %xor_ln381_498" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3647 'or' 'or_ln381_398' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3648 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_497 = and i1 %or_ln381_398, i1 %xor_ln381_496" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3648 'and' 'and_ln381_497' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_499)   --->   "%and_ln381_498 = and i1 %tmp_606, i1 %select_ln381_397" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3649 'and' 'and_ln381_498' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3650 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_499 = xor i1 %and_ln381_498, i1 %or_ln381_397" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3650 'xor' 'xor_ln381_499' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3651 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_399)   --->   "%and_ln381_499 = and i1 %xor_ln381_499, i1 %tmp_602" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3651 'and' 'and_ln381_499' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3652 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_399)   --->   "%or_ln381_399 = or i1 %and_ln381_497, i1 %and_ln381_499" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3652 'or' 'or_ln381_399' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln381_274 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3653 'sext' 'sext_ln381_274' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3654 [1/1] (0.00ns)   --->   "%zext_ln381_200 = zext i16 %tmp_217_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3654 'zext' 'zext_ln381_200' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3655 [1/1] (2.38ns)   --->   "%mul_ln381_100 = mul i32 %zext_ln381_200, i32 %sext_ln381_274" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3655 'mul' 'mul_ln381_100' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3656 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_399)   --->   "%select_ln381_398 = select i1 %and_ln381_497, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3656 'select' 'select_ln381_398' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3657 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_399 = select i1 %or_ln381_399, i28 %select_ln381_398, i28 %ps_211" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3657 'select' 'select_ln381_399' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3658 [1/1] (0.00ns)   --->   "%shl_ln381_86 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_399, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3658 'bitconcatenate' 'shl_ln381_86' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3659 [1/1] (0.00ns)   --->   "%sext_ln381_275 = sext i36 %shl_ln381_86" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3659 'sext' 'sext_ln381_275' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3660 [1/1] (0.00ns)   --->   "%sext_ln381_276 = sext i32 %mul_ln381_100" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3660 'sext' 'sext_ln381_276' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3661 [1/1] (0.00ns)   --->   "%sext_ln381_527 = sext i32 %mul_ln381_100" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3661 'sext' 'sext_ln381_527' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3662 [1/1] (1.02ns)   --->   "%add_ln381_186 = add i37 %sext_ln381_275, i37 %sext_ln381_276" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3662 'add' 'add_ln381_186' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3663 [1/1] (1.02ns)   --->   "%add_ln381_327 = add i36 %shl_ln381_86, i36 %sext_ln381_527" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3663 'add' 'add_ln381_327' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3664 [1/1] (0.00ns)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_186, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3664 'bitselect' 'tmp_607' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3665 [1/1] (0.00ns) (grouped into LUT with out node ps_213)   --->   "%ps_212 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_327, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3665 'partselect' 'ps_212' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node ps_213)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_327, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3666 'bitselect' 'tmp_608' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node ps_213)   --->   "%tmp_609 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_100, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3667 'bitselect' 'tmp_609' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3668 [1/1] (0.00ns)   --->   "%trunc_ln381_100 = trunc i32 %mul_ln381_100" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3668 'trunc' 'trunc_ln381_100' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3669 [1/1] (0.77ns)   --->   "%icmp_ln381_100 = icmp_ne  i7 %trunc_ln381_100, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3669 'icmp' 'icmp_ln381_100' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3670 [1/1] (0.00ns)   --->   "%tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_327, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3670 'bitselect' 'tmp_610' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3671 [1/1] (0.00ns) (grouped into LUT with out node ps_213)   --->   "%or_ln381_400 = or i1 %tmp_608, i1 %icmp_ln381_100" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3671 'or' 'or_ln381_400' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node ps_213)   --->   "%and_ln381_500 = and i1 %or_ln381_400, i1 %tmp_609" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3672 'and' 'and_ln381_500' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node ps_213)   --->   "%zext_ln381_201 = zext i1 %and_ln381_500" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3673 'zext' 'zext_ln381_201' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3674 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_213 = add i28 %ps_212, i28 %zext_ln381_201" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3674 'add' 'ps_213' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3675 [1/1] (0.00ns)   --->   "%tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_213, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3675 'bitselect' 'tmp_611' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3676 [1/1] (0.00ns)   --->   "%sext_ln381_277 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3676 'sext' 'sext_ln381_277' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3677 [1/1] (0.00ns)   --->   "%zext_ln381_202 = zext i16 %tmp_219_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3677 'zext' 'zext_ln381_202' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3678 [1/1] (2.38ns)   --->   "%mul_ln381_101 = mul i32 %zext_ln381_202, i32 %sext_ln381_277" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3678 'mul' 'mul_ln381_101' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3679 [1/1] (0.00ns)   --->   "%trunc_ln381_101 = trunc i32 %mul_ln381_101" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3679 'trunc' 'trunc_ln381_101' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3680 [1/1] (0.77ns)   --->   "%icmp_ln381_101 = icmp_ne  i7 %trunc_ln381_101, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3680 'icmp' 'icmp_ln381_101' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3681 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_526)   --->   "%xor_ln381_525 = xor i1 %tmp_638, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3681 'xor' 'xor_ln381_525' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3682 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_526 = and i1 %tmp_637, i1 %xor_ln381_525" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3682 'and' 'and_ln381_526' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3683 [1/1] (0.28ns)   --->   "%xor_ln381_526 = xor i1 %tmp_634, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3683 'xor' 'xor_ln381_526' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3684 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_527)   --->   "%select_ln381_420 = select i1 %and_ln381_526, i1 %tmp_634, i1 %xor_ln381_526" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3684 'select' 'select_ln381_420' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_529)   --->   "%select_ln381_421 = select i1 %and_ln381_526, i1 %xor_ln381_526, i1 %tmp_634" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3685 'select' 'select_ln381_421' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_529)   --->   "%xor_ln381_527 = xor i1 %tmp_637, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3686 'xor' 'xor_ln381_527' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_529)   --->   "%or_ln381_421 = or i1 %tmp_638, i1 %xor_ln381_527" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3687 'or' 'or_ln381_421' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3688 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_527)   --->   "%xor_ln381_528 = xor i1 %select_ln381_420, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3688 'xor' 'xor_ln381_528' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3689 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_527)   --->   "%or_ln381_422 = or i1 %tmp_638, i1 %xor_ln381_528" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3689 'or' 'or_ln381_422' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3690 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_527 = and i1 %or_ln381_422, i1 %xor_ln381_526" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3690 'and' 'and_ln381_527' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_529)   --->   "%and_ln381_528 = and i1 %tmp_638, i1 %select_ln381_421" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3691 'and' 'and_ln381_528' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3692 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_529 = xor i1 %and_ln381_528, i1 %or_ln381_421" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3692 'xor' 'xor_ln381_529' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3693 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_423)   --->   "%and_ln381_529 = and i1 %xor_ln381_529, i1 %tmp_634" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3693 'and' 'and_ln381_529' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3694 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_423)   --->   "%or_ln381_423 = or i1 %and_ln381_527, i1 %and_ln381_529" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3694 'or' 'or_ln381_423' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln381_290 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3695 'sext' 'sext_ln381_290' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3696 [1/1] (0.00ns)   --->   "%zext_ln381_212 = zext i16 %tmp_229_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3696 'zext' 'zext_ln381_212' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3697 [1/1] (2.38ns)   --->   "%mul_ln381_106 = mul i32 %zext_ln381_212, i32 %sext_ln381_290" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3697 'mul' 'mul_ln381_106' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_423)   --->   "%select_ln381_422 = select i1 %and_ln381_527, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3698 'select' 'select_ln381_422' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3699 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_423 = select i1 %or_ln381_423, i28 %select_ln381_422, i28 %ps_224" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3699 'select' 'select_ln381_423' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3700 [1/1] (0.00ns)   --->   "%shl_ln381_91 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_423, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3700 'bitconcatenate' 'shl_ln381_91' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3701 [1/1] (0.00ns)   --->   "%sext_ln381_291 = sext i36 %shl_ln381_91" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3701 'sext' 'sext_ln381_291' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3702 [1/1] (0.00ns)   --->   "%sext_ln381_292 = sext i32 %mul_ln381_106" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3702 'sext' 'sext_ln381_292' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3703 [1/1] (0.00ns)   --->   "%sext_ln381_532 = sext i32 %mul_ln381_106" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3703 'sext' 'sext_ln381_532' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3704 [1/1] (1.02ns)   --->   "%add_ln381_197 = add i37 %sext_ln381_291, i37 %sext_ln381_292" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3704 'add' 'add_ln381_197' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3705 [1/1] (1.02ns)   --->   "%add_ln381_338 = add i36 %shl_ln381_91, i36 %sext_ln381_532" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3705 'add' 'add_ln381_338' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3706 [1/1] (0.00ns)   --->   "%tmp_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_197, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3706 'bitselect' 'tmp_639' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3707 [1/1] (0.00ns) (grouped into LUT with out node ps_226)   --->   "%ps_225 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_338, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3707 'partselect' 'ps_225' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node ps_226)   --->   "%tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_338, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3708 'bitselect' 'tmp_640' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3709 [1/1] (0.00ns) (grouped into LUT with out node ps_226)   --->   "%tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_106, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3709 'bitselect' 'tmp_641' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3710 [1/1] (0.00ns)   --->   "%trunc_ln381_106 = trunc i32 %mul_ln381_106" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3710 'trunc' 'trunc_ln381_106' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3711 [1/1] (0.77ns)   --->   "%icmp_ln381_106 = icmp_ne  i7 %trunc_ln381_106, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3711 'icmp' 'icmp_ln381_106' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3712 [1/1] (0.00ns)   --->   "%tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_338, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3712 'bitselect' 'tmp_642' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3713 [1/1] (0.00ns) (grouped into LUT with out node ps_226)   --->   "%or_ln381_424 = or i1 %tmp_640, i1 %icmp_ln381_106" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3713 'or' 'or_ln381_424' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3714 [1/1] (0.00ns) (grouped into LUT with out node ps_226)   --->   "%and_ln381_530 = and i1 %or_ln381_424, i1 %tmp_641" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3714 'and' 'and_ln381_530' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node ps_226)   --->   "%zext_ln381_213 = zext i1 %and_ln381_530" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3715 'zext' 'zext_ln381_213' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3716 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_226 = add i28 %ps_225, i28 %zext_ln381_213" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3716 'add' 'ps_226' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3717 [1/1] (0.00ns)   --->   "%tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_226, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3717 'bitselect' 'tmp_643' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_531)   --->   "%xor_ln381_530 = xor i1 %tmp_643, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3718 'xor' 'xor_ln381_530' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3719 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_531 = and i1 %tmp_642, i1 %xor_ln381_530" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3719 'and' 'and_ln381_531' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3720 [1/1] (0.28ns)   --->   "%xor_ln381_531 = xor i1 %tmp_639, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3720 'xor' 'xor_ln381_531' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_532)   --->   "%select_ln381_424 = select i1 %and_ln381_531, i1 %tmp_639, i1 %xor_ln381_531" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3721 'select' 'select_ln381_424' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_534)   --->   "%select_ln381_425 = select i1 %and_ln381_531, i1 %xor_ln381_531, i1 %tmp_639" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3722 'select' 'select_ln381_425' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3723 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_534)   --->   "%xor_ln381_532 = xor i1 %tmp_642, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3723 'xor' 'xor_ln381_532' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_534)   --->   "%or_ln381_425 = or i1 %tmp_643, i1 %xor_ln381_532" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3724 'or' 'or_ln381_425' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3725 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_532)   --->   "%xor_ln381_533 = xor i1 %select_ln381_424, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3725 'xor' 'xor_ln381_533' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3726 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_532)   --->   "%or_ln381_426 = or i1 %tmp_643, i1 %xor_ln381_533" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3726 'or' 'or_ln381_426' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3727 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_532 = and i1 %or_ln381_426, i1 %xor_ln381_531" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3727 'and' 'and_ln381_532' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_534)   --->   "%and_ln381_533 = and i1 %tmp_643, i1 %select_ln381_425" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3728 'and' 'and_ln381_533' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3729 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_534 = xor i1 %and_ln381_533, i1 %or_ln381_425" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3729 'xor' 'xor_ln381_534' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_427)   --->   "%and_ln381_534 = and i1 %xor_ln381_534, i1 %tmp_639" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3730 'and' 'and_ln381_534' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3731 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_427)   --->   "%or_ln381_427 = or i1 %and_ln381_532, i1 %and_ln381_534" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3731 'or' 'or_ln381_427' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln381_293 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3732 'sext' 'sext_ln381_293' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3733 [1/1] (0.00ns)   --->   "%zext_ln381_214 = zext i16 %tmp_231_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3733 'zext' 'zext_ln381_214' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3734 [1/1] (2.38ns)   --->   "%mul_ln381_107 = mul i32 %zext_ln381_214, i32 %sext_ln381_293" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3734 'mul' 'mul_ln381_107' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3735 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_427)   --->   "%select_ln381_426 = select i1 %and_ln381_532, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3735 'select' 'select_ln381_426' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3736 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_427 = select i1 %or_ln381_427, i28 %select_ln381_426, i28 %ps_226" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3736 'select' 'select_ln381_427' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3737 [1/1] (0.00ns)   --->   "%shl_ln381_92 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_427, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3737 'bitconcatenate' 'shl_ln381_92' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3738 [1/1] (0.00ns)   --->   "%sext_ln381_294 = sext i36 %shl_ln381_92" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3738 'sext' 'sext_ln381_294' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3739 [1/1] (0.00ns)   --->   "%sext_ln381_295 = sext i32 %mul_ln381_107" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3739 'sext' 'sext_ln381_295' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3740 [1/1] (0.00ns)   --->   "%sext_ln381_533 = sext i32 %mul_ln381_107" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3740 'sext' 'sext_ln381_533' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3741 [1/1] (1.02ns)   --->   "%add_ln381_199 = add i37 %sext_ln381_294, i37 %sext_ln381_295" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3741 'add' 'add_ln381_199' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3742 [1/1] (1.02ns)   --->   "%add_ln381_340 = add i36 %shl_ln381_92, i36 %sext_ln381_533" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3742 'add' 'add_ln381_340' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3743 [1/1] (0.00ns)   --->   "%tmp_644 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_199, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3743 'bitselect' 'tmp_644' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3744 [1/1] (0.00ns) (grouped into LUT with out node ps_228)   --->   "%ps_227 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_340, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3744 'partselect' 'ps_227' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3745 [1/1] (0.00ns) (grouped into LUT with out node ps_228)   --->   "%tmp_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_340, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3745 'bitselect' 'tmp_645' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3746 [1/1] (0.00ns) (grouped into LUT with out node ps_228)   --->   "%tmp_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_107, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3746 'bitselect' 'tmp_646' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3747 [1/1] (0.00ns)   --->   "%trunc_ln381_107 = trunc i32 %mul_ln381_107" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3747 'trunc' 'trunc_ln381_107' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3748 [1/1] (0.77ns)   --->   "%icmp_ln381_107 = icmp_ne  i7 %trunc_ln381_107, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3748 'icmp' 'icmp_ln381_107' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3749 [1/1] (0.00ns)   --->   "%tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_340, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3749 'bitselect' 'tmp_647' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node ps_228)   --->   "%or_ln381_428 = or i1 %tmp_645, i1 %icmp_ln381_107" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3750 'or' 'or_ln381_428' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node ps_228)   --->   "%and_ln381_535 = and i1 %or_ln381_428, i1 %tmp_646" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3751 'and' 'and_ln381_535' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node ps_228)   --->   "%zext_ln381_215 = zext i1 %and_ln381_535" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3752 'zext' 'zext_ln381_215' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3753 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_228 = add i28 %ps_227, i28 %zext_ln381_215" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3753 'add' 'ps_228' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3754 [1/1] (0.00ns)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_228, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3754 'bitselect' 'tmp_648' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3755 [1/1] (0.00ns)   --->   "%sext_ln381_296 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3755 'sext' 'sext_ln381_296' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3756 [1/1] (0.00ns)   --->   "%zext_ln381_216 = zext i16 %tmp_233_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3756 'zext' 'zext_ln381_216' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3757 [1/1] (2.38ns)   --->   "%mul_ln381_108 = mul i32 %zext_ln381_216, i32 %sext_ln381_296" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3757 'mul' 'mul_ln381_108' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3758 [1/1] (0.00ns)   --->   "%trunc_ln381_108 = trunc i32 %mul_ln381_108" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3758 'trunc' 'trunc_ln381_108' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3759 [1/1] (0.77ns)   --->   "%icmp_ln381_108 = icmp_ne  i7 %trunc_ln381_108, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3759 'icmp' 'icmp_ln381_108' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3760 [1/1] (0.00ns)   --->   "%sext_ln381_308 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3760 'sext' 'sext_ln381_308' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3761 [1/1] (0.00ns)   --->   "%zext_ln381_224 = zext i16 %tmp_241_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3761 'zext' 'zext_ln381_224' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3762 [1/1] (2.38ns)   --->   "%mul_ln381_112 = mul i32 %zext_ln381_224, i32 %sext_ln381_308" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3762 'mul' 'mul_ln381_112' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3763 [1/1] (0.00ns)   --->   "%tmp_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_112, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3763 'bitselect' 'tmp_671' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3764 [1/1] (0.00ns) (grouped into LUT with out node ps_239)   --->   "%ps_238 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_112, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3764 'partselect' 'ps_238' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node ps_239)   --->   "%sext_ln372_28 = sext i24 %ps_238" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3765 'sext' 'sext_ln372_28' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node ps_239)   --->   "%tmp_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_112, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3766 'bitselect' 'tmp_672' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3767 [1/1] (0.00ns) (grouped into LUT with out node ps_239)   --->   "%tmp_673 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_112, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3767 'bitselect' 'tmp_673' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3768 [1/1] (0.00ns)   --->   "%trunc_ln381_112 = trunc i32 %mul_ln381_112" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3768 'trunc' 'trunc_ln381_112' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3769 [1/1] (0.77ns)   --->   "%icmp_ln381_112 = icmp_ne  i7 %trunc_ln381_112, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3769 'icmp' 'icmp_ln381_112' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3770 [1/1] (0.00ns)   --->   "%tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_112, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3770 'bitselect' 'tmp_674' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3771 [1/1] (0.00ns) (grouped into LUT with out node ps_239)   --->   "%or_ln381_448 = or i1 %tmp_672, i1 %icmp_ln381_112" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3771 'or' 'or_ln381_448' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3772 [1/1] (0.00ns) (grouped into LUT with out node ps_239)   --->   "%and_ln381_560 = and i1 %or_ln381_448, i1 %tmp_673" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3772 'and' 'and_ln381_560' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3773 [1/1] (0.00ns) (grouped into LUT with out node ps_239)   --->   "%zext_ln381_225 = zext i1 %and_ln381_560" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3773 'zext' 'zext_ln381_225' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3774 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_239 = add i25 %sext_ln372_28, i25 %zext_ln381_225" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3774 'add' 'ps_239' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_451)   --->   "%sext_ln372_29 = sext i25 %ps_239" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3775 'sext' 'sext_ln372_29' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3776 [1/1] (0.00ns)   --->   "%tmp_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_239, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3776 'bitselect' 'tmp_675' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3777 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_561)   --->   "%xor_ln381_560 = xor i1 %tmp_675, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3777 'xor' 'xor_ln381_560' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3778 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_561 = and i1 %tmp_674, i1 %xor_ln381_560" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3778 'and' 'and_ln381_561' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3779 [1/1] (0.28ns)   --->   "%xor_ln381_561 = xor i1 %tmp_671, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3779 'xor' 'xor_ln381_561' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3780 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_562)   --->   "%select_ln381_448 = select i1 %and_ln381_561, i1 %tmp_671, i1 %xor_ln381_561" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3780 'select' 'select_ln381_448' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_564)   --->   "%select_ln381_449 = select i1 %and_ln381_561, i1 %xor_ln381_561, i1 %tmp_671" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3781 'select' 'select_ln381_449' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_564)   --->   "%xor_ln381_562 = xor i1 %tmp_674, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3782 'xor' 'xor_ln381_562' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3783 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_564)   --->   "%or_ln381_449 = or i1 %tmp_675, i1 %xor_ln381_562" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3783 'or' 'or_ln381_449' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3784 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_562)   --->   "%xor_ln381_563 = xor i1 %select_ln381_448, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3784 'xor' 'xor_ln381_563' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3785 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_562)   --->   "%or_ln381_450 = or i1 %tmp_675, i1 %xor_ln381_563" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3785 'or' 'or_ln381_450' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3786 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_562 = and i1 %or_ln381_450, i1 %xor_ln381_561" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3786 'and' 'and_ln381_562' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3787 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_564)   --->   "%and_ln381_563 = and i1 %tmp_675, i1 %select_ln381_449" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3787 'and' 'and_ln381_563' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3788 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_564 = xor i1 %and_ln381_563, i1 %or_ln381_449" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3788 'xor' 'xor_ln381_564' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3789 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_451)   --->   "%and_ln381_564 = and i1 %xor_ln381_564, i1 %tmp_671" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3789 'and' 'and_ln381_564' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_451)   --->   "%or_ln381_451 = or i1 %and_ln381_562, i1 %and_ln381_564" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3790 'or' 'or_ln381_451' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln381_309 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3791 'sext' 'sext_ln381_309' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3792 [1/1] (0.00ns)   --->   "%zext_ln381_226 = zext i16 %tmp_243_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3792 'zext' 'zext_ln381_226' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3793 [1/1] (2.38ns)   --->   "%mul_ln381_113 = mul i32 %zext_ln381_226, i32 %sext_ln381_309" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3793 'mul' 'mul_ln381_113' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_451)   --->   "%select_ln381_450 = select i1 %and_ln381_562, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3794 'select' 'select_ln381_450' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3795 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_451 = select i1 %or_ln381_451, i28 %select_ln381_450, i28 %sext_ln372_29" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3795 'select' 'select_ln381_451' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3796 [1/1] (0.00ns)   --->   "%shl_ln381_97 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_451, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3796 'bitconcatenate' 'shl_ln381_97' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3797 [1/1] (0.00ns)   --->   "%sext_ln381_310 = sext i36 %shl_ln381_97" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3797 'sext' 'sext_ln381_310' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3798 [1/1] (0.00ns)   --->   "%sext_ln381_311 = sext i32 %mul_ln381_113" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3798 'sext' 'sext_ln381_311' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3799 [1/1] (0.00ns)   --->   "%sext_ln381_538 = sext i32 %mul_ln381_113" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3799 'sext' 'sext_ln381_538' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3800 [1/1] (1.02ns)   --->   "%add_ln381_210 = add i37 %sext_ln381_310, i37 %sext_ln381_311" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3800 'add' 'add_ln381_210' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3801 [1/1] (1.02ns)   --->   "%add_ln381_351 = add i36 %shl_ln381_97, i36 %sext_ln381_538" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3801 'add' 'add_ln381_351' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3802 [1/1] (0.00ns)   --->   "%tmp_676 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_210, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3802 'bitselect' 'tmp_676' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node ps_241)   --->   "%ps_240 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_351, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3803 'partselect' 'ps_240' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3804 [1/1] (0.00ns) (grouped into LUT with out node ps_241)   --->   "%tmp_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_351, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3804 'bitselect' 'tmp_677' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3805 [1/1] (0.00ns) (grouped into LUT with out node ps_241)   --->   "%tmp_678 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_113, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3805 'bitselect' 'tmp_678' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3806 [1/1] (0.00ns)   --->   "%trunc_ln381_113 = trunc i32 %mul_ln381_113" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3806 'trunc' 'trunc_ln381_113' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3807 [1/1] (0.77ns)   --->   "%icmp_ln381_113 = icmp_ne  i7 %trunc_ln381_113, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3807 'icmp' 'icmp_ln381_113' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3808 [1/1] (0.00ns)   --->   "%tmp_679 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_351, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3808 'bitselect' 'tmp_679' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3809 [1/1] (0.00ns) (grouped into LUT with out node ps_241)   --->   "%or_ln381_452 = or i1 %tmp_677, i1 %icmp_ln381_113" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3809 'or' 'or_ln381_452' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3810 [1/1] (0.00ns) (grouped into LUT with out node ps_241)   --->   "%and_ln381_565 = and i1 %or_ln381_452, i1 %tmp_678" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3810 'and' 'and_ln381_565' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node ps_241)   --->   "%zext_ln381_227 = zext i1 %and_ln381_565" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3811 'zext' 'zext_ln381_227' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3812 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_241 = add i28 %ps_240, i28 %zext_ln381_227" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3812 'add' 'ps_241' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3813 [1/1] (0.00ns)   --->   "%tmp_680 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_241, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3813 'bitselect' 'tmp_680' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3814 [1/1] (0.00ns)   --->   "%sext_ln381_312 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3814 'sext' 'sext_ln381_312' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3815 [1/1] (0.00ns)   --->   "%zext_ln381_228 = zext i16 %tmp_245_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3815 'zext' 'zext_ln381_228' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3816 [1/1] (2.38ns)   --->   "%mul_ln381_114 = mul i32 %zext_ln381_228, i32 %sext_ln381_312" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3816 'mul' 'mul_ln381_114' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3817 [1/1] (0.00ns)   --->   "%trunc_ln381_114 = trunc i32 %mul_ln381_114" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3817 'trunc' 'trunc_ln381_114' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3818 [1/1] (0.77ns)   --->   "%icmp_ln381_114 = icmp_ne  i7 %trunc_ln381_114, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3818 'icmp' 'icmp_ln381_114' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3819 [1/1] (0.00ns)   --->   "%sext_ln381_315 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3819 'sext' 'sext_ln381_315' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3820 [1/1] (0.00ns)   --->   "%zext_ln381_230 = zext i16 %tmp_247_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3820 'zext' 'zext_ln381_230' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3821 [1/1] (2.38ns)   --->   "%mul_ln381_115 = mul i32 %zext_ln381_230, i32 %sext_ln381_315" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3821 'mul' 'mul_ln381_115' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3822 [1/1] (0.00ns)   --->   "%trunc_ln381_115 = trunc i32 %mul_ln381_115" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3822 'trunc' 'trunc_ln381_115' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3823 [1/1] (0.77ns)   --->   "%icmp_ln381_115 = icmp_ne  i7 %trunc_ln381_115, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3823 'icmp' 'icmp_ln381_115' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3824 [1/1] (0.00ns)   --->   "%sext_ln381_318 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3824 'sext' 'sext_ln381_318' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3825 [1/1] (0.00ns)   --->   "%zext_ln381_232 = zext i16 %tmp_249_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3825 'zext' 'zext_ln381_232' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3826 [1/1] (2.38ns)   --->   "%mul_ln381_116 = mul i32 %zext_ln381_232, i32 %sext_ln381_318" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3826 'mul' 'mul_ln381_116' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3827 [1/1] (0.00ns)   --->   "%trunc_ln381_116 = trunc i32 %mul_ln381_116" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3827 'trunc' 'trunc_ln381_116' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3828 [1/1] (0.77ns)   --->   "%icmp_ln381_116 = icmp_ne  i7 %trunc_ln381_116, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3828 'icmp' 'icmp_ln381_116' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3829 [1/1] (0.00ns)   --->   "%sext_ln381_330 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3829 'sext' 'sext_ln381_330' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3830 [1/1] (0.00ns)   --->   "%zext_ln381_240 = zext i16 %tmp_257_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3830 'zext' 'zext_ln381_240' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3831 [1/1] (2.38ns)   --->   "%mul_ln381_120 = mul i32 %zext_ln381_240, i32 %sext_ln381_330" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3831 'mul' 'mul_ln381_120' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3832 [1/1] (0.00ns)   --->   "%tmp_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_120, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3832 'bitselect' 'tmp_713' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3833 [1/1] (0.00ns) (grouped into LUT with out node ps_256)   --->   "%ps_255 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_120, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3833 'partselect' 'ps_255' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3834 [1/1] (0.00ns) (grouped into LUT with out node ps_256)   --->   "%sext_ln372_30 = sext i24 %ps_255" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3834 'sext' 'sext_ln372_30' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node ps_256)   --->   "%tmp_714 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_120, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3835 'bitselect' 'tmp_714' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3836 [1/1] (0.00ns) (grouped into LUT with out node ps_256)   --->   "%tmp_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_120, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3836 'bitselect' 'tmp_715' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3837 [1/1] (0.00ns)   --->   "%trunc_ln381_120 = trunc i32 %mul_ln381_120" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3837 'trunc' 'trunc_ln381_120' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3838 [1/1] (0.77ns)   --->   "%icmp_ln381_120 = icmp_ne  i7 %trunc_ln381_120, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3838 'icmp' 'icmp_ln381_120' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3839 [1/1] (0.00ns)   --->   "%tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_120, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3839 'bitselect' 'tmp_716' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3840 [1/1] (0.00ns) (grouped into LUT with out node ps_256)   --->   "%or_ln381_480 = or i1 %tmp_714, i1 %icmp_ln381_120" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3840 'or' 'or_ln381_480' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3841 [1/1] (0.00ns) (grouped into LUT with out node ps_256)   --->   "%and_ln381_600 = and i1 %or_ln381_480, i1 %tmp_715" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3841 'and' 'and_ln381_600' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node ps_256)   --->   "%zext_ln381_241 = zext i1 %and_ln381_600" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3842 'zext' 'zext_ln381_241' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3843 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_256 = add i25 %sext_ln372_30, i25 %zext_ln381_241" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3843 'add' 'ps_256' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_483)   --->   "%sext_ln372_31 = sext i25 %ps_256" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3844 'sext' 'sext_ln372_31' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3845 [1/1] (0.00ns)   --->   "%tmp_717 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_256, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3845 'bitselect' 'tmp_717' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3846 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_601)   --->   "%xor_ln381_600 = xor i1 %tmp_717, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3846 'xor' 'xor_ln381_600' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3847 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_601 = and i1 %tmp_716, i1 %xor_ln381_600" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3847 'and' 'and_ln381_601' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3848 [1/1] (0.28ns)   --->   "%xor_ln381_601 = xor i1 %tmp_713, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3848 'xor' 'xor_ln381_601' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3849 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_602)   --->   "%select_ln381_480 = select i1 %and_ln381_601, i1 %tmp_713, i1 %xor_ln381_601" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3849 'select' 'select_ln381_480' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3850 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_604)   --->   "%select_ln381_481 = select i1 %and_ln381_601, i1 %xor_ln381_601, i1 %tmp_713" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3850 'select' 'select_ln381_481' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3851 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_604)   --->   "%xor_ln381_602 = xor i1 %tmp_716, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3851 'xor' 'xor_ln381_602' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_604)   --->   "%or_ln381_481 = or i1 %tmp_717, i1 %xor_ln381_602" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3852 'or' 'or_ln381_481' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_602)   --->   "%xor_ln381_603 = xor i1 %select_ln381_480, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3853 'xor' 'xor_ln381_603' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3854 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_602)   --->   "%or_ln381_482 = or i1 %tmp_717, i1 %xor_ln381_603" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3854 'or' 'or_ln381_482' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3855 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_602 = and i1 %or_ln381_482, i1 %xor_ln381_601" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3855 'and' 'and_ln381_602' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3856 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_604)   --->   "%and_ln381_603 = and i1 %tmp_717, i1 %select_ln381_481" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3856 'and' 'and_ln381_603' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3857 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_604 = xor i1 %and_ln381_603, i1 %or_ln381_481" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3857 'xor' 'xor_ln381_604' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3858 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_483)   --->   "%and_ln381_604 = and i1 %xor_ln381_604, i1 %tmp_713" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3858 'and' 'and_ln381_604' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3859 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_483)   --->   "%or_ln381_483 = or i1 %and_ln381_602, i1 %and_ln381_604" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3859 'or' 'or_ln381_483' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3860 [1/1] (0.00ns)   --->   "%sext_ln381_331 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3860 'sext' 'sext_ln381_331' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3861 [1/1] (0.00ns)   --->   "%zext_ln381_242 = zext i16 %tmp_259_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3861 'zext' 'zext_ln381_242' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3862 [1/1] (2.38ns)   --->   "%mul_ln381_121 = mul i32 %zext_ln381_242, i32 %sext_ln381_331" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3862 'mul' 'mul_ln381_121' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3863 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_483)   --->   "%select_ln381_482 = select i1 %and_ln381_602, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3863 'select' 'select_ln381_482' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3864 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_483 = select i1 %or_ln381_483, i28 %select_ln381_482, i28 %sext_ln372_31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3864 'select' 'select_ln381_483' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3865 [1/1] (0.00ns)   --->   "%shl_ln381_104 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_483, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3865 'bitconcatenate' 'shl_ln381_104' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3866 [1/1] (0.00ns)   --->   "%sext_ln381_332 = sext i36 %shl_ln381_104" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3866 'sext' 'sext_ln381_332' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3867 [1/1] (0.00ns)   --->   "%sext_ln381_333 = sext i32 %mul_ln381_121" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3867 'sext' 'sext_ln381_333' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3868 [1/1] (0.00ns)   --->   "%sext_ln381_545 = sext i32 %mul_ln381_121" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3868 'sext' 'sext_ln381_545' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3869 [1/1] (1.02ns)   --->   "%add_ln381_225 = add i37 %sext_ln381_332, i37 %sext_ln381_333" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3869 'add' 'add_ln381_225' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3870 [1/1] (1.02ns)   --->   "%add_ln381_366 = add i36 %shl_ln381_104, i36 %sext_ln381_545" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3870 'add' 'add_ln381_366' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3871 [1/1] (0.00ns)   --->   "%tmp_718 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_225, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3871 'bitselect' 'tmp_718' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3872 [1/1] (0.00ns) (grouped into LUT with out node ps_258)   --->   "%ps_257 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_366, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3872 'partselect' 'ps_257' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3873 [1/1] (0.00ns) (grouped into LUT with out node ps_258)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_366, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3873 'bitselect' 'tmp_719' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3874 [1/1] (0.00ns) (grouped into LUT with out node ps_258)   --->   "%tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_121, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3874 'bitselect' 'tmp_720' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3875 [1/1] (0.00ns)   --->   "%trunc_ln381_121 = trunc i32 %mul_ln381_121" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3875 'trunc' 'trunc_ln381_121' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3876 [1/1] (0.77ns)   --->   "%icmp_ln381_121 = icmp_ne  i7 %trunc_ln381_121, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3876 'icmp' 'icmp_ln381_121' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3877 [1/1] (0.00ns)   --->   "%tmp_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_366, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3877 'bitselect' 'tmp_721' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3878 [1/1] (0.00ns) (grouped into LUT with out node ps_258)   --->   "%or_ln381_484 = or i1 %tmp_719, i1 %icmp_ln381_121" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3878 'or' 'or_ln381_484' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3879 [1/1] (0.00ns) (grouped into LUT with out node ps_258)   --->   "%and_ln381_605 = and i1 %or_ln381_484, i1 %tmp_720" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3879 'and' 'and_ln381_605' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3880 [1/1] (0.00ns) (grouped into LUT with out node ps_258)   --->   "%zext_ln381_243 = zext i1 %and_ln381_605" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3880 'zext' 'zext_ln381_243' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3881 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_258 = add i28 %ps_257, i28 %zext_ln381_243" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3881 'add' 'ps_258' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3882 [1/1] (0.00ns)   --->   "%tmp_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_258, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3882 'bitselect' 'tmp_722' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3883 [1/1] (0.00ns)   --->   "%sext_ln381_334 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3883 'sext' 'sext_ln381_334' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3884 [1/1] (0.00ns)   --->   "%zext_ln381_244 = zext i16 %tmp_261_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3884 'zext' 'zext_ln381_244' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3885 [1/1] (2.38ns)   --->   "%mul_ln381_122 = mul i32 %zext_ln381_244, i32 %sext_ln381_334" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3885 'mul' 'mul_ln381_122' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3886 [1/1] (0.00ns)   --->   "%trunc_ln381_122 = trunc i32 %mul_ln381_122" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3886 'trunc' 'trunc_ln381_122' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3887 [1/1] (0.77ns)   --->   "%icmp_ln381_122 = icmp_ne  i7 %trunc_ln381_122, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3887 'icmp' 'icmp_ln381_122' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3888 [1/1] (0.00ns)   --->   "%sext_ln381_337 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3888 'sext' 'sext_ln381_337' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3889 [1/1] (0.00ns)   --->   "%zext_ln381_246 = zext i16 %tmp_263_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3889 'zext' 'zext_ln381_246' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3890 [1/1] (2.38ns)   --->   "%mul_ln381_123 = mul i32 %zext_ln381_246, i32 %sext_ln381_337" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3890 'mul' 'mul_ln381_123' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3891 [1/1] (0.00ns)   --->   "%trunc_ln381_123 = trunc i32 %mul_ln381_123" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3891 'trunc' 'trunc_ln381_123' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3892 [1/1] (0.77ns)   --->   "%icmp_ln381_123 = icmp_ne  i7 %trunc_ln381_123, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3892 'icmp' 'icmp_ln381_123' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3893 [1/1] (0.00ns)   --->   "%sext_ln381_352 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3893 'sext' 'sext_ln381_352' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3894 [1/1] (0.00ns)   --->   "%zext_ln381_256 = zext i16 %tmp_273_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3894 'zext' 'zext_ln381_256' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3895 [1/1] (2.38ns)   --->   "%mul_ln381_128 = mul i32 %zext_ln381_256, i32 %sext_ln381_352" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3895 'mul' 'mul_ln381_128' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3896 [1/1] (0.00ns)   --->   "%tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_128, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3896 'bitselect' 'tmp_755' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3897 [1/1] (0.00ns) (grouped into LUT with out node ps_273)   --->   "%ps_272 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_128, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3897 'partselect' 'ps_272' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3898 [1/1] (0.00ns) (grouped into LUT with out node ps_273)   --->   "%sext_ln372_32 = sext i24 %ps_272" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3898 'sext' 'sext_ln372_32' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3899 [1/1] (0.00ns) (grouped into LUT with out node ps_273)   --->   "%tmp_756 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_128, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3899 'bitselect' 'tmp_756' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3900 [1/1] (0.00ns) (grouped into LUT with out node ps_273)   --->   "%tmp_757 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_128, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3900 'bitselect' 'tmp_757' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3901 [1/1] (0.00ns)   --->   "%trunc_ln381_128 = trunc i32 %mul_ln381_128" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3901 'trunc' 'trunc_ln381_128' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3902 [1/1] (0.77ns)   --->   "%icmp_ln381_128 = icmp_ne  i7 %trunc_ln381_128, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3902 'icmp' 'icmp_ln381_128' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3903 [1/1] (0.00ns)   --->   "%tmp_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_128, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3903 'bitselect' 'tmp_758' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3904 [1/1] (0.00ns) (grouped into LUT with out node ps_273)   --->   "%or_ln381_512 = or i1 %tmp_756, i1 %icmp_ln381_128" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3904 'or' 'or_ln381_512' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3905 [1/1] (0.00ns) (grouped into LUT with out node ps_273)   --->   "%and_ln381_640 = and i1 %or_ln381_512, i1 %tmp_757" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3905 'and' 'and_ln381_640' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3906 [1/1] (0.00ns) (grouped into LUT with out node ps_273)   --->   "%zext_ln381_257 = zext i1 %and_ln381_640" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3906 'zext' 'zext_ln381_257' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3907 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_273 = add i25 %sext_ln372_32, i25 %zext_ln381_257" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3907 'add' 'ps_273' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3908 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_515)   --->   "%sext_ln372_33 = sext i25 %ps_273" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3908 'sext' 'sext_ln372_33' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3909 [1/1] (0.00ns)   --->   "%tmp_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_273, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3909 'bitselect' 'tmp_759' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3910 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_641)   --->   "%xor_ln381_640 = xor i1 %tmp_759, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3910 'xor' 'xor_ln381_640' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3911 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_641 = and i1 %tmp_758, i1 %xor_ln381_640" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3911 'and' 'and_ln381_641' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3912 [1/1] (0.28ns)   --->   "%xor_ln381_641 = xor i1 %tmp_755, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3912 'xor' 'xor_ln381_641' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3913 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_642)   --->   "%select_ln381_512 = select i1 %and_ln381_641, i1 %tmp_755, i1 %xor_ln381_641" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3913 'select' 'select_ln381_512' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3914 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_644)   --->   "%select_ln381_513 = select i1 %and_ln381_641, i1 %xor_ln381_641, i1 %tmp_755" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3914 'select' 'select_ln381_513' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3915 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_644)   --->   "%xor_ln381_642 = xor i1 %tmp_758, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3915 'xor' 'xor_ln381_642' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3916 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_644)   --->   "%or_ln381_513 = or i1 %tmp_759, i1 %xor_ln381_642" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3916 'or' 'or_ln381_513' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3917 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_642)   --->   "%xor_ln381_643 = xor i1 %select_ln381_512, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3917 'xor' 'xor_ln381_643' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3918 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_642)   --->   "%or_ln381_514 = or i1 %tmp_759, i1 %xor_ln381_643" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3918 'or' 'or_ln381_514' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3919 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_642 = and i1 %or_ln381_514, i1 %xor_ln381_641" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3919 'and' 'and_ln381_642' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_644)   --->   "%and_ln381_643 = and i1 %tmp_759, i1 %select_ln381_513" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3920 'and' 'and_ln381_643' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3921 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_644 = xor i1 %and_ln381_643, i1 %or_ln381_513" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3921 'xor' 'xor_ln381_644' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3922 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_515)   --->   "%and_ln381_644 = and i1 %xor_ln381_644, i1 %tmp_755" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3922 'and' 'and_ln381_644' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3923 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_515)   --->   "%or_ln381_515 = or i1 %and_ln381_642, i1 %and_ln381_644" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3923 'or' 'or_ln381_515' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3924 [1/1] (0.00ns)   --->   "%sext_ln381_353 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3924 'sext' 'sext_ln381_353' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3925 [1/1] (0.00ns)   --->   "%zext_ln381_258 = zext i16 %tmp_275_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3925 'zext' 'zext_ln381_258' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3926 [1/1] (2.38ns)   --->   "%mul_ln381_129 = mul i32 %zext_ln381_258, i32 %sext_ln381_353" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3926 'mul' 'mul_ln381_129' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3927 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_515)   --->   "%select_ln381_514 = select i1 %and_ln381_642, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3927 'select' 'select_ln381_514' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3928 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_515 = select i1 %or_ln381_515, i28 %select_ln381_514, i28 %sext_ln372_33" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3928 'select' 'select_ln381_515' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3929 [1/1] (0.00ns)   --->   "%shl_ln381_111 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_515, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3929 'bitconcatenate' 'shl_ln381_111' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3930 [1/1] (0.00ns)   --->   "%sext_ln381_354 = sext i36 %shl_ln381_111" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3930 'sext' 'sext_ln381_354' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3931 [1/1] (0.00ns)   --->   "%sext_ln381_355 = sext i32 %mul_ln381_129" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3931 'sext' 'sext_ln381_355' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln381_552 = sext i32 %mul_ln381_129" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3932 'sext' 'sext_ln381_552' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3933 [1/1] (1.02ns)   --->   "%add_ln381_240 = add i37 %sext_ln381_354, i37 %sext_ln381_355" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3933 'add' 'add_ln381_240' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3934 [1/1] (1.02ns)   --->   "%add_ln381_381 = add i36 %shl_ln381_111, i36 %sext_ln381_552" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3934 'add' 'add_ln381_381' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3935 [1/1] (0.00ns)   --->   "%tmp_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_240, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3935 'bitselect' 'tmp_760' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3936 [1/1] (0.00ns) (grouped into LUT with out node ps_275)   --->   "%ps_274 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_381, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3936 'partselect' 'ps_274' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3937 [1/1] (0.00ns) (grouped into LUT with out node ps_275)   --->   "%tmp_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_381, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3937 'bitselect' 'tmp_761' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3938 [1/1] (0.00ns) (grouped into LUT with out node ps_275)   --->   "%tmp_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_129, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3938 'bitselect' 'tmp_762' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3939 [1/1] (0.00ns)   --->   "%trunc_ln381_129 = trunc i32 %mul_ln381_129" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3939 'trunc' 'trunc_ln381_129' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3940 [1/1] (0.77ns)   --->   "%icmp_ln381_129 = icmp_ne  i7 %trunc_ln381_129, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3940 'icmp' 'icmp_ln381_129' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3941 [1/1] (0.00ns)   --->   "%tmp_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_381, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3941 'bitselect' 'tmp_763' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node ps_275)   --->   "%or_ln381_516 = or i1 %tmp_761, i1 %icmp_ln381_129" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3942 'or' 'or_ln381_516' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node ps_275)   --->   "%and_ln381_645 = and i1 %or_ln381_516, i1 %tmp_762" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3943 'and' 'and_ln381_645' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3944 [1/1] (0.00ns) (grouped into LUT with out node ps_275)   --->   "%zext_ln381_259 = zext i1 %and_ln381_645" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3944 'zext' 'zext_ln381_259' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3945 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_275 = add i28 %ps_274, i28 %zext_ln381_259" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3945 'add' 'ps_275' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3946 [1/1] (0.00ns)   --->   "%tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_275, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3946 'bitselect' 'tmp_764' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3947 [1/1] (0.00ns)   --->   "%sext_ln381_356 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3947 'sext' 'sext_ln381_356' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3948 [1/1] (0.00ns)   --->   "%zext_ln381_260 = zext i16 %tmp_277_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3948 'zext' 'zext_ln381_260' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3949 [1/1] (2.38ns)   --->   "%mul_ln381_130 = mul i32 %zext_ln381_260, i32 %sext_ln381_356" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3949 'mul' 'mul_ln381_130' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3950 [1/1] (0.00ns)   --->   "%trunc_ln381_130 = trunc i32 %mul_ln381_130" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3950 'trunc' 'trunc_ln381_130' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3951 [1/1] (0.77ns)   --->   "%icmp_ln381_130 = icmp_ne  i7 %trunc_ln381_130, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3951 'icmp' 'icmp_ln381_130' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3952 [1/1] (0.00ns)   --->   "%sext_ln381_359 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3952 'sext' 'sext_ln381_359' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3953 [1/1] (0.00ns)   --->   "%zext_ln381_262 = zext i16 %tmp_279_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3953 'zext' 'zext_ln381_262' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3954 [1/1] (2.38ns)   --->   "%mul_ln381_131 = mul i32 %zext_ln381_262, i32 %sext_ln381_359" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3954 'mul' 'mul_ln381_131' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3955 [1/1] (0.00ns)   --->   "%trunc_ln381_131 = trunc i32 %mul_ln381_131" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3955 'trunc' 'trunc_ln381_131' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3956 [1/1] (0.77ns)   --->   "%icmp_ln381_131 = icmp_ne  i7 %trunc_ln381_131, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3956 'icmp' 'icmp_ln381_131' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln381_374 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3957 'sext' 'sext_ln381_374' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3958 [1/1] (0.00ns)   --->   "%zext_ln381_272 = zext i16 %tmp_289_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3958 'zext' 'zext_ln381_272' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3959 [1/1] (2.38ns)   --->   "%mul_ln381_136 = mul i32 %zext_ln381_272, i32 %sext_ln381_374" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3959 'mul' 'mul_ln381_136' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3960 [1/1] (0.00ns)   --->   "%tmp_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_136, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3960 'bitselect' 'tmp_797' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3961 [1/1] (0.00ns) (grouped into LUT with out node ps_290)   --->   "%ps_289 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_136, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3961 'partselect' 'ps_289' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3962 [1/1] (0.00ns) (grouped into LUT with out node ps_290)   --->   "%sext_ln372_34 = sext i24 %ps_289" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3962 'sext' 'sext_ln372_34' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3963 [1/1] (0.00ns) (grouped into LUT with out node ps_290)   --->   "%tmp_798 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_136, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3963 'bitselect' 'tmp_798' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3964 [1/1] (0.00ns) (grouped into LUT with out node ps_290)   --->   "%tmp_799 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_136, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3964 'bitselect' 'tmp_799' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3965 [1/1] (0.00ns)   --->   "%trunc_ln381_136 = trunc i32 %mul_ln381_136" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3965 'trunc' 'trunc_ln381_136' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3966 [1/1] (0.77ns)   --->   "%icmp_ln381_136 = icmp_ne  i7 %trunc_ln381_136, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3966 'icmp' 'icmp_ln381_136' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3967 [1/1] (0.00ns)   --->   "%tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_136, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3967 'bitselect' 'tmp_800' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3968 [1/1] (0.00ns) (grouped into LUT with out node ps_290)   --->   "%or_ln381_544 = or i1 %tmp_798, i1 %icmp_ln381_136" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3968 'or' 'or_ln381_544' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3969 [1/1] (0.00ns) (grouped into LUT with out node ps_290)   --->   "%and_ln381_680 = and i1 %or_ln381_544, i1 %tmp_799" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3969 'and' 'and_ln381_680' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3970 [1/1] (0.00ns) (grouped into LUT with out node ps_290)   --->   "%zext_ln381_273 = zext i1 %and_ln381_680" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3970 'zext' 'zext_ln381_273' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3971 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_290 = add i25 %sext_ln372_34, i25 %zext_ln381_273" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3971 'add' 'ps_290' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3972 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_547)   --->   "%sext_ln372_35 = sext i25 %ps_290" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3972 'sext' 'sext_ln372_35' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3973 [1/1] (0.00ns)   --->   "%tmp_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_290, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3973 'bitselect' 'tmp_801' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_681)   --->   "%xor_ln381_680 = xor i1 %tmp_801, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3974 'xor' 'xor_ln381_680' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3975 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_681 = and i1 %tmp_800, i1 %xor_ln381_680" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3975 'and' 'and_ln381_681' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3976 [1/1] (0.28ns)   --->   "%xor_ln381_681 = xor i1 %tmp_797, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3976 'xor' 'xor_ln381_681' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3977 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_682)   --->   "%select_ln381_544 = select i1 %and_ln381_681, i1 %tmp_797, i1 %xor_ln381_681" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3977 'select' 'select_ln381_544' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_684)   --->   "%select_ln381_545 = select i1 %and_ln381_681, i1 %xor_ln381_681, i1 %tmp_797" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3978 'select' 'select_ln381_545' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3979 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_684)   --->   "%xor_ln381_682 = xor i1 %tmp_800, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3979 'xor' 'xor_ln381_682' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3980 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_684)   --->   "%or_ln381_545 = or i1 %tmp_801, i1 %xor_ln381_682" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3980 'or' 'or_ln381_545' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_682)   --->   "%xor_ln381_683 = xor i1 %select_ln381_544, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3981 'xor' 'xor_ln381_683' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3982 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_682)   --->   "%or_ln381_546 = or i1 %tmp_801, i1 %xor_ln381_683" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3982 'or' 'or_ln381_546' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3983 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_682 = and i1 %or_ln381_546, i1 %xor_ln381_681" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3983 'and' 'and_ln381_682' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3984 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_684)   --->   "%and_ln381_683 = and i1 %tmp_801, i1 %select_ln381_545" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3984 'and' 'and_ln381_683' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3985 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_684 = xor i1 %and_ln381_683, i1 %or_ln381_545" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3985 'xor' 'xor_ln381_684' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3986 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_547)   --->   "%and_ln381_684 = and i1 %xor_ln381_684, i1 %tmp_797" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3986 'and' 'and_ln381_684' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_547)   --->   "%or_ln381_547 = or i1 %and_ln381_682, i1 %and_ln381_684" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3987 'or' 'or_ln381_547' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3988 [1/1] (0.00ns)   --->   "%sext_ln381_375 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3988 'sext' 'sext_ln381_375' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3989 [1/1] (0.00ns)   --->   "%zext_ln381_274 = zext i16 %tmp_291_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3989 'zext' 'zext_ln381_274' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3990 [1/1] (2.38ns)   --->   "%mul_ln381_137 = mul i32 %zext_ln381_274, i32 %sext_ln381_375" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3990 'mul' 'mul_ln381_137' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3991 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_547)   --->   "%select_ln381_546 = select i1 %and_ln381_682, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3991 'select' 'select_ln381_546' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3992 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_547 = select i1 %or_ln381_547, i28 %select_ln381_546, i28 %sext_ln372_35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3992 'select' 'select_ln381_547' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3993 [1/1] (0.00ns)   --->   "%shl_ln381_118 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_547, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3993 'bitconcatenate' 'shl_ln381_118' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln381_376 = sext i36 %shl_ln381_118" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3994 'sext' 'sext_ln381_376' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3995 [1/1] (0.00ns)   --->   "%sext_ln381_377 = sext i32 %mul_ln381_137" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3995 'sext' 'sext_ln381_377' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3996 [1/1] (0.00ns)   --->   "%sext_ln381_559 = sext i32 %mul_ln381_137" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3996 'sext' 'sext_ln381_559' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 3997 [1/1] (1.02ns)   --->   "%add_ln381_255 = add i37 %sext_ln381_376, i37 %sext_ln381_377" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3997 'add' 'add_ln381_255' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3998 [1/1] (1.02ns)   --->   "%add_ln381_396 = add i36 %shl_ln381_118, i36 %sext_ln381_559" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3998 'add' 'add_ln381_396' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3999 [1/1] (0.00ns)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_255, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 3999 'bitselect' 'tmp_802' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4000 [1/1] (0.00ns) (grouped into LUT with out node ps_292)   --->   "%ps_291 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_396, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4000 'partselect' 'ps_291' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4001 [1/1] (0.00ns) (grouped into LUT with out node ps_292)   --->   "%tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_396, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4001 'bitselect' 'tmp_803' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4002 [1/1] (0.00ns) (grouped into LUT with out node ps_292)   --->   "%tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_137, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4002 'bitselect' 'tmp_804' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4003 [1/1] (0.00ns)   --->   "%trunc_ln381_137 = trunc i32 %mul_ln381_137" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4003 'trunc' 'trunc_ln381_137' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4004 [1/1] (0.77ns)   --->   "%icmp_ln381_137 = icmp_ne  i7 %trunc_ln381_137, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4004 'icmp' 'icmp_ln381_137' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4005 [1/1] (0.00ns)   --->   "%tmp_805 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_396, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4005 'bitselect' 'tmp_805' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4006 [1/1] (0.00ns) (grouped into LUT with out node ps_292)   --->   "%or_ln381_548 = or i1 %tmp_803, i1 %icmp_ln381_137" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4006 'or' 'or_ln381_548' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4007 [1/1] (0.00ns) (grouped into LUT with out node ps_292)   --->   "%and_ln381_685 = and i1 %or_ln381_548, i1 %tmp_804" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4007 'and' 'and_ln381_685' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4008 [1/1] (0.00ns) (grouped into LUT with out node ps_292)   --->   "%zext_ln381_275 = zext i1 %and_ln381_685" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4008 'zext' 'zext_ln381_275' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4009 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_292 = add i28 %ps_291, i28 %zext_ln381_275" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4009 'add' 'ps_292' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4010 [1/1] (0.00ns)   --->   "%tmp_806 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_292, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4010 'bitselect' 'tmp_806' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln381_378 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4011 'sext' 'sext_ln381_378' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4012 [1/1] (0.00ns)   --->   "%zext_ln381_276 = zext i16 %tmp_293_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4012 'zext' 'zext_ln381_276' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4013 [1/1] (2.38ns)   --->   "%mul_ln381_138 = mul i32 %zext_ln381_276, i32 %sext_ln381_378" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4013 'mul' 'mul_ln381_138' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4014 [1/1] (0.00ns)   --->   "%trunc_ln381_138 = trunc i32 %mul_ln381_138" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4014 'trunc' 'trunc_ln381_138' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4015 [1/1] (0.77ns)   --->   "%icmp_ln381_138 = icmp_ne  i7 %trunc_ln381_138, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4015 'icmp' 'icmp_ln381_138' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4016 [1/1] (0.00ns)   --->   "%sext_ln381_396 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4016 'sext' 'sext_ln381_396' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4017 [1/1] (0.00ns)   --->   "%zext_ln381_288 = zext i16 %tmp_305_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4017 'zext' 'zext_ln381_288' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4018 [1/1] (2.38ns)   --->   "%mul_ln381_144 = mul i32 %zext_ln381_288, i32 %sext_ln381_396" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4018 'mul' 'mul_ln381_144' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4019 [1/1] (0.00ns)   --->   "%tmp_839 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_144, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4019 'bitselect' 'tmp_839' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4020 [1/1] (0.00ns) (grouped into LUT with out node ps_307)   --->   "%ps_306 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_144, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4020 'partselect' 'ps_306' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4021 [1/1] (0.00ns) (grouped into LUT with out node ps_307)   --->   "%sext_ln372_36 = sext i24 %ps_306" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4021 'sext' 'sext_ln372_36' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4022 [1/1] (0.00ns) (grouped into LUT with out node ps_307)   --->   "%tmp_840 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_144, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4022 'bitselect' 'tmp_840' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4023 [1/1] (0.00ns) (grouped into LUT with out node ps_307)   --->   "%tmp_841 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_144, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4023 'bitselect' 'tmp_841' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4024 [1/1] (0.00ns)   --->   "%trunc_ln381_144 = trunc i32 %mul_ln381_144" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4024 'trunc' 'trunc_ln381_144' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4025 [1/1] (0.77ns)   --->   "%icmp_ln381_144 = icmp_ne  i7 %trunc_ln381_144, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4025 'icmp' 'icmp_ln381_144' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4026 [1/1] (0.00ns)   --->   "%tmp_842 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_144, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4026 'bitselect' 'tmp_842' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4027 [1/1] (0.00ns) (grouped into LUT with out node ps_307)   --->   "%or_ln381_576 = or i1 %tmp_840, i1 %icmp_ln381_144" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4027 'or' 'or_ln381_576' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4028 [1/1] (0.00ns) (grouped into LUT with out node ps_307)   --->   "%and_ln381_720 = and i1 %or_ln381_576, i1 %tmp_841" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4028 'and' 'and_ln381_720' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4029 [1/1] (0.00ns) (grouped into LUT with out node ps_307)   --->   "%zext_ln381_289 = zext i1 %and_ln381_720" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4029 'zext' 'zext_ln381_289' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4030 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_307 = add i25 %sext_ln372_36, i25 %zext_ln381_289" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4030 'add' 'ps_307' <Predicate = (!icmp_ln361)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4031 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_579)   --->   "%sext_ln372_37 = sext i25 %ps_307" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4031 'sext' 'sext_ln372_37' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4032 [1/1] (0.00ns)   --->   "%tmp_843 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_307, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4032 'bitselect' 'tmp_843' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_721)   --->   "%xor_ln381_720 = xor i1 %tmp_843, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4033 'xor' 'xor_ln381_720' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4034 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_721 = and i1 %tmp_842, i1 %xor_ln381_720" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4034 'and' 'and_ln381_721' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4035 [1/1] (0.28ns)   --->   "%xor_ln381_721 = xor i1 %tmp_839, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4035 'xor' 'xor_ln381_721' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_722)   --->   "%select_ln381_576 = select i1 %and_ln381_721, i1 %tmp_839, i1 %xor_ln381_721" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4036 'select' 'select_ln381_576' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_724)   --->   "%select_ln381_577 = select i1 %and_ln381_721, i1 %xor_ln381_721, i1 %tmp_839" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4037 'select' 'select_ln381_577' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4038 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_724)   --->   "%xor_ln381_722 = xor i1 %tmp_842, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4038 'xor' 'xor_ln381_722' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_724)   --->   "%or_ln381_577 = or i1 %tmp_843, i1 %xor_ln381_722" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4039 'or' 'or_ln381_577' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_722)   --->   "%xor_ln381_723 = xor i1 %select_ln381_576, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4040 'xor' 'xor_ln381_723' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4041 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_722)   --->   "%or_ln381_578 = or i1 %tmp_843, i1 %xor_ln381_723" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4041 'or' 'or_ln381_578' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4042 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_722 = and i1 %or_ln381_578, i1 %xor_ln381_721" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4042 'and' 'and_ln381_722' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4043 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_724)   --->   "%and_ln381_723 = and i1 %tmp_843, i1 %select_ln381_577" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4043 'and' 'and_ln381_723' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4044 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_724 = xor i1 %and_ln381_723, i1 %or_ln381_577" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4044 'xor' 'xor_ln381_724' <Predicate = (!icmp_ln361)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_579)   --->   "%and_ln381_724 = and i1 %xor_ln381_724, i1 %tmp_839" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4045 'and' 'and_ln381_724' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_579)   --->   "%or_ln381_579 = or i1 %and_ln381_722, i1 %and_ln381_724" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4046 'or' 'or_ln381_579' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4047 [1/1] (0.00ns)   --->   "%sext_ln381_397 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4047 'sext' 'sext_ln381_397' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4048 [1/1] (0.00ns)   --->   "%zext_ln381_290 = zext i16 %tmp_307_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4048 'zext' 'zext_ln381_290' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4049 [1/1] (2.38ns)   --->   "%mul_ln381_145 = mul i32 %zext_ln381_290, i32 %sext_ln381_397" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4049 'mul' 'mul_ln381_145' <Predicate = (!icmp_ln361)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_579)   --->   "%select_ln381_578 = select i1 %and_ln381_722, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4050 'select' 'select_ln381_578' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4051 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_579 = select i1 %or_ln381_579, i28 %select_ln381_578, i28 %sext_ln372_37" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4051 'select' 'select_ln381_579' <Predicate = (!icmp_ln361)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4052 [1/1] (0.00ns)   --->   "%shl_ln381_125 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_579, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4052 'bitconcatenate' 'shl_ln381_125' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4053 [1/1] (0.00ns)   --->   "%sext_ln381_398 = sext i36 %shl_ln381_125" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4053 'sext' 'sext_ln381_398' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4054 [1/1] (0.00ns)   --->   "%sext_ln381_399 = sext i32 %mul_ln381_145" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4054 'sext' 'sext_ln381_399' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4055 [1/1] (0.00ns)   --->   "%sext_ln381_566 = sext i32 %mul_ln381_145" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4055 'sext' 'sext_ln381_566' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4056 [1/1] (1.02ns)   --->   "%add_ln381_270 = add i37 %sext_ln381_398, i37 %sext_ln381_399" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4056 'add' 'add_ln381_270' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4057 [1/1] (1.02ns)   --->   "%add_ln381_411 = add i36 %shl_ln381_125, i36 %sext_ln381_566" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4057 'add' 'add_ln381_411' <Predicate = (!icmp_ln361)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4058 [1/1] (0.00ns)   --->   "%tmp_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_270, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4058 'bitselect' 'tmp_844' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4059 [1/1] (0.00ns) (grouped into LUT with out node ps_309)   --->   "%ps_308 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_411, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4059 'partselect' 'ps_308' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4060 [1/1] (0.00ns) (grouped into LUT with out node ps_309)   --->   "%tmp_845 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_411, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4060 'bitselect' 'tmp_845' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4061 [1/1] (0.00ns) (grouped into LUT with out node ps_309)   --->   "%tmp_846 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_145, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4061 'bitselect' 'tmp_846' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4062 [1/1] (0.00ns)   --->   "%trunc_ln381_145 = trunc i32 %mul_ln381_145" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4062 'trunc' 'trunc_ln381_145' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4063 [1/1] (0.77ns)   --->   "%icmp_ln381_145 = icmp_ne  i7 %trunc_ln381_145, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4063 'icmp' 'icmp_ln381_145' <Predicate = (!icmp_ln361)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4064 [1/1] (0.00ns)   --->   "%tmp_847 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_411, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4064 'bitselect' 'tmp_847' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4065 [1/1] (0.00ns) (grouped into LUT with out node ps_309)   --->   "%or_ln381_580 = or i1 %tmp_845, i1 %icmp_ln381_145" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4065 'or' 'or_ln381_580' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4066 [1/1] (0.00ns) (grouped into LUT with out node ps_309)   --->   "%and_ln381_725 = and i1 %or_ln381_580, i1 %tmp_846" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4066 'and' 'and_ln381_725' <Predicate = (!icmp_ln361)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4067 [1/1] (0.00ns) (grouped into LUT with out node ps_309)   --->   "%zext_ln381_291 = zext i1 %and_ln381_725" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4067 'zext' 'zext_ln381_291' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 4068 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_309 = add i28 %ps_308, i28 %zext_ln381_291" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4068 'add' 'ps_309' <Predicate = (!icmp_ln361)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4069 [1/1] (0.00ns)   --->   "%tmp_848 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_309, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4069 'bitselect' 'tmp_848' <Predicate = (!icmp_ln361)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.27>
ST_5 : Operation 4070 [1/1] (0.00ns)   --->   "%shl_ln381_4 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_19, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4070 'bitconcatenate' 'shl_ln381_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4071 [1/1] (0.00ns)   --->   "%sext_ln381_14 = sext i36 %shl_ln381_4" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4071 'sext' 'sext_ln381_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4072 [1/1] (0.00ns)   --->   "%sext_ln381_15 = sext i32 %mul_ln381_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4072 'sext' 'sext_ln381_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4073 [1/1] (0.00ns)   --->   "%sext_ln381_444 = sext i32 %mul_ln381_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4073 'sext' 'sext_ln381_444' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4074 [1/1] (1.02ns)   --->   "%add_ln381_8 = add i37 %sext_ln381_14, i37 %sext_ln381_15" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4074 'add' 'add_ln381_8' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4075 [1/1] (1.02ns)   --->   "%add_ln381_18 = add i36 %shl_ln381_4, i36 %sext_ln381_444" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4075 'add' 'add_ln381_18' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4076 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_8, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4076 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4077 [1/1] (0.00ns) (grouped into LUT with out node ps_11)   --->   "%ps_10 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_18, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4077 'partselect' 'ps_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node ps_11)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_18, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4078 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node ps_11)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_5, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4079 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4080 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_18, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4080 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4081 [1/1] (0.00ns) (grouped into LUT with out node ps_11)   --->   "%or_ln381_20 = or i1 %tmp_109, i1 %icmp_ln381_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4081 'or' 'or_ln381_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node ps_11)   --->   "%and_ln381_25 = and i1 %or_ln381_20, i1 %tmp_110" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4082 'and' 'and_ln381_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node ps_11)   --->   "%zext_ln381_11 = zext i1 %and_ln381_25" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4083 'zext' 'zext_ln381_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4084 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_11 = add i28 %ps_10, i28 %zext_ln381_11" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4084 'add' 'ps_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4085 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_11, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4085 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4086 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_26)   --->   "%xor_ln381_25 = xor i1 %tmp_112, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4086 'xor' 'xor_ln381_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4087 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_26 = and i1 %tmp_111, i1 %xor_ln381_25" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4087 'and' 'and_ln381_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4088 [1/1] (0.28ns)   --->   "%xor_ln381_26 = xor i1 %tmp_108, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4088 'xor' 'xor_ln381_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_27)   --->   "%select_ln381_20 = select i1 %and_ln381_26, i1 %tmp_108, i1 %xor_ln381_26" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4089 'select' 'select_ln381_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_29)   --->   "%select_ln381_21 = select i1 %and_ln381_26, i1 %xor_ln381_26, i1 %tmp_108" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4090 'select' 'select_ln381_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_29)   --->   "%xor_ln381_27 = xor i1 %tmp_111, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4091 'xor' 'xor_ln381_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4092 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_29)   --->   "%or_ln381_21 = or i1 %tmp_112, i1 %xor_ln381_27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4092 'or' 'or_ln381_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4093 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_27)   --->   "%xor_ln381_28 = xor i1 %select_ln381_20, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4093 'xor' 'xor_ln381_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_27)   --->   "%or_ln381_22 = or i1 %tmp_112, i1 %xor_ln381_28" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4094 'or' 'or_ln381_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4095 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_27 = and i1 %or_ln381_22, i1 %xor_ln381_26" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4095 'and' 'and_ln381_27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_29)   --->   "%and_ln381_28 = and i1 %tmp_112, i1 %select_ln381_21" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4096 'and' 'and_ln381_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4097 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_29 = xor i1 %and_ln381_28, i1 %or_ln381_21" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4097 'xor' 'xor_ln381_29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4098 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_23)   --->   "%and_ln381_29 = and i1 %xor_ln381_29, i1 %tmp_108" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4098 'and' 'and_ln381_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4099 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_23)   --->   "%or_ln381_23 = or i1 %and_ln381_27, i1 %and_ln381_29" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4099 'or' 'or_ln381_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4100 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_23)   --->   "%select_ln381_22 = select i1 %and_ln381_27, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4100 'select' 'select_ln381_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4101 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_23 = select i1 %or_ln381_23, i28 %select_ln381_22, i28 %ps_11" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4101 'select' 'select_ln381_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4102 [1/1] (0.00ns)   --->   "%shl_ln381_5 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_23, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4102 'bitconcatenate' 'shl_ln381_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4103 [1/1] (0.00ns)   --->   "%sext_ln381_17 = sext i36 %shl_ln381_5" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4103 'sext' 'sext_ln381_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4104 [1/1] (0.00ns)   --->   "%sext_ln381_18 = sext i32 %mul_ln381_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4104 'sext' 'sext_ln381_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4105 [1/1] (0.00ns)   --->   "%sext_ln381_445 = sext i32 %mul_ln381_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4105 'sext' 'sext_ln381_445' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4106 [1/1] (1.02ns)   --->   "%add_ln381_10 = add i37 %sext_ln381_17, i37 %sext_ln381_18" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4106 'add' 'add_ln381_10' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4107 [1/1] (1.02ns)   --->   "%add_ln381_22 = add i36 %shl_ln381_5, i36 %sext_ln381_445" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4107 'add' 'add_ln381_22' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4108 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_10, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4108 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4109 [1/1] (0.00ns) (grouped into LUT with out node ps_13)   --->   "%ps_12 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_22, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4109 'partselect' 'ps_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4110 [1/1] (0.00ns) (grouped into LUT with out node ps_13)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_22, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4110 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node ps_13)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_6, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4111 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4112 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_22, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4112 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4113 [1/1] (0.00ns) (grouped into LUT with out node ps_13)   --->   "%or_ln381_24 = or i1 %tmp_114, i1 %icmp_ln381_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4113 'or' 'or_ln381_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4114 [1/1] (0.00ns) (grouped into LUT with out node ps_13)   --->   "%and_ln381_30 = and i1 %or_ln381_24, i1 %tmp_115" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4114 'and' 'and_ln381_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4115 [1/1] (0.00ns) (grouped into LUT with out node ps_13)   --->   "%zext_ln381_13 = zext i1 %and_ln381_30" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4115 'zext' 'zext_ln381_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4116 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_13 = add i28 %ps_12, i28 %zext_ln381_13" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4116 'add' 'ps_13' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4117 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_13, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4117 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4118 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_31)   --->   "%xor_ln381_30 = xor i1 %tmp_117, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4118 'xor' 'xor_ln381_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4119 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_31 = and i1 %tmp_116, i1 %xor_ln381_30" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4119 'and' 'and_ln381_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4120 [1/1] (0.28ns)   --->   "%xor_ln381_31 = xor i1 %tmp_113, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4120 'xor' 'xor_ln381_31' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4121 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_32)   --->   "%select_ln381_24 = select i1 %and_ln381_31, i1 %tmp_113, i1 %xor_ln381_31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4121 'select' 'select_ln381_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_34)   --->   "%select_ln381_25 = select i1 %and_ln381_31, i1 %xor_ln381_31, i1 %tmp_113" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4122 'select' 'select_ln381_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_34)   --->   "%xor_ln381_32 = xor i1 %tmp_116, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4123 'xor' 'xor_ln381_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_34)   --->   "%or_ln381_25 = or i1 %tmp_117, i1 %xor_ln381_32" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4124 'or' 'or_ln381_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4125 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_32)   --->   "%xor_ln381_33 = xor i1 %select_ln381_24, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4125 'xor' 'xor_ln381_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_32)   --->   "%or_ln381_26 = or i1 %tmp_117, i1 %xor_ln381_33" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4126 'or' 'or_ln381_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4127 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_32 = and i1 %or_ln381_26, i1 %xor_ln381_31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4127 'and' 'and_ln381_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_34)   --->   "%and_ln381_33 = and i1 %tmp_117, i1 %select_ln381_25" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4128 'and' 'and_ln381_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4129 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_34 = xor i1 %and_ln381_33, i1 %or_ln381_25" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4129 'xor' 'xor_ln381_34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4130 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_27)   --->   "%and_ln381_34 = and i1 %xor_ln381_34, i1 %tmp_113" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4130 'and' 'and_ln381_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4131 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_27)   --->   "%or_ln381_27 = or i1 %and_ln381_32, i1 %and_ln381_34" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4131 'or' 'or_ln381_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4132 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_27)   --->   "%select_ln381_26 = select i1 %and_ln381_32, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4132 'select' 'select_ln381_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4133 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_27 = select i1 %or_ln381_27, i28 %select_ln381_26, i28 %ps_13" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4133 'select' 'select_ln381_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4134 [1/1] (0.00ns)   --->   "%shl_ln381_10 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_51, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4134 'bitconcatenate' 'shl_ln381_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4135 [1/1] (0.00ns)   --->   "%sext_ln381_36 = sext i36 %shl_ln381_10" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4135 'sext' 'sext_ln381_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4136 [1/1] (0.00ns)   --->   "%sext_ln381_37 = sext i32 %mul_ln381_13" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4136 'sext' 'sext_ln381_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4137 [1/1] (0.00ns)   --->   "%sext_ln381_451 = sext i32 %mul_ln381_13" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4137 'sext' 'sext_ln381_451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4138 [1/1] (1.02ns)   --->   "%add_ln381_23 = add i37 %sext_ln381_36, i37 %sext_ln381_37" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4138 'add' 'add_ln381_23' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4139 [1/1] (1.02ns)   --->   "%add_ln381_46 = add i36 %shl_ln381_10, i36 %sext_ln381_451" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4139 'add' 'add_ln381_46' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4140 [1/1] (0.00ns)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_23, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4140 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node ps_28)   --->   "%ps_27 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_46, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4141 'partselect' 'ps_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node ps_28)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_46, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4142 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4143 [1/1] (0.00ns) (grouped into LUT with out node ps_28)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_13, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4143 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4144 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_46, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4144 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4145 [1/1] (0.00ns) (grouped into LUT with out node ps_28)   --->   "%or_ln381_52 = or i1 %tmp_151, i1 %icmp_ln381_13" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4145 'or' 'or_ln381_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4146 [1/1] (0.00ns) (grouped into LUT with out node ps_28)   --->   "%and_ln381_65 = and i1 %or_ln381_52, i1 %tmp_152" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4146 'and' 'and_ln381_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node ps_28)   --->   "%zext_ln381_27 = zext i1 %and_ln381_65" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4147 'zext' 'zext_ln381_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4148 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_28 = add i28 %ps_27, i28 %zext_ln381_27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4148 'add' 'ps_28' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4149 [1/1] (0.00ns)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_28, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4149 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4150 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_66)   --->   "%xor_ln381_65 = xor i1 %tmp_154, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4150 'xor' 'xor_ln381_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4151 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_66 = and i1 %tmp_153, i1 %xor_ln381_65" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4151 'and' 'and_ln381_66' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4152 [1/1] (0.28ns)   --->   "%xor_ln381_66 = xor i1 %tmp_150, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4152 'xor' 'xor_ln381_66' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4153 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_67)   --->   "%select_ln381_52 = select i1 %and_ln381_66, i1 %tmp_150, i1 %xor_ln381_66" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4153 'select' 'select_ln381_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_69)   --->   "%select_ln381_53 = select i1 %and_ln381_66, i1 %xor_ln381_66, i1 %tmp_150" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4154 'select' 'select_ln381_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_69)   --->   "%xor_ln381_67 = xor i1 %tmp_153, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4155 'xor' 'xor_ln381_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_69)   --->   "%or_ln381_53 = or i1 %tmp_154, i1 %xor_ln381_67" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4156 'or' 'or_ln381_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4157 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_67)   --->   "%xor_ln381_68 = xor i1 %select_ln381_52, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4157 'xor' 'xor_ln381_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4158 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_67)   --->   "%or_ln381_54 = or i1 %tmp_154, i1 %xor_ln381_68" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4158 'or' 'or_ln381_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4159 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_67 = and i1 %or_ln381_54, i1 %xor_ln381_66" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4159 'and' 'and_ln381_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_69)   --->   "%and_ln381_68 = and i1 %tmp_154, i1 %select_ln381_53" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4160 'and' 'and_ln381_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4161 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_69 = xor i1 %and_ln381_68, i1 %or_ln381_53" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4161 'xor' 'xor_ln381_69' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4162 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_55)   --->   "%and_ln381_69 = and i1 %xor_ln381_69, i1 %tmp_150" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4162 'and' 'and_ln381_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4163 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_55)   --->   "%or_ln381_55 = or i1 %and_ln381_67, i1 %and_ln381_69" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4163 'or' 'or_ln381_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4164 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_55)   --->   "%select_ln381_54 = select i1 %and_ln381_67, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4164 'select' 'select_ln381_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4165 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_55 = select i1 %or_ln381_55, i28 %select_ln381_54, i28 %ps_28" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4165 'select' 'select_ln381_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4166 [1/1] (0.00ns)   --->   "%shl_ln381_11 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_55, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4166 'bitconcatenate' 'shl_ln381_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4167 [1/1] (0.00ns)   --->   "%sext_ln381_39 = sext i36 %shl_ln381_11" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4167 'sext' 'sext_ln381_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4168 [1/1] (0.00ns)   --->   "%sext_ln381_40 = sext i32 %mul_ln381_14" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4168 'sext' 'sext_ln381_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4169 [1/1] (0.00ns)   --->   "%sext_ln381_452 = sext i32 %mul_ln381_14" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4169 'sext' 'sext_ln381_452' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4170 [1/1] (1.02ns)   --->   "%add_ln381_25 = add i37 %sext_ln381_39, i37 %sext_ln381_40" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4170 'add' 'add_ln381_25' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4171 [1/1] (1.02ns)   --->   "%add_ln381_50 = add i36 %shl_ln381_11, i36 %sext_ln381_452" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4171 'add' 'add_ln381_50' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4172 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_25, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4172 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4173 [1/1] (0.00ns) (grouped into LUT with out node ps_30)   --->   "%ps_29 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_50, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4173 'partselect' 'ps_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4174 [1/1] (0.00ns) (grouped into LUT with out node ps_30)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_50, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4174 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4175 [1/1] (0.00ns) (grouped into LUT with out node ps_30)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_14, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4175 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4176 [1/1] (0.00ns)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_50, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4176 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4177 [1/1] (0.00ns) (grouped into LUT with out node ps_30)   --->   "%or_ln381_56 = or i1 %tmp_156, i1 %icmp_ln381_14" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4177 'or' 'or_ln381_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4178 [1/1] (0.00ns) (grouped into LUT with out node ps_30)   --->   "%and_ln381_70 = and i1 %or_ln381_56, i1 %tmp_157" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4178 'and' 'and_ln381_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4179 [1/1] (0.00ns) (grouped into LUT with out node ps_30)   --->   "%zext_ln381_29 = zext i1 %and_ln381_70" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4179 'zext' 'zext_ln381_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4180 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_30 = add i28 %ps_29, i28 %zext_ln381_29" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4180 'add' 'ps_30' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4181 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_30, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4181 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4182 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_71)   --->   "%xor_ln381_70 = xor i1 %tmp_159, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4182 'xor' 'xor_ln381_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4183 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_71 = and i1 %tmp_158, i1 %xor_ln381_70" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4183 'and' 'and_ln381_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4184 [1/1] (0.28ns)   --->   "%xor_ln381_71 = xor i1 %tmp_155, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4184 'xor' 'xor_ln381_71' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4185 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_72)   --->   "%select_ln381_56 = select i1 %and_ln381_71, i1 %tmp_155, i1 %xor_ln381_71" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4185 'select' 'select_ln381_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_74)   --->   "%select_ln381_57 = select i1 %and_ln381_71, i1 %xor_ln381_71, i1 %tmp_155" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4186 'select' 'select_ln381_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_74)   --->   "%xor_ln381_72 = xor i1 %tmp_158, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4187 'xor' 'xor_ln381_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_74)   --->   "%or_ln381_57 = or i1 %tmp_159, i1 %xor_ln381_72" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4188 'or' 'or_ln381_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_72)   --->   "%xor_ln381_73 = xor i1 %select_ln381_56, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4189 'xor' 'xor_ln381_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4190 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_72)   --->   "%or_ln381_58 = or i1 %tmp_159, i1 %xor_ln381_73" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4190 'or' 'or_ln381_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4191 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_72 = and i1 %or_ln381_58, i1 %xor_ln381_71" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4191 'and' 'and_ln381_72' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_74)   --->   "%and_ln381_73 = and i1 %tmp_159, i1 %select_ln381_57" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4192 'and' 'and_ln381_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4193 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_74 = xor i1 %and_ln381_73, i1 %or_ln381_57" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4193 'xor' 'xor_ln381_74' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_59)   --->   "%and_ln381_74 = and i1 %xor_ln381_74, i1 %tmp_155" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4194 'and' 'and_ln381_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_59)   --->   "%or_ln381_59 = or i1 %and_ln381_72, i1 %and_ln381_74" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4195 'or' 'or_ln381_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4196 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_59)   --->   "%select_ln381_58 = select i1 %and_ln381_72, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4196 'select' 'select_ln381_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4197 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_59 = select i1 %or_ln381_59, i28 %select_ln381_58, i28 %ps_30" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4197 'select' 'select_ln381_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4198 [1/1] (0.00ns)   --->   "%shl_ln381_15 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_75, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4198 'bitconcatenate' 'shl_ln381_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4199 [1/1] (0.00ns)   --->   "%sext_ln381_52 = sext i36 %shl_ln381_15" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4199 'sext' 'sext_ln381_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4200 [1/1] (0.00ns)   --->   "%sext_ln381_53 = sext i32 %mul_ln381_19" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4200 'sext' 'sext_ln381_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4201 [1/1] (0.00ns)   --->   "%sext_ln381_456 = sext i32 %mul_ln381_19" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4201 'sext' 'sext_ln381_456' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4202 [1/1] (1.02ns)   --->   "%add_ln381_34 = add i37 %sext_ln381_52, i37 %sext_ln381_53" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4202 'add' 'add_ln381_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4203 [1/1] (1.02ns)   --->   "%add_ln381_67 = add i36 %shl_ln381_15, i36 %sext_ln381_456" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4203 'add' 'add_ln381_67' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4204 [1/1] (0.00ns)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_34, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4204 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node ps_41)   --->   "%ps_40 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_67, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4205 'partselect' 'ps_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node ps_41)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_67, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4206 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4207 [1/1] (0.00ns) (grouped into LUT with out node ps_41)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_19, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4207 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4208 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_67, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4208 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node ps_41)   --->   "%or_ln381_76 = or i1 %tmp_183, i1 %icmp_ln381_19" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4209 'or' 'or_ln381_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4210 [1/1] (0.00ns) (grouped into LUT with out node ps_41)   --->   "%and_ln381_95 = and i1 %or_ln381_76, i1 %tmp_184" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4210 'and' 'and_ln381_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4211 [1/1] (0.00ns) (grouped into LUT with out node ps_41)   --->   "%zext_ln381_39 = zext i1 %and_ln381_95" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4211 'zext' 'zext_ln381_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4212 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_41 = add i28 %ps_40, i28 %zext_ln381_39" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4212 'add' 'ps_41' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4213 [1/1] (0.00ns)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_41, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4213 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4214 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_96)   --->   "%xor_ln381_95 = xor i1 %tmp_186, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4214 'xor' 'xor_ln381_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4215 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_96 = and i1 %tmp_185, i1 %xor_ln381_95" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4215 'and' 'and_ln381_96' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4216 [1/1] (0.28ns)   --->   "%xor_ln381_96 = xor i1 %tmp_182, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4216 'xor' 'xor_ln381_96' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4217 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_97)   --->   "%select_ln381_76 = select i1 %and_ln381_96, i1 %tmp_182, i1 %xor_ln381_96" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4217 'select' 'select_ln381_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_99)   --->   "%select_ln381_77 = select i1 %and_ln381_96, i1 %xor_ln381_96, i1 %tmp_182" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4218 'select' 'select_ln381_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_99)   --->   "%xor_ln381_97 = xor i1 %tmp_185, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4219 'xor' 'xor_ln381_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_99)   --->   "%or_ln381_77 = or i1 %tmp_186, i1 %xor_ln381_97" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4220 'or' 'or_ln381_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4221 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_97)   --->   "%xor_ln381_98 = xor i1 %select_ln381_76, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4221 'xor' 'xor_ln381_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_97)   --->   "%or_ln381_78 = or i1 %tmp_186, i1 %xor_ln381_98" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4222 'or' 'or_ln381_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4223 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_97 = and i1 %or_ln381_78, i1 %xor_ln381_96" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4223 'and' 'and_ln381_97' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_99)   --->   "%and_ln381_98 = and i1 %tmp_186, i1 %select_ln381_77" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4224 'and' 'and_ln381_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4225 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_99 = xor i1 %and_ln381_98, i1 %or_ln381_77" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4225 'xor' 'xor_ln381_99' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_79)   --->   "%and_ln381_99 = and i1 %xor_ln381_99, i1 %tmp_182" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4226 'and' 'and_ln381_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_79)   --->   "%or_ln381_79 = or i1 %and_ln381_97, i1 %and_ln381_99" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4227 'or' 'or_ln381_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_79)   --->   "%select_ln381_78 = select i1 %and_ln381_97, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4228 'select' 'select_ln381_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4229 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_79 = select i1 %or_ln381_79, i28 %select_ln381_78, i28 %ps_41" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4229 'select' 'select_ln381_79' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4230 [1/1] (0.00ns)   --->   "%shl_ln381_16 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_79, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4230 'bitconcatenate' 'shl_ln381_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4231 [1/1] (0.00ns)   --->   "%sext_ln381_55 = sext i36 %shl_ln381_16" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4231 'sext' 'sext_ln381_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4232 [1/1] (0.00ns)   --->   "%sext_ln381_56 = sext i32 %mul_ln381_20" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4232 'sext' 'sext_ln381_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4233 [1/1] (0.00ns)   --->   "%sext_ln381_457 = sext i32 %mul_ln381_20" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4233 'sext' 'sext_ln381_457' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4234 [1/1] (1.02ns)   --->   "%add_ln381_36 = add i37 %sext_ln381_55, i37 %sext_ln381_56" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4234 'add' 'add_ln381_36' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4235 [1/1] (1.02ns)   --->   "%add_ln381_71 = add i36 %shl_ln381_16, i36 %sext_ln381_457" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4235 'add' 'add_ln381_71' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4236 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_36, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4236 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node ps_43)   --->   "%ps_42 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_71, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4237 'partselect' 'ps_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4238 [1/1] (0.00ns) (grouped into LUT with out node ps_43)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_71, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4238 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4239 [1/1] (0.00ns) (grouped into LUT with out node ps_43)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_20, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4239 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4240 [1/1] (0.00ns)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_71, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4240 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4241 [1/1] (0.00ns) (grouped into LUT with out node ps_43)   --->   "%or_ln381_80 = or i1 %tmp_188, i1 %icmp_ln381_20" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4241 'or' 'or_ln381_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node ps_43)   --->   "%and_ln381_100 = and i1 %or_ln381_80, i1 %tmp_189" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4242 'and' 'and_ln381_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node ps_43)   --->   "%zext_ln381_41 = zext i1 %and_ln381_100" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4243 'zext' 'zext_ln381_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4244 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_43 = add i28 %ps_42, i28 %zext_ln381_41" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4244 'add' 'ps_43' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4245 [1/1] (0.00ns)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_43, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4245 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_101)   --->   "%xor_ln381_100 = xor i1 %tmp_191, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4246 'xor' 'xor_ln381_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4247 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_101 = and i1 %tmp_190, i1 %xor_ln381_100" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4247 'and' 'and_ln381_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4248 [1/1] (0.28ns)   --->   "%xor_ln381_101 = xor i1 %tmp_187, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4248 'xor' 'xor_ln381_101' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_102)   --->   "%select_ln381_80 = select i1 %and_ln381_101, i1 %tmp_187, i1 %xor_ln381_101" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4249 'select' 'select_ln381_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_104)   --->   "%select_ln381_81 = select i1 %and_ln381_101, i1 %xor_ln381_101, i1 %tmp_187" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4250 'select' 'select_ln381_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_104)   --->   "%xor_ln381_102 = xor i1 %tmp_190, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4251 'xor' 'xor_ln381_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_104)   --->   "%or_ln381_81 = or i1 %tmp_191, i1 %xor_ln381_102" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4252 'or' 'or_ln381_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4253 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_102)   --->   "%xor_ln381_103 = xor i1 %select_ln381_80, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4253 'xor' 'xor_ln381_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_102)   --->   "%or_ln381_82 = or i1 %tmp_191, i1 %xor_ln381_103" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4254 'or' 'or_ln381_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4255 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_102 = and i1 %or_ln381_82, i1 %xor_ln381_101" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4255 'and' 'and_ln381_102' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_104)   --->   "%and_ln381_103 = and i1 %tmp_191, i1 %select_ln381_81" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4256 'and' 'and_ln381_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4257 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_104 = xor i1 %and_ln381_103, i1 %or_ln381_81" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4257 'xor' 'xor_ln381_104' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_83)   --->   "%and_ln381_104 = and i1 %xor_ln381_104, i1 %tmp_187" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4258 'and' 'and_ln381_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_83)   --->   "%or_ln381_83 = or i1 %and_ln381_102, i1 %and_ln381_104" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4259 'or' 'or_ln381_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4260 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_83)   --->   "%select_ln381_82 = select i1 %and_ln381_102, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4260 'select' 'select_ln381_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4261 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_83 = select i1 %or_ln381_83, i28 %select_ln381_82, i28 %ps_43" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4261 'select' 'select_ln381_83' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4262 [1/1] (0.00ns)   --->   "%shl_ln381_22 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_107, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4262 'bitconcatenate' 'shl_ln381_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4263 [1/1] (0.00ns)   --->   "%sext_ln381_74 = sext i36 %shl_ln381_22" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4263 'sext' 'sext_ln381_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4264 [1/1] (0.00ns)   --->   "%sext_ln381_75 = sext i32 %mul_ln381_27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4264 'sext' 'sext_ln381_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4265 [1/1] (0.00ns)   --->   "%sext_ln381_463 = sext i32 %mul_ln381_27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4265 'sext' 'sext_ln381_463' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4266 [1/1] (1.02ns)   --->   "%add_ln381_49 = add i37 %sext_ln381_74, i37 %sext_ln381_75" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4266 'add' 'add_ln381_49' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4267 [1/1] (1.02ns)   --->   "%add_ln381_95 = add i36 %shl_ln381_22, i36 %sext_ln381_463" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4267 'add' 'add_ln381_95' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4268 [1/1] (0.00ns)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_49, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4268 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4269 [1/1] (0.00ns) (grouped into LUT with out node ps_58)   --->   "%ps_57 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_95, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4269 'partselect' 'ps_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node ps_58)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_95, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4270 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node ps_58)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_27, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4271 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4272 [1/1] (0.00ns)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_95, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4272 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node ps_58)   --->   "%or_ln381_108 = or i1 %tmp_225, i1 %icmp_ln381_27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4273 'or' 'or_ln381_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node ps_58)   --->   "%and_ln381_135 = and i1 %or_ln381_108, i1 %tmp_226" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4274 'and' 'and_ln381_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node ps_58)   --->   "%zext_ln381_55 = zext i1 %and_ln381_135" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4275 'zext' 'zext_ln381_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4276 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_58 = add i28 %ps_57, i28 %zext_ln381_55" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4276 'add' 'ps_58' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4277 [1/1] (0.00ns)   --->   "%tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_58, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4277 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4278 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_136)   --->   "%xor_ln381_135 = xor i1 %tmp_228, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4278 'xor' 'xor_ln381_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4279 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_136 = and i1 %tmp_227, i1 %xor_ln381_135" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4279 'and' 'and_ln381_136' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4280 [1/1] (0.28ns)   --->   "%xor_ln381_136 = xor i1 %tmp_224, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4280 'xor' 'xor_ln381_136' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_137)   --->   "%select_ln381_108 = select i1 %and_ln381_136, i1 %tmp_224, i1 %xor_ln381_136" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4281 'select' 'select_ln381_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_139)   --->   "%select_ln381_109 = select i1 %and_ln381_136, i1 %xor_ln381_136, i1 %tmp_224" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4282 'select' 'select_ln381_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_139)   --->   "%xor_ln381_137 = xor i1 %tmp_227, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4283 'xor' 'xor_ln381_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_139)   --->   "%or_ln381_109 = or i1 %tmp_228, i1 %xor_ln381_137" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4284 'or' 'or_ln381_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_137)   --->   "%xor_ln381_138 = xor i1 %select_ln381_108, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4285 'xor' 'xor_ln381_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_137)   --->   "%or_ln381_110 = or i1 %tmp_228, i1 %xor_ln381_138" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4286 'or' 'or_ln381_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4287 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_137 = and i1 %or_ln381_110, i1 %xor_ln381_136" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4287 'and' 'and_ln381_137' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_139)   --->   "%and_ln381_138 = and i1 %tmp_228, i1 %select_ln381_109" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4288 'and' 'and_ln381_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4289 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_139 = xor i1 %and_ln381_138, i1 %or_ln381_109" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4289 'xor' 'xor_ln381_139' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4290 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_111)   --->   "%and_ln381_139 = and i1 %xor_ln381_139, i1 %tmp_224" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4290 'and' 'and_ln381_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4291 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_111)   --->   "%or_ln381_111 = or i1 %and_ln381_137, i1 %and_ln381_139" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4291 'or' 'or_ln381_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_111)   --->   "%select_ln381_110 = select i1 %and_ln381_137, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4292 'select' 'select_ln381_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4293 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_111 = select i1 %or_ln381_111, i28 %select_ln381_110, i28 %ps_58" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4293 'select' 'select_ln381_111' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4294 [1/1] (0.00ns)   --->   "%shl_ln381_23 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_111, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4294 'bitconcatenate' 'shl_ln381_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4295 [1/1] (0.00ns)   --->   "%sext_ln381_77 = sext i36 %shl_ln381_23" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4295 'sext' 'sext_ln381_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4296 [1/1] (0.00ns)   --->   "%sext_ln381_78 = sext i32 %mul_ln381_28" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4296 'sext' 'sext_ln381_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4297 [1/1] (0.00ns)   --->   "%sext_ln381_464 = sext i32 %mul_ln381_28" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4297 'sext' 'sext_ln381_464' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4298 [1/1] (1.02ns)   --->   "%add_ln381_51 = add i37 %sext_ln381_77, i37 %sext_ln381_78" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4298 'add' 'add_ln381_51' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4299 [1/1] (1.02ns)   --->   "%add_ln381_99 = add i36 %shl_ln381_23, i36 %sext_ln381_464" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4299 'add' 'add_ln381_99' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4300 [1/1] (0.00ns)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_51, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4300 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node ps_60)   --->   "%ps_59 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_99, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4301 'partselect' 'ps_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4302 [1/1] (0.00ns) (grouped into LUT with out node ps_60)   --->   "%tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_99, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4302 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4303 [1/1] (0.00ns) (grouped into LUT with out node ps_60)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_28, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4303 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4304 [1/1] (0.00ns)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_99, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4304 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node ps_60)   --->   "%or_ln381_112 = or i1 %tmp_230, i1 %icmp_ln381_28" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4305 'or' 'or_ln381_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4306 [1/1] (0.00ns) (grouped into LUT with out node ps_60)   --->   "%and_ln381_140 = and i1 %or_ln381_112, i1 %tmp_231" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4306 'and' 'and_ln381_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4307 [1/1] (0.00ns) (grouped into LUT with out node ps_60)   --->   "%zext_ln381_57 = zext i1 %and_ln381_140" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4307 'zext' 'zext_ln381_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4308 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_60 = add i28 %ps_59, i28 %zext_ln381_57" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4308 'add' 'ps_60' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4309 [1/1] (0.00ns)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_60, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4309 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_141)   --->   "%xor_ln381_140 = xor i1 %tmp_233, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4310 'xor' 'xor_ln381_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4311 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_141 = and i1 %tmp_232, i1 %xor_ln381_140" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4311 'and' 'and_ln381_141' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4312 [1/1] (0.28ns)   --->   "%xor_ln381_141 = xor i1 %tmp_229, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4312 'xor' 'xor_ln381_141' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_142)   --->   "%select_ln381_112 = select i1 %and_ln381_141, i1 %tmp_229, i1 %xor_ln381_141" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4313 'select' 'select_ln381_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_144)   --->   "%select_ln381_113 = select i1 %and_ln381_141, i1 %xor_ln381_141, i1 %tmp_229" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4314 'select' 'select_ln381_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_144)   --->   "%xor_ln381_142 = xor i1 %tmp_232, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4315 'xor' 'xor_ln381_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_144)   --->   "%or_ln381_113 = or i1 %tmp_233, i1 %xor_ln381_142" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4316 'or' 'or_ln381_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4317 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_142)   --->   "%xor_ln381_143 = xor i1 %select_ln381_112, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4317 'xor' 'xor_ln381_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4318 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_142)   --->   "%or_ln381_114 = or i1 %tmp_233, i1 %xor_ln381_143" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4318 'or' 'or_ln381_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4319 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_142 = and i1 %or_ln381_114, i1 %xor_ln381_141" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4319 'and' 'and_ln381_142' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_144)   --->   "%and_ln381_143 = and i1 %tmp_233, i1 %select_ln381_113" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4320 'and' 'and_ln381_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4321 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_144 = xor i1 %and_ln381_143, i1 %or_ln381_113" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4321 'xor' 'xor_ln381_144' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4322 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_115)   --->   "%and_ln381_144 = and i1 %xor_ln381_144, i1 %tmp_229" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4322 'and' 'and_ln381_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4323 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_115)   --->   "%or_ln381_115 = or i1 %and_ln381_142, i1 %and_ln381_144" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4323 'or' 'or_ln381_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4324 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_115)   --->   "%select_ln381_114 = select i1 %and_ln381_142, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4324 'select' 'select_ln381_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4325 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_115 = select i1 %or_ln381_115, i28 %select_ln381_114, i28 %ps_60" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4325 'select' 'select_ln381_115' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4326 [1/1] (0.00ns)   --->   "%shl_ln381_31 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_147, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4326 'bitconcatenate' 'shl_ln381_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4327 [1/1] (0.00ns)   --->   "%sext_ln381_102 = sext i36 %shl_ln381_31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4327 'sext' 'sext_ln381_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4328 [1/1] (0.00ns)   --->   "%sext_ln381_103 = sext i32 %mul_ln381_37" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4328 'sext' 'sext_ln381_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4329 [1/1] (0.00ns)   --->   "%sext_ln381_472 = sext i32 %mul_ln381_37" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4329 'sext' 'sext_ln381_472' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4330 [1/1] (1.02ns)   --->   "%add_ln381_68 = add i37 %sext_ln381_102, i37 %sext_ln381_103" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4330 'add' 'add_ln381_68' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4331 [1/1] (1.02ns)   --->   "%add_ln381_131 = add i36 %shl_ln381_31, i36 %sext_ln381_472" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4331 'add' 'add_ln381_131' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4332 [1/1] (0.00ns)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_68, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4332 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4333 [1/1] (0.00ns) (grouped into LUT with out node ps_79)   --->   "%ps_78 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_131, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4333 'partselect' 'ps_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node ps_79)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_131, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4334 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4335 [1/1] (0.00ns) (grouped into LUT with out node ps_79)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_37, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4335 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4336 [1/1] (0.00ns)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_131, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4336 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node ps_79)   --->   "%or_ln381_148 = or i1 %tmp_277, i1 %icmp_ln381_37" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4337 'or' 'or_ln381_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node ps_79)   --->   "%and_ln381_185 = and i1 %or_ln381_148, i1 %tmp_278" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4338 'and' 'and_ln381_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node ps_79)   --->   "%zext_ln381_75 = zext i1 %and_ln381_185" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4339 'zext' 'zext_ln381_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4340 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_79 = add i28 %ps_78, i28 %zext_ln381_75" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4340 'add' 'ps_79' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4341 [1/1] (0.00ns)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_79, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4341 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4342 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_186)   --->   "%xor_ln381_185 = xor i1 %tmp_280, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4342 'xor' 'xor_ln381_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4343 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_186 = and i1 %tmp_279, i1 %xor_ln381_185" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4343 'and' 'and_ln381_186' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4344 [1/1] (0.28ns)   --->   "%xor_ln381_186 = xor i1 %tmp_276, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4344 'xor' 'xor_ln381_186' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4345 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_187)   --->   "%select_ln381_148 = select i1 %and_ln381_186, i1 %tmp_276, i1 %xor_ln381_186" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4345 'select' 'select_ln381_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_189)   --->   "%select_ln381_149 = select i1 %and_ln381_186, i1 %xor_ln381_186, i1 %tmp_276" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4346 'select' 'select_ln381_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_189)   --->   "%xor_ln381_187 = xor i1 %tmp_279, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4347 'xor' 'xor_ln381_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_189)   --->   "%or_ln381_149 = or i1 %tmp_280, i1 %xor_ln381_187" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4348 'or' 'or_ln381_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4349 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_187)   --->   "%xor_ln381_188 = xor i1 %select_ln381_148, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4349 'xor' 'xor_ln381_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4350 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_187)   --->   "%or_ln381_150 = or i1 %tmp_280, i1 %xor_ln381_188" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4350 'or' 'or_ln381_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4351 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_187 = and i1 %or_ln381_150, i1 %xor_ln381_186" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4351 'and' 'and_ln381_187' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_189)   --->   "%and_ln381_188 = and i1 %tmp_280, i1 %select_ln381_149" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4352 'and' 'and_ln381_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4353 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_189 = xor i1 %and_ln381_188, i1 %or_ln381_149" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4353 'xor' 'xor_ln381_189' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4354 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_151)   --->   "%and_ln381_189 = and i1 %xor_ln381_189, i1 %tmp_276" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4354 'and' 'and_ln381_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4355 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_151)   --->   "%or_ln381_151 = or i1 %and_ln381_187, i1 %and_ln381_189" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4355 'or' 'or_ln381_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4356 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_151)   --->   "%select_ln381_150 = select i1 %and_ln381_187, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4356 'select' 'select_ln381_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4357 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_151 = select i1 %or_ln381_151, i28 %select_ln381_150, i28 %ps_79" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4357 'select' 'select_ln381_151' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4358 [1/1] (0.00ns)   --->   "%shl_ln381_32 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_151, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4358 'bitconcatenate' 'shl_ln381_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4359 [1/1] (0.00ns)   --->   "%sext_ln381_105 = sext i36 %shl_ln381_32" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4359 'sext' 'sext_ln381_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4360 [1/1] (0.00ns)   --->   "%sext_ln381_106 = sext i32 %mul_ln381_38" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4360 'sext' 'sext_ln381_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4361 [1/1] (0.00ns)   --->   "%sext_ln381_473 = sext i32 %mul_ln381_38" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4361 'sext' 'sext_ln381_473' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4362 [1/1] (1.02ns)   --->   "%add_ln381_70 = add i37 %sext_ln381_105, i37 %sext_ln381_106" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4362 'add' 'add_ln381_70' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4363 [1/1] (1.02ns)   --->   "%add_ln381_134 = add i36 %shl_ln381_32, i36 %sext_ln381_473" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4363 'add' 'add_ln381_134' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4364 [1/1] (0.00ns)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_70, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4364 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4365 [1/1] (0.00ns) (grouped into LUT with out node ps_81)   --->   "%ps_80 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_134, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4365 'partselect' 'ps_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4366 [1/1] (0.00ns) (grouped into LUT with out node ps_81)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_134, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4366 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4367 [1/1] (0.00ns) (grouped into LUT with out node ps_81)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_38, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4367 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4368 [1/1] (0.00ns)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_134, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4368 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4369 [1/1] (0.00ns) (grouped into LUT with out node ps_81)   --->   "%or_ln381_152 = or i1 %tmp_282, i1 %icmp_ln381_38" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4369 'or' 'or_ln381_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4370 [1/1] (0.00ns) (grouped into LUT with out node ps_81)   --->   "%and_ln381_190 = and i1 %or_ln381_152, i1 %tmp_283" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4370 'and' 'and_ln381_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4371 [1/1] (0.00ns) (grouped into LUT with out node ps_81)   --->   "%zext_ln381_77 = zext i1 %and_ln381_190" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4371 'zext' 'zext_ln381_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4372 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_81 = add i28 %ps_80, i28 %zext_ln381_77" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4372 'add' 'ps_81' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4373 [1/1] (0.00ns)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_81, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4373 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4374 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_191)   --->   "%xor_ln381_190 = xor i1 %tmp_285, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4374 'xor' 'xor_ln381_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4375 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_191 = and i1 %tmp_284, i1 %xor_ln381_190" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4375 'and' 'and_ln381_191' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4376 [1/1] (0.28ns)   --->   "%xor_ln381_191 = xor i1 %tmp_281, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4376 'xor' 'xor_ln381_191' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4377 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_192)   --->   "%select_ln381_152 = select i1 %and_ln381_191, i1 %tmp_281, i1 %xor_ln381_191" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4377 'select' 'select_ln381_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_194)   --->   "%select_ln381_153 = select i1 %and_ln381_191, i1 %xor_ln381_191, i1 %tmp_281" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4378 'select' 'select_ln381_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_194)   --->   "%xor_ln381_192 = xor i1 %tmp_284, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4379 'xor' 'xor_ln381_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_194)   --->   "%or_ln381_153 = or i1 %tmp_285, i1 %xor_ln381_192" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4380 'or' 'or_ln381_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_192)   --->   "%xor_ln381_193 = xor i1 %select_ln381_152, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4381 'xor' 'xor_ln381_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4382 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_192)   --->   "%or_ln381_154 = or i1 %tmp_285, i1 %xor_ln381_193" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4382 'or' 'or_ln381_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4383 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_192 = and i1 %or_ln381_154, i1 %xor_ln381_191" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4383 'and' 'and_ln381_192' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_194)   --->   "%and_ln381_193 = and i1 %tmp_285, i1 %select_ln381_153" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4384 'and' 'and_ln381_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4385 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_194 = xor i1 %and_ln381_193, i1 %or_ln381_153" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4385 'xor' 'xor_ln381_194' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4386 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_155)   --->   "%and_ln381_194 = and i1 %xor_ln381_194, i1 %tmp_281" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4386 'and' 'and_ln381_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4387 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_155)   --->   "%or_ln381_155 = or i1 %and_ln381_192, i1 %and_ln381_194" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4387 'or' 'or_ln381_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4388 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_155)   --->   "%select_ln381_154 = select i1 %and_ln381_192, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4388 'select' 'select_ln381_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4389 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_155 = select i1 %or_ln381_155, i28 %select_ln381_154, i28 %ps_81" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4389 'select' 'select_ln381_155' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4390 [1/1] (0.00ns)   --->   "%shl_ln381_38 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_179, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4390 'bitconcatenate' 'shl_ln381_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4391 [1/1] (0.00ns)   --->   "%sext_ln381_124 = sext i36 %shl_ln381_38" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4391 'sext' 'sext_ln381_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4392 [1/1] (0.00ns)   --->   "%sext_ln381_125 = sext i32 %mul_ln381_45" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4392 'sext' 'sext_ln381_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4393 [1/1] (0.00ns)   --->   "%sext_ln381_479 = sext i32 %mul_ln381_45" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4393 'sext' 'sext_ln381_479' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4394 [1/1] (1.02ns)   --->   "%add_ln381_83 = add i37 %sext_ln381_124, i37 %sext_ln381_125" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4394 'add' 'add_ln381_83' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4395 [1/1] (1.02ns)   --->   "%add_ln381_159 = add i36 %shl_ln381_38, i36 %sext_ln381_479" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4395 'add' 'add_ln381_159' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4396 [1/1] (0.00ns)   --->   "%tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_83, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4396 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node ps_96)   --->   "%ps_95 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_159, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4397 'partselect' 'ps_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node ps_96)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_159, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4398 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4399 [1/1] (0.00ns) (grouped into LUT with out node ps_96)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_45, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4399 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4400 [1/1] (0.00ns)   --->   "%tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_159, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4400 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4401 [1/1] (0.00ns) (grouped into LUT with out node ps_96)   --->   "%or_ln381_180 = or i1 %tmp_319, i1 %icmp_ln381_45" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4401 'or' 'or_ln381_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4402 [1/1] (0.00ns) (grouped into LUT with out node ps_96)   --->   "%and_ln381_225 = and i1 %or_ln381_180, i1 %tmp_320" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4402 'and' 'and_ln381_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4403 [1/1] (0.00ns) (grouped into LUT with out node ps_96)   --->   "%zext_ln381_91 = zext i1 %and_ln381_225" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4403 'zext' 'zext_ln381_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4404 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_96 = add i28 %ps_95, i28 %zext_ln381_91" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4404 'add' 'ps_96' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4405 [1/1] (0.00ns)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_96, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4405 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4406 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_226)   --->   "%xor_ln381_225 = xor i1 %tmp_322, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4406 'xor' 'xor_ln381_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4407 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_226 = and i1 %tmp_321, i1 %xor_ln381_225" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4407 'and' 'and_ln381_226' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4408 [1/1] (0.28ns)   --->   "%xor_ln381_226 = xor i1 %tmp_318, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4408 'xor' 'xor_ln381_226' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4409 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_227)   --->   "%select_ln381_180 = select i1 %and_ln381_226, i1 %tmp_318, i1 %xor_ln381_226" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4409 'select' 'select_ln381_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_229)   --->   "%select_ln381_181 = select i1 %and_ln381_226, i1 %xor_ln381_226, i1 %tmp_318" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4410 'select' 'select_ln381_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_229)   --->   "%xor_ln381_227 = xor i1 %tmp_321, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4411 'xor' 'xor_ln381_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_229)   --->   "%or_ln381_181 = or i1 %tmp_322, i1 %xor_ln381_227" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4412 'or' 'or_ln381_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4413 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_227)   --->   "%xor_ln381_228 = xor i1 %select_ln381_180, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4413 'xor' 'xor_ln381_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4414 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_227)   --->   "%or_ln381_182 = or i1 %tmp_322, i1 %xor_ln381_228" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4414 'or' 'or_ln381_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4415 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_227 = and i1 %or_ln381_182, i1 %xor_ln381_226" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4415 'and' 'and_ln381_227' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_229)   --->   "%and_ln381_228 = and i1 %tmp_322, i1 %select_ln381_181" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4416 'and' 'and_ln381_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4417 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_229 = xor i1 %and_ln381_228, i1 %or_ln381_181" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4417 'xor' 'xor_ln381_229' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4418 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_183)   --->   "%and_ln381_229 = and i1 %xor_ln381_229, i1 %tmp_318" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4418 'and' 'and_ln381_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4419 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_183)   --->   "%or_ln381_183 = or i1 %and_ln381_227, i1 %and_ln381_229" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4419 'or' 'or_ln381_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4420 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_183)   --->   "%select_ln381_182 = select i1 %and_ln381_227, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4420 'select' 'select_ln381_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4421 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_183 = select i1 %or_ln381_183, i28 %select_ln381_182, i28 %ps_96" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4421 'select' 'select_ln381_183' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4422 [1/1] (0.00ns)   --->   "%shl_ln381_39 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_183, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4422 'bitconcatenate' 'shl_ln381_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4423 [1/1] (0.00ns)   --->   "%sext_ln381_127 = sext i36 %shl_ln381_39" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4423 'sext' 'sext_ln381_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4424 [1/1] (0.00ns)   --->   "%sext_ln381_128 = sext i32 %mul_ln381_46" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4424 'sext' 'sext_ln381_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4425 [1/1] (0.00ns)   --->   "%sext_ln381_480 = sext i32 %mul_ln381_46" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4425 'sext' 'sext_ln381_480' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4426 [1/1] (1.02ns)   --->   "%add_ln381_85 = add i37 %sext_ln381_127, i37 %sext_ln381_128" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4426 'add' 'add_ln381_85' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4427 [1/1] (1.02ns)   --->   "%add_ln381_163 = add i36 %shl_ln381_39, i36 %sext_ln381_480" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4427 'add' 'add_ln381_163' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4428 [1/1] (0.00ns)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_85, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4428 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4429 [1/1] (0.00ns) (grouped into LUT with out node ps_98)   --->   "%ps_97 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_163, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4429 'partselect' 'ps_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4430 [1/1] (0.00ns) (grouped into LUT with out node ps_98)   --->   "%tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_163, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4430 'bitselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4431 [1/1] (0.00ns) (grouped into LUT with out node ps_98)   --->   "%tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_46, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4431 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4432 [1/1] (0.00ns)   --->   "%tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_163, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4432 'bitselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4433 [1/1] (0.00ns) (grouped into LUT with out node ps_98)   --->   "%or_ln381_184 = or i1 %tmp_324, i1 %icmp_ln381_46" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4433 'or' 'or_ln381_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4434 [1/1] (0.00ns) (grouped into LUT with out node ps_98)   --->   "%and_ln381_230 = and i1 %or_ln381_184, i1 %tmp_325" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4434 'and' 'and_ln381_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4435 [1/1] (0.00ns) (grouped into LUT with out node ps_98)   --->   "%zext_ln381_93 = zext i1 %and_ln381_230" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4435 'zext' 'zext_ln381_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4436 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_98 = add i28 %ps_97, i28 %zext_ln381_93" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4436 'add' 'ps_98' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4437 [1/1] (0.00ns)   --->   "%tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_98, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4437 'bitselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4438 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_231)   --->   "%xor_ln381_230 = xor i1 %tmp_327, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4438 'xor' 'xor_ln381_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4439 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_231 = and i1 %tmp_326, i1 %xor_ln381_230" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4439 'and' 'and_ln381_231' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4440 [1/1] (0.28ns)   --->   "%xor_ln381_231 = xor i1 %tmp_323, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4440 'xor' 'xor_ln381_231' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4441 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_232)   --->   "%select_ln381_184 = select i1 %and_ln381_231, i1 %tmp_323, i1 %xor_ln381_231" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4441 'select' 'select_ln381_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4442 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_234)   --->   "%select_ln381_185 = select i1 %and_ln381_231, i1 %xor_ln381_231, i1 %tmp_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4442 'select' 'select_ln381_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_234)   --->   "%xor_ln381_232 = xor i1 %tmp_326, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4443 'xor' 'xor_ln381_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4444 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_234)   --->   "%or_ln381_185 = or i1 %tmp_327, i1 %xor_ln381_232" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4444 'or' 'or_ln381_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4445 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_232)   --->   "%xor_ln381_233 = xor i1 %select_ln381_184, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4445 'xor' 'xor_ln381_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4446 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_232)   --->   "%or_ln381_186 = or i1 %tmp_327, i1 %xor_ln381_233" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4446 'or' 'or_ln381_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4447 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_232 = and i1 %or_ln381_186, i1 %xor_ln381_231" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4447 'and' 'and_ln381_232' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_234)   --->   "%and_ln381_233 = and i1 %tmp_327, i1 %select_ln381_185" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4448 'and' 'and_ln381_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4449 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_234 = xor i1 %and_ln381_233, i1 %or_ln381_185" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4449 'xor' 'xor_ln381_234' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4450 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_187)   --->   "%and_ln381_234 = and i1 %xor_ln381_234, i1 %tmp_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4450 'and' 'and_ln381_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4451 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_187)   --->   "%or_ln381_187 = or i1 %and_ln381_232, i1 %and_ln381_234" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4451 'or' 'or_ln381_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4452 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_187)   --->   "%select_ln381_186 = select i1 %and_ln381_232, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4452 'select' 'select_ln381_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4453 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_187 = select i1 %or_ln381_187, i28 %select_ln381_186, i28 %ps_98" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4453 'select' 'select_ln381_187' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4454 [1/1] (0.00ns)   --->   "%shl_ln381_43 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_203, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4454 'bitconcatenate' 'shl_ln381_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4455 [1/1] (0.00ns)   --->   "%sext_ln381_140 = sext i36 %shl_ln381_43" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4455 'sext' 'sext_ln381_140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4456 [1/1] (0.00ns)   --->   "%sext_ln381_141 = sext i32 %mul_ln381_51" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4456 'sext' 'sext_ln381_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4457 [1/1] (0.00ns)   --->   "%sext_ln381_484 = sext i32 %mul_ln381_51" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4457 'sext' 'sext_ln381_484' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4458 [1/1] (1.02ns)   --->   "%add_ln381_94 = add i37 %sext_ln381_140, i37 %sext_ln381_141" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4458 'add' 'add_ln381_94' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4459 [1/1] (1.02ns)   --->   "%add_ln381_179 = add i36 %shl_ln381_43, i36 %sext_ln381_484" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4459 'add' 'add_ln381_179' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4460 [1/1] (0.00ns)   --->   "%tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_94, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4460 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4461 [1/1] (0.00ns) (grouped into LUT with out node ps_109)   --->   "%ps_108 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_179, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4461 'partselect' 'ps_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4462 [1/1] (0.00ns) (grouped into LUT with out node ps_109)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_179, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4462 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4463 [1/1] (0.00ns) (grouped into LUT with out node ps_109)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_51, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4463 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4464 [1/1] (0.00ns)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_179, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4464 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4465 [1/1] (0.00ns) (grouped into LUT with out node ps_109)   --->   "%or_ln381_204 = or i1 %tmp_351, i1 %icmp_ln381_51" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4465 'or' 'or_ln381_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4466 [1/1] (0.00ns) (grouped into LUT with out node ps_109)   --->   "%and_ln381_255 = and i1 %or_ln381_204, i1 %tmp_352" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4466 'and' 'and_ln381_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4467 [1/1] (0.00ns) (grouped into LUT with out node ps_109)   --->   "%zext_ln381_103 = zext i1 %and_ln381_255" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4467 'zext' 'zext_ln381_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4468 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_109 = add i28 %ps_108, i28 %zext_ln381_103" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4468 'add' 'ps_109' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4469 [1/1] (0.00ns)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_109, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4469 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4470 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_256)   --->   "%xor_ln381_255 = xor i1 %tmp_354, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4470 'xor' 'xor_ln381_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4471 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_256 = and i1 %tmp_353, i1 %xor_ln381_255" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4471 'and' 'and_ln381_256' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4472 [1/1] (0.28ns)   --->   "%xor_ln381_256 = xor i1 %tmp_350, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4472 'xor' 'xor_ln381_256' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4473 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_257)   --->   "%select_ln381_204 = select i1 %and_ln381_256, i1 %tmp_350, i1 %xor_ln381_256" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4473 'select' 'select_ln381_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_259)   --->   "%select_ln381_205 = select i1 %and_ln381_256, i1 %xor_ln381_256, i1 %tmp_350" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4474 'select' 'select_ln381_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_259)   --->   "%xor_ln381_257 = xor i1 %tmp_353, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4475 'xor' 'xor_ln381_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4476 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_259)   --->   "%or_ln381_205 = or i1 %tmp_354, i1 %xor_ln381_257" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4476 'or' 'or_ln381_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4477 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_257)   --->   "%xor_ln381_258 = xor i1 %select_ln381_204, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4477 'xor' 'xor_ln381_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_257)   --->   "%or_ln381_206 = or i1 %tmp_354, i1 %xor_ln381_258" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4478 'or' 'or_ln381_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4479 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_257 = and i1 %or_ln381_206, i1 %xor_ln381_256" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4479 'and' 'and_ln381_257' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_259)   --->   "%and_ln381_258 = and i1 %tmp_354, i1 %select_ln381_205" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4480 'and' 'and_ln381_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4481 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_259 = xor i1 %and_ln381_258, i1 %or_ln381_205" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4481 'xor' 'xor_ln381_259' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4482 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_207)   --->   "%and_ln381_259 = and i1 %xor_ln381_259, i1 %tmp_350" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4482 'and' 'and_ln381_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4483 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_207)   --->   "%or_ln381_207 = or i1 %and_ln381_257, i1 %and_ln381_259" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4483 'or' 'or_ln381_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4484 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_207)   --->   "%select_ln381_206 = select i1 %and_ln381_257, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4484 'select' 'select_ln381_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4485 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_207 = select i1 %or_ln381_207, i28 %select_ln381_206, i28 %ps_109" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4485 'select' 'select_ln381_207' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4486 [1/1] (0.00ns)   --->   "%shl_ln381_44 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_207, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4486 'bitconcatenate' 'shl_ln381_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4487 [1/1] (0.00ns)   --->   "%sext_ln381_143 = sext i36 %shl_ln381_44" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4487 'sext' 'sext_ln381_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4488 [1/1] (0.00ns)   --->   "%sext_ln381_144 = sext i32 %mul_ln381_52" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4488 'sext' 'sext_ln381_144' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4489 [1/1] (0.00ns)   --->   "%sext_ln381_485 = sext i32 %mul_ln381_52" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4489 'sext' 'sext_ln381_485' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4490 [1/1] (1.02ns)   --->   "%add_ln381_96 = add i37 %sext_ln381_143, i37 %sext_ln381_144" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4490 'add' 'add_ln381_96' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4491 [1/1] (1.02ns)   --->   "%add_ln381_183 = add i36 %shl_ln381_44, i36 %sext_ln381_485" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4491 'add' 'add_ln381_183' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4492 [1/1] (0.00ns)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_96, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4492 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4493 [1/1] (0.00ns) (grouped into LUT with out node ps_111)   --->   "%ps_110 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_183, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4493 'partselect' 'ps_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4494 [1/1] (0.00ns) (grouped into LUT with out node ps_111)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_183, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4494 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4495 [1/1] (0.00ns) (grouped into LUT with out node ps_111)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_52, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4495 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4496 [1/1] (0.00ns)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_183, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4496 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4497 [1/1] (0.00ns) (grouped into LUT with out node ps_111)   --->   "%or_ln381_208 = or i1 %tmp_356, i1 %icmp_ln381_52" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4497 'or' 'or_ln381_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node ps_111)   --->   "%and_ln381_260 = and i1 %or_ln381_208, i1 %tmp_357" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4498 'and' 'and_ln381_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4499 [1/1] (0.00ns) (grouped into LUT with out node ps_111)   --->   "%zext_ln381_105 = zext i1 %and_ln381_260" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4499 'zext' 'zext_ln381_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4500 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_111 = add i28 %ps_110, i28 %zext_ln381_105" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4500 'add' 'ps_111' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4501 [1/1] (0.00ns)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_111, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4501 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4502 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_261)   --->   "%xor_ln381_260 = xor i1 %tmp_359, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4502 'xor' 'xor_ln381_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4503 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_261 = and i1 %tmp_358, i1 %xor_ln381_260" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4503 'and' 'and_ln381_261' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4504 [1/1] (0.28ns)   --->   "%xor_ln381_261 = xor i1 %tmp_355, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4504 'xor' 'xor_ln381_261' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4505 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_262)   --->   "%select_ln381_208 = select i1 %and_ln381_261, i1 %tmp_355, i1 %xor_ln381_261" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4505 'select' 'select_ln381_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4506 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_264)   --->   "%select_ln381_209 = select i1 %and_ln381_261, i1 %xor_ln381_261, i1 %tmp_355" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4506 'select' 'select_ln381_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4507 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_264)   --->   "%xor_ln381_262 = xor i1 %tmp_358, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4507 'xor' 'xor_ln381_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4508 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_264)   --->   "%or_ln381_209 = or i1 %tmp_359, i1 %xor_ln381_262" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4508 'or' 'or_ln381_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4509 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_262)   --->   "%xor_ln381_263 = xor i1 %select_ln381_208, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4509 'xor' 'xor_ln381_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4510 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_262)   --->   "%or_ln381_210 = or i1 %tmp_359, i1 %xor_ln381_263" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4510 'or' 'or_ln381_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4511 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_262 = and i1 %or_ln381_210, i1 %xor_ln381_261" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4511 'and' 'and_ln381_262' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_264)   --->   "%and_ln381_263 = and i1 %tmp_359, i1 %select_ln381_209" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4512 'and' 'and_ln381_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4513 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_264 = xor i1 %and_ln381_263, i1 %or_ln381_209" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4513 'xor' 'xor_ln381_264' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4514 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_211)   --->   "%and_ln381_264 = and i1 %xor_ln381_264, i1 %tmp_355" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4514 'and' 'and_ln381_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4515 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_211)   --->   "%or_ln381_211 = or i1 %and_ln381_262, i1 %and_ln381_264" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4515 'or' 'or_ln381_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4516 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_211)   --->   "%select_ln381_210 = select i1 %and_ln381_262, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4516 'select' 'select_ln381_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4517 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_211 = select i1 %or_ln381_211, i28 %select_ln381_210, i28 %ps_111" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4517 'select' 'select_ln381_211' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4518 [1/1] (0.00ns)   --->   "%shl_ln381_50 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_235, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4518 'bitconcatenate' 'shl_ln381_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4519 [1/1] (0.00ns)   --->   "%sext_ln381_162 = sext i36 %shl_ln381_50" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4519 'sext' 'sext_ln381_162' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4520 [1/1] (0.00ns)   --->   "%sext_ln381_163 = sext i32 %mul_ln381_59" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4520 'sext' 'sext_ln381_163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4521 [1/1] (0.00ns)   --->   "%sext_ln381_491 = sext i32 %mul_ln381_59" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4521 'sext' 'sext_ln381_491' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4522 [1/1] (1.02ns)   --->   "%add_ln381_109 = add i37 %sext_ln381_162, i37 %sext_ln381_163" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4522 'add' 'add_ln381_109' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4523 [1/1] (1.02ns)   --->   "%add_ln381_208 = add i36 %shl_ln381_50, i36 %sext_ln381_491" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4523 'add' 'add_ln381_208' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4524 [1/1] (0.00ns)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_109, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4524 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node ps_126)   --->   "%ps_125 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_208, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4525 'partselect' 'ps_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node ps_126)   --->   "%tmp_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_208, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4526 'bitselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4527 [1/1] (0.00ns) (grouped into LUT with out node ps_126)   --->   "%tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_59, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4527 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4528 [1/1] (0.00ns)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_208, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4528 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4529 [1/1] (0.00ns) (grouped into LUT with out node ps_126)   --->   "%or_ln381_236 = or i1 %tmp_393, i1 %icmp_ln381_59" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4529 'or' 'or_ln381_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4530 [1/1] (0.00ns) (grouped into LUT with out node ps_126)   --->   "%and_ln381_295 = and i1 %or_ln381_236, i1 %tmp_394" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4530 'and' 'and_ln381_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node ps_126)   --->   "%zext_ln381_119 = zext i1 %and_ln381_295" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4531 'zext' 'zext_ln381_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4532 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_126 = add i28 %ps_125, i28 %zext_ln381_119" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4532 'add' 'ps_126' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4533 [1/1] (0.00ns)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_126, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4533 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4534 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_296)   --->   "%xor_ln381_295 = xor i1 %tmp_396, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4534 'xor' 'xor_ln381_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4535 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_296 = and i1 %tmp_395, i1 %xor_ln381_295" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4535 'and' 'and_ln381_296' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4536 [1/1] (0.28ns)   --->   "%xor_ln381_296 = xor i1 %tmp_392, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4536 'xor' 'xor_ln381_296' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4537 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_297)   --->   "%select_ln381_236 = select i1 %and_ln381_296, i1 %tmp_392, i1 %xor_ln381_296" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4537 'select' 'select_ln381_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4538 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_299)   --->   "%select_ln381_237 = select i1 %and_ln381_296, i1 %xor_ln381_296, i1 %tmp_392" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4538 'select' 'select_ln381_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_299)   --->   "%xor_ln381_297 = xor i1 %tmp_395, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4539 'xor' 'xor_ln381_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_299)   --->   "%or_ln381_237 = or i1 %tmp_396, i1 %xor_ln381_297" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4540 'or' 'or_ln381_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4541 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_297)   --->   "%xor_ln381_298 = xor i1 %select_ln381_236, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4541 'xor' 'xor_ln381_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4542 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_297)   --->   "%or_ln381_238 = or i1 %tmp_396, i1 %xor_ln381_298" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4542 'or' 'or_ln381_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4543 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_297 = and i1 %or_ln381_238, i1 %xor_ln381_296" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4543 'and' 'and_ln381_297' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_299)   --->   "%and_ln381_298 = and i1 %tmp_396, i1 %select_ln381_237" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4544 'and' 'and_ln381_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4545 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_299 = xor i1 %and_ln381_298, i1 %or_ln381_237" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4545 'xor' 'xor_ln381_299' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4546 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_239)   --->   "%and_ln381_299 = and i1 %xor_ln381_299, i1 %tmp_392" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4546 'and' 'and_ln381_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4547 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_239)   --->   "%or_ln381_239 = or i1 %and_ln381_297, i1 %and_ln381_299" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4547 'or' 'or_ln381_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4548 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_239)   --->   "%select_ln381_238 = select i1 %and_ln381_297, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4548 'select' 'select_ln381_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4549 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_239 = select i1 %or_ln381_239, i28 %select_ln381_238, i28 %ps_126" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4549 'select' 'select_ln381_239' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4550 [1/1] (0.00ns)   --->   "%shl_ln381_51 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_239, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4550 'bitconcatenate' 'shl_ln381_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4551 [1/1] (0.00ns)   --->   "%sext_ln381_165 = sext i36 %shl_ln381_51" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4551 'sext' 'sext_ln381_165' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4552 [1/1] (0.00ns)   --->   "%sext_ln381_166 = sext i32 %mul_ln381_60" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4552 'sext' 'sext_ln381_166' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4553 [1/1] (0.00ns)   --->   "%sext_ln381_492 = sext i32 %mul_ln381_60" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4553 'sext' 'sext_ln381_492' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4554 [1/1] (1.02ns)   --->   "%add_ln381_111 = add i37 %sext_ln381_165, i37 %sext_ln381_166" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4554 'add' 'add_ln381_111' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4555 [1/1] (1.02ns)   --->   "%add_ln381_211 = add i36 %shl_ln381_51, i36 %sext_ln381_492" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4555 'add' 'add_ln381_211' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4556 [1/1] (0.00ns)   --->   "%tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_111, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4556 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4557 [1/1] (0.00ns) (grouped into LUT with out node ps_128)   --->   "%ps_127 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_211, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4557 'partselect' 'ps_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4558 [1/1] (0.00ns) (grouped into LUT with out node ps_128)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_211, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4558 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4559 [1/1] (0.00ns) (grouped into LUT with out node ps_128)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_60, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4559 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4560 [1/1] (0.00ns)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_211, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4560 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4561 [1/1] (0.00ns) (grouped into LUT with out node ps_128)   --->   "%or_ln381_240 = or i1 %tmp_398, i1 %icmp_ln381_60" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4561 'or' 'or_ln381_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node ps_128)   --->   "%and_ln381_300 = and i1 %or_ln381_240, i1 %tmp_399" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4562 'and' 'and_ln381_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4563 [1/1] (0.00ns) (grouped into LUT with out node ps_128)   --->   "%zext_ln381_121 = zext i1 %and_ln381_300" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4563 'zext' 'zext_ln381_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4564 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_128 = add i28 %ps_127, i28 %zext_ln381_121" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4564 'add' 'ps_128' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4565 [1/1] (0.00ns)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_128, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4565 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4566 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_301)   --->   "%xor_ln381_300 = xor i1 %tmp_401, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4566 'xor' 'xor_ln381_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4567 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_301 = and i1 %tmp_400, i1 %xor_ln381_300" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4567 'and' 'and_ln381_301' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4568 [1/1] (0.28ns)   --->   "%xor_ln381_301 = xor i1 %tmp_397, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4568 'xor' 'xor_ln381_301' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4569 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_302)   --->   "%select_ln381_240 = select i1 %and_ln381_301, i1 %tmp_397, i1 %xor_ln381_301" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4569 'select' 'select_ln381_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4570 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_304)   --->   "%select_ln381_241 = select i1 %and_ln381_301, i1 %xor_ln381_301, i1 %tmp_397" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4570 'select' 'select_ln381_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4571 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_304)   --->   "%xor_ln381_302 = xor i1 %tmp_400, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4571 'xor' 'xor_ln381_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4572 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_304)   --->   "%or_ln381_241 = or i1 %tmp_401, i1 %xor_ln381_302" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4572 'or' 'or_ln381_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4573 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_302)   --->   "%xor_ln381_303 = xor i1 %select_ln381_240, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4573 'xor' 'xor_ln381_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_302)   --->   "%or_ln381_242 = or i1 %tmp_401, i1 %xor_ln381_303" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4574 'or' 'or_ln381_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4575 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_302 = and i1 %or_ln381_242, i1 %xor_ln381_301" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4575 'and' 'and_ln381_302' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4576 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_304)   --->   "%and_ln381_303 = and i1 %tmp_401, i1 %select_ln381_241" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4576 'and' 'and_ln381_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4577 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_304 = xor i1 %and_ln381_303, i1 %or_ln381_241" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4577 'xor' 'xor_ln381_304' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4578 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_243)   --->   "%and_ln381_304 = and i1 %xor_ln381_304, i1 %tmp_397" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4578 'and' 'and_ln381_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4579 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_243)   --->   "%or_ln381_243 = or i1 %and_ln381_302, i1 %and_ln381_304" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4579 'or' 'or_ln381_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4580 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_243)   --->   "%select_ln381_242 = select i1 %and_ln381_302, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4580 'select' 'select_ln381_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4581 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_243 = select i1 %or_ln381_243, i28 %select_ln381_242, i28 %ps_128" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4581 'select' 'select_ln381_243' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4582 [1/1] (0.00ns)   --->   "%shl_ln381_59 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_275, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4582 'bitconcatenate' 'shl_ln381_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4583 [1/1] (0.00ns)   --->   "%sext_ln381_190 = sext i36 %shl_ln381_59" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4583 'sext' 'sext_ln381_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4584 [1/1] (0.00ns)   --->   "%sext_ln381_191 = sext i32 %mul_ln381_69" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4584 'sext' 'sext_ln381_191' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4585 [1/1] (0.00ns)   --->   "%sext_ln381_500 = sext i32 %mul_ln381_69" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4585 'sext' 'sext_ln381_500' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4586 [1/1] (1.02ns)   --->   "%add_ln381_128 = add i37 %sext_ln381_190, i37 %sext_ln381_191" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4586 'add' 'add_ln381_128' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4587 [1/1] (1.02ns)   --->   "%add_ln381_243 = add i36 %shl_ln381_59, i36 %sext_ln381_500" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4587 'add' 'add_ln381_243' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4588 [1/1] (0.00ns)   --->   "%tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_128, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4588 'bitselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4589 [1/1] (0.00ns) (grouped into LUT with out node ps_147)   --->   "%ps_146 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_243, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4589 'partselect' 'ps_146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4590 [1/1] (0.00ns) (grouped into LUT with out node ps_147)   --->   "%tmp_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_243, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4590 'bitselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4591 [1/1] (0.00ns) (grouped into LUT with out node ps_147)   --->   "%tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_69, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4591 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4592 [1/1] (0.00ns)   --->   "%tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_243, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4592 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node ps_147)   --->   "%or_ln381_276 = or i1 %tmp_445, i1 %icmp_ln381_69" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4593 'or' 'or_ln381_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4594 [1/1] (0.00ns) (grouped into LUT with out node ps_147)   --->   "%and_ln381_345 = and i1 %or_ln381_276, i1 %tmp_446" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4594 'and' 'and_ln381_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4595 [1/1] (0.00ns) (grouped into LUT with out node ps_147)   --->   "%zext_ln381_139 = zext i1 %and_ln381_345" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4595 'zext' 'zext_ln381_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4596 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_147 = add i28 %ps_146, i28 %zext_ln381_139" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4596 'add' 'ps_147' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4597 [1/1] (0.00ns)   --->   "%tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_147, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4597 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4598 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_346)   --->   "%xor_ln381_345 = xor i1 %tmp_448, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4598 'xor' 'xor_ln381_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4599 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_346 = and i1 %tmp_447, i1 %xor_ln381_345" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4599 'and' 'and_ln381_346' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4600 [1/1] (0.28ns)   --->   "%xor_ln381_346 = xor i1 %tmp_444, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4600 'xor' 'xor_ln381_346' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4601 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_347)   --->   "%select_ln381_276 = select i1 %and_ln381_346, i1 %tmp_444, i1 %xor_ln381_346" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4601 'select' 'select_ln381_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4602 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_349)   --->   "%select_ln381_277 = select i1 %and_ln381_346, i1 %xor_ln381_346, i1 %tmp_444" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4602 'select' 'select_ln381_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4603 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_349)   --->   "%xor_ln381_347 = xor i1 %tmp_447, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4603 'xor' 'xor_ln381_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_349)   --->   "%or_ln381_277 = or i1 %tmp_448, i1 %xor_ln381_347" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4604 'or' 'or_ln381_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4605 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_347)   --->   "%xor_ln381_348 = xor i1 %select_ln381_276, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4605 'xor' 'xor_ln381_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4606 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_347)   --->   "%or_ln381_278 = or i1 %tmp_448, i1 %xor_ln381_348" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4606 'or' 'or_ln381_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4607 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_347 = and i1 %or_ln381_278, i1 %xor_ln381_346" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4607 'and' 'and_ln381_347' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_349)   --->   "%and_ln381_348 = and i1 %tmp_448, i1 %select_ln381_277" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4608 'and' 'and_ln381_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4609 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_349 = xor i1 %and_ln381_348, i1 %or_ln381_277" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4609 'xor' 'xor_ln381_349' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4610 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_279)   --->   "%and_ln381_349 = and i1 %xor_ln381_349, i1 %tmp_444" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4610 'and' 'and_ln381_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4611 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_279)   --->   "%or_ln381_279 = or i1 %and_ln381_347, i1 %and_ln381_349" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4611 'or' 'or_ln381_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4612 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_279)   --->   "%select_ln381_278 = select i1 %and_ln381_347, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4612 'select' 'select_ln381_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4613 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_279 = select i1 %or_ln381_279, i28 %select_ln381_278, i28 %ps_147" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4613 'select' 'select_ln381_279' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4614 [1/1] (0.00ns)   --->   "%shl_ln381_60 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_279, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4614 'bitconcatenate' 'shl_ln381_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4615 [1/1] (0.00ns)   --->   "%sext_ln381_193 = sext i36 %shl_ln381_60" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4615 'sext' 'sext_ln381_193' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4616 [1/1] (0.00ns)   --->   "%sext_ln381_194 = sext i32 %mul_ln381_70" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4616 'sext' 'sext_ln381_194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4617 [1/1] (0.00ns)   --->   "%sext_ln381_501 = sext i32 %mul_ln381_70" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4617 'sext' 'sext_ln381_501' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4618 [1/1] (1.02ns)   --->   "%add_ln381_130 = add i37 %sext_ln381_193, i37 %sext_ln381_194" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4618 'add' 'add_ln381_130' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4619 [1/1] (1.02ns)   --->   "%add_ln381_247 = add i36 %shl_ln381_60, i36 %sext_ln381_501" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4619 'add' 'add_ln381_247' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4620 [1/1] (0.00ns)   --->   "%tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_130, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4620 'bitselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4621 [1/1] (0.00ns) (grouped into LUT with out node ps_149)   --->   "%ps_148 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_247, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4621 'partselect' 'ps_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4622 [1/1] (0.00ns) (grouped into LUT with out node ps_149)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_247, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4622 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4623 [1/1] (0.00ns) (grouped into LUT with out node ps_149)   --->   "%tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_70, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4623 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4624 [1/1] (0.00ns)   --->   "%tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_247, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4624 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node ps_149)   --->   "%or_ln381_280 = or i1 %tmp_450, i1 %icmp_ln381_70" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4625 'or' 'or_ln381_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node ps_149)   --->   "%and_ln381_350 = and i1 %or_ln381_280, i1 %tmp_451" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4626 'and' 'and_ln381_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4627 [1/1] (0.00ns) (grouped into LUT with out node ps_149)   --->   "%zext_ln381_141 = zext i1 %and_ln381_350" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4627 'zext' 'zext_ln381_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4628 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_149 = add i28 %ps_148, i28 %zext_ln381_141" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4628 'add' 'ps_149' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4629 [1/1] (0.00ns)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_149, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4629 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4630 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_351)   --->   "%xor_ln381_350 = xor i1 %tmp_453, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4630 'xor' 'xor_ln381_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4631 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_351 = and i1 %tmp_452, i1 %xor_ln381_350" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4631 'and' 'and_ln381_351' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4632 [1/1] (0.28ns)   --->   "%xor_ln381_351 = xor i1 %tmp_449, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4632 'xor' 'xor_ln381_351' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4633 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_352)   --->   "%select_ln381_280 = select i1 %and_ln381_351, i1 %tmp_449, i1 %xor_ln381_351" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4633 'select' 'select_ln381_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4634 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_354)   --->   "%select_ln381_281 = select i1 %and_ln381_351, i1 %xor_ln381_351, i1 %tmp_449" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4634 'select' 'select_ln381_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4635 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_354)   --->   "%xor_ln381_352 = xor i1 %tmp_452, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4635 'xor' 'xor_ln381_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_354)   --->   "%or_ln381_281 = or i1 %tmp_453, i1 %xor_ln381_352" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4636 'or' 'or_ln381_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4637 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_352)   --->   "%xor_ln381_353 = xor i1 %select_ln381_280, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4637 'xor' 'xor_ln381_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4638 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_352)   --->   "%or_ln381_282 = or i1 %tmp_453, i1 %xor_ln381_353" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4638 'or' 'or_ln381_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4639 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_352 = and i1 %or_ln381_282, i1 %xor_ln381_351" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4639 'and' 'and_ln381_352' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_354)   --->   "%and_ln381_353 = and i1 %tmp_453, i1 %select_ln381_281" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4640 'and' 'and_ln381_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4641 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_354 = xor i1 %and_ln381_353, i1 %or_ln381_281" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4641 'xor' 'xor_ln381_354' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4642 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_283)   --->   "%and_ln381_354 = and i1 %xor_ln381_354, i1 %tmp_449" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4642 'and' 'and_ln381_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4643 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_283)   --->   "%or_ln381_283 = or i1 %and_ln381_352, i1 %and_ln381_354" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4643 'or' 'or_ln381_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4644 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_283)   --->   "%select_ln381_282 = select i1 %and_ln381_352, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4644 'select' 'select_ln381_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4645 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_283 = select i1 %or_ln381_283, i28 %select_ln381_282, i28 %ps_149" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4645 'select' 'select_ln381_283' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4646 [1/1] (0.00ns)   --->   "%shl_ln381_66 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_307, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4646 'bitconcatenate' 'shl_ln381_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4647 [1/1] (0.00ns)   --->   "%sext_ln381_212 = sext i36 %shl_ln381_66" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4647 'sext' 'sext_ln381_212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4648 [1/1] (0.00ns)   --->   "%sext_ln381_213 = sext i32 %mul_ln381_77" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4648 'sext' 'sext_ln381_213' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4649 [1/1] (0.00ns)   --->   "%sext_ln381_507 = sext i32 %mul_ln381_77" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4649 'sext' 'sext_ln381_507' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4650 [1/1] (1.02ns)   --->   "%add_ln381_143 = add i37 %sext_ln381_212, i37 %sext_ln381_213" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4650 'add' 'add_ln381_143' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4651 [1/1] (1.02ns)   --->   "%add_ln381_271 = add i36 %shl_ln381_66, i36 %sext_ln381_507" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4651 'add' 'add_ln381_271' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4652 [1/1] (0.00ns)   --->   "%tmp_486 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_143, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4652 'bitselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4653 [1/1] (0.00ns) (grouped into LUT with out node ps_164)   --->   "%ps_163 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_271, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4653 'partselect' 'ps_163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4654 [1/1] (0.00ns) (grouped into LUT with out node ps_164)   --->   "%tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_271, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4654 'bitselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4655 [1/1] (0.00ns) (grouped into LUT with out node ps_164)   --->   "%tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_77, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4655 'bitselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4656 [1/1] (0.00ns)   --->   "%tmp_489 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_271, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4656 'bitselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4657 [1/1] (0.00ns) (grouped into LUT with out node ps_164)   --->   "%or_ln381_308 = or i1 %tmp_487, i1 %icmp_ln381_77" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4657 'or' 'or_ln381_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4658 [1/1] (0.00ns) (grouped into LUT with out node ps_164)   --->   "%and_ln381_385 = and i1 %or_ln381_308, i1 %tmp_488" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4658 'and' 'and_ln381_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4659 [1/1] (0.00ns) (grouped into LUT with out node ps_164)   --->   "%zext_ln381_155 = zext i1 %and_ln381_385" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4659 'zext' 'zext_ln381_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4660 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_164 = add i28 %ps_163, i28 %zext_ln381_155" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4660 'add' 'ps_164' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4661 [1/1] (0.00ns)   --->   "%tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_164, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4661 'bitselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4662 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_386)   --->   "%xor_ln381_385 = xor i1 %tmp_490, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4662 'xor' 'xor_ln381_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4663 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_386 = and i1 %tmp_489, i1 %xor_ln381_385" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4663 'and' 'and_ln381_386' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4664 [1/1] (0.28ns)   --->   "%xor_ln381_386 = xor i1 %tmp_486, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4664 'xor' 'xor_ln381_386' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4665 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_387)   --->   "%select_ln381_308 = select i1 %and_ln381_386, i1 %tmp_486, i1 %xor_ln381_386" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4665 'select' 'select_ln381_308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_389)   --->   "%select_ln381_309 = select i1 %and_ln381_386, i1 %xor_ln381_386, i1 %tmp_486" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4666 'select' 'select_ln381_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_389)   --->   "%xor_ln381_387 = xor i1 %tmp_489, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4667 'xor' 'xor_ln381_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_389)   --->   "%or_ln381_309 = or i1 %tmp_490, i1 %xor_ln381_387" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4668 'or' 'or_ln381_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4669 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_387)   --->   "%xor_ln381_388 = xor i1 %select_ln381_308, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4669 'xor' 'xor_ln381_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4670 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_387)   --->   "%or_ln381_310 = or i1 %tmp_490, i1 %xor_ln381_388" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4670 'or' 'or_ln381_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4671 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_387 = and i1 %or_ln381_310, i1 %xor_ln381_386" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4671 'and' 'and_ln381_387' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_389)   --->   "%and_ln381_388 = and i1 %tmp_490, i1 %select_ln381_309" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4672 'and' 'and_ln381_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4673 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_389 = xor i1 %and_ln381_388, i1 %or_ln381_309" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4673 'xor' 'xor_ln381_389' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4674 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_311)   --->   "%and_ln381_389 = and i1 %xor_ln381_389, i1 %tmp_486" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4674 'and' 'and_ln381_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4675 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_311)   --->   "%or_ln381_311 = or i1 %and_ln381_387, i1 %and_ln381_389" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4675 'or' 'or_ln381_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4676 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_311)   --->   "%select_ln381_310 = select i1 %and_ln381_387, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4676 'select' 'select_ln381_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4677 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_311 = select i1 %or_ln381_311, i28 %select_ln381_310, i28 %ps_164" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4677 'select' 'select_ln381_311' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4678 [1/1] (0.00ns)   --->   "%shl_ln381_67 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_311, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4678 'bitconcatenate' 'shl_ln381_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4679 [1/1] (0.00ns)   --->   "%sext_ln381_215 = sext i36 %shl_ln381_67" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4679 'sext' 'sext_ln381_215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4680 [1/1] (0.00ns)   --->   "%sext_ln381_216 = sext i32 %mul_ln381_78" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4680 'sext' 'sext_ln381_216' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4681 [1/1] (0.00ns)   --->   "%sext_ln381_508 = sext i32 %mul_ln381_78" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4681 'sext' 'sext_ln381_508' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4682 [1/1] (1.02ns)   --->   "%add_ln381_145 = add i37 %sext_ln381_215, i37 %sext_ln381_216" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4682 'add' 'add_ln381_145' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4683 [1/1] (1.02ns)   --->   "%add_ln381_275 = add i36 %shl_ln381_67, i36 %sext_ln381_508" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4683 'add' 'add_ln381_275' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4684 [1/1] (0.00ns)   --->   "%tmp_491 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_145, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4684 'bitselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4685 [1/1] (0.00ns) (grouped into LUT with out node ps_166)   --->   "%ps_165 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_275, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4685 'partselect' 'ps_165' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4686 [1/1] (0.00ns) (grouped into LUT with out node ps_166)   --->   "%tmp_492 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_275, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4686 'bitselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4687 [1/1] (0.00ns) (grouped into LUT with out node ps_166)   --->   "%tmp_493 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_78, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4687 'bitselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4688 [1/1] (0.00ns)   --->   "%tmp_494 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_275, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4688 'bitselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4689 [1/1] (0.00ns) (grouped into LUT with out node ps_166)   --->   "%or_ln381_312 = or i1 %tmp_492, i1 %icmp_ln381_78" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4689 'or' 'or_ln381_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node ps_166)   --->   "%and_ln381_390 = and i1 %or_ln381_312, i1 %tmp_493" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4690 'and' 'and_ln381_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4691 [1/1] (0.00ns) (grouped into LUT with out node ps_166)   --->   "%zext_ln381_157 = zext i1 %and_ln381_390" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4691 'zext' 'zext_ln381_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4692 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_166 = add i28 %ps_165, i28 %zext_ln381_157" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4692 'add' 'ps_166' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4693 [1/1] (0.00ns)   --->   "%tmp_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_166, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4693 'bitselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4694 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_391)   --->   "%xor_ln381_390 = xor i1 %tmp_495, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4694 'xor' 'xor_ln381_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4695 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_391 = and i1 %tmp_494, i1 %xor_ln381_390" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4695 'and' 'and_ln381_391' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4696 [1/1] (0.28ns)   --->   "%xor_ln381_391 = xor i1 %tmp_491, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4696 'xor' 'xor_ln381_391' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_392)   --->   "%select_ln381_312 = select i1 %and_ln381_391, i1 %tmp_491, i1 %xor_ln381_391" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4697 'select' 'select_ln381_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4698 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_394)   --->   "%select_ln381_313 = select i1 %and_ln381_391, i1 %xor_ln381_391, i1 %tmp_491" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4698 'select' 'select_ln381_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4699 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_394)   --->   "%xor_ln381_392 = xor i1 %tmp_494, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4699 'xor' 'xor_ln381_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4700 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_394)   --->   "%or_ln381_313 = or i1 %tmp_495, i1 %xor_ln381_392" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4700 'or' 'or_ln381_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4701 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_392)   --->   "%xor_ln381_393 = xor i1 %select_ln381_312, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4701 'xor' 'xor_ln381_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4702 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_392)   --->   "%or_ln381_314 = or i1 %tmp_495, i1 %xor_ln381_393" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4702 'or' 'or_ln381_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4703 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_392 = and i1 %or_ln381_314, i1 %xor_ln381_391" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4703 'and' 'and_ln381_392' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_394)   --->   "%and_ln381_393 = and i1 %tmp_495, i1 %select_ln381_313" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4704 'and' 'and_ln381_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4705 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_394 = xor i1 %and_ln381_393, i1 %or_ln381_313" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4705 'xor' 'xor_ln381_394' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4706 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_315)   --->   "%and_ln381_394 = and i1 %xor_ln381_394, i1 %tmp_491" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4706 'and' 'and_ln381_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4707 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_315)   --->   "%or_ln381_315 = or i1 %and_ln381_392, i1 %and_ln381_394" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4707 'or' 'or_ln381_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4708 [1/1] (0.00ns)   --->   "%sext_ln381_217 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4708 'sext' 'sext_ln381_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4709 [1/1] (0.00ns)   --->   "%zext_ln381_158 = zext i16 %tmp_175_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4709 'zext' 'zext_ln381_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4710 [1/1] (2.38ns)   --->   "%mul_ln381_79 = mul i32 %zext_ln381_158, i32 %sext_ln381_217" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4710 'mul' 'mul_ln381_79' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_315)   --->   "%select_ln381_314 = select i1 %and_ln381_392, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4711 'select' 'select_ln381_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4712 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_315 = select i1 %or_ln381_315, i28 %select_ln381_314, i28 %ps_166" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4712 'select' 'select_ln381_315' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4713 [1/1] (0.00ns)   --->   "%trunc_ln381_79 = trunc i32 %mul_ln381_79" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4713 'trunc' 'trunc_ln381_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4714 [1/1] (0.77ns)   --->   "%icmp_ln381_79 = icmp_ne  i7 %trunc_ln381_79, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4714 'icmp' 'icmp_ln381_79' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4715 [1/1] (0.00ns)   --->   "%shl_ln381_71 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_331, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4715 'bitconcatenate' 'shl_ln381_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4716 [1/1] (0.00ns)   --->   "%sext_ln381_228 = sext i36 %shl_ln381_71" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4716 'sext' 'sext_ln381_228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4717 [1/1] (0.00ns)   --->   "%sext_ln381_229 = sext i32 %mul_ln381_83" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4717 'sext' 'sext_ln381_229' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4718 [1/1] (0.00ns)   --->   "%sext_ln381_512 = sext i32 %mul_ln381_83" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4718 'sext' 'sext_ln381_512' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4719 [1/1] (1.02ns)   --->   "%add_ln381_154 = add i37 %sext_ln381_228, i37 %sext_ln381_229" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4719 'add' 'add_ln381_154' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4720 [1/1] (1.02ns)   --->   "%add_ln381_292 = add i36 %shl_ln381_71, i36 %sext_ln381_512" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4720 'add' 'add_ln381_292' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4721 [1/1] (0.00ns)   --->   "%tmp_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_154, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4721 'bitselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4722 [1/1] (0.00ns) (grouped into LUT with out node ps_177)   --->   "%ps_176 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_292, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4722 'partselect' 'ps_176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node ps_177)   --->   "%tmp_519 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_292, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4723 'bitselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4724 [1/1] (0.00ns) (grouped into LUT with out node ps_177)   --->   "%tmp_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_83, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4724 'bitselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4725 [1/1] (0.00ns)   --->   "%tmp_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_292, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4725 'bitselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4726 [1/1] (0.00ns) (grouped into LUT with out node ps_177)   --->   "%or_ln381_332 = or i1 %tmp_519, i1 %icmp_ln381_83" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4726 'or' 'or_ln381_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4727 [1/1] (0.00ns) (grouped into LUT with out node ps_177)   --->   "%and_ln381_415 = and i1 %or_ln381_332, i1 %tmp_520" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4727 'and' 'and_ln381_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4728 [1/1] (0.00ns) (grouped into LUT with out node ps_177)   --->   "%zext_ln381_167 = zext i1 %and_ln381_415" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4728 'zext' 'zext_ln381_167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4729 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_177 = add i28 %ps_176, i28 %zext_ln381_167" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4729 'add' 'ps_177' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4730 [1/1] (0.00ns)   --->   "%tmp_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_177, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4730 'bitselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4731 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_416)   --->   "%xor_ln381_415 = xor i1 %tmp_522, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4731 'xor' 'xor_ln381_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4732 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_416 = and i1 %tmp_521, i1 %xor_ln381_415" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4732 'and' 'and_ln381_416' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4733 [1/1] (0.28ns)   --->   "%xor_ln381_416 = xor i1 %tmp_518, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4733 'xor' 'xor_ln381_416' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4734 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_417)   --->   "%select_ln381_332 = select i1 %and_ln381_416, i1 %tmp_518, i1 %xor_ln381_416" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4734 'select' 'select_ln381_332' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4735 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_419)   --->   "%select_ln381_333 = select i1 %and_ln381_416, i1 %xor_ln381_416, i1 %tmp_518" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4735 'select' 'select_ln381_333' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4736 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_419)   --->   "%xor_ln381_417 = xor i1 %tmp_521, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4736 'xor' 'xor_ln381_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_419)   --->   "%or_ln381_333 = or i1 %tmp_522, i1 %xor_ln381_417" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4737 'or' 'or_ln381_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4738 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_417)   --->   "%xor_ln381_418 = xor i1 %select_ln381_332, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4738 'xor' 'xor_ln381_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_417)   --->   "%or_ln381_334 = or i1 %tmp_522, i1 %xor_ln381_418" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4739 'or' 'or_ln381_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4740 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_417 = and i1 %or_ln381_334, i1 %xor_ln381_416" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4740 'and' 'and_ln381_417' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4741 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_419)   --->   "%and_ln381_418 = and i1 %tmp_522, i1 %select_ln381_333" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4741 'and' 'and_ln381_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4742 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_419 = xor i1 %and_ln381_418, i1 %or_ln381_333" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4742 'xor' 'xor_ln381_419' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4743 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_335)   --->   "%and_ln381_419 = and i1 %xor_ln381_419, i1 %tmp_518" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4743 'and' 'and_ln381_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4744 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_335)   --->   "%or_ln381_335 = or i1 %and_ln381_417, i1 %and_ln381_419" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4744 'or' 'or_ln381_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4745 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_335)   --->   "%select_ln381_334 = select i1 %and_ln381_417, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4745 'select' 'select_ln381_334' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4746 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_335 = select i1 %or_ln381_335, i28 %select_ln381_334, i28 %ps_177" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4746 'select' 'select_ln381_335' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4747 [1/1] (0.00ns)   --->   "%shl_ln381_72 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_335, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4747 'bitconcatenate' 'shl_ln381_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4748 [1/1] (0.00ns)   --->   "%sext_ln381_231 = sext i36 %shl_ln381_72" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4748 'sext' 'sext_ln381_231' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4749 [1/1] (0.00ns)   --->   "%sext_ln381_232 = sext i32 %mul_ln381_84" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4749 'sext' 'sext_ln381_232' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4750 [1/1] (0.00ns)   --->   "%sext_ln381_513 = sext i32 %mul_ln381_84" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4750 'sext' 'sext_ln381_513' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4751 [1/1] (1.02ns)   --->   "%add_ln381_156 = add i37 %sext_ln381_231, i37 %sext_ln381_232" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4751 'add' 'add_ln381_156' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4752 [1/1] (1.02ns)   --->   "%add_ln381_296 = add i36 %shl_ln381_72, i36 %sext_ln381_513" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4752 'add' 'add_ln381_296' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4753 [1/1] (0.00ns)   --->   "%tmp_523 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_156, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4753 'bitselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4754 [1/1] (0.00ns) (grouped into LUT with out node ps_179)   --->   "%ps_178 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_296, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4754 'partselect' 'ps_178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4755 [1/1] (0.00ns) (grouped into LUT with out node ps_179)   --->   "%tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_296, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4755 'bitselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4756 [1/1] (0.00ns) (grouped into LUT with out node ps_179)   --->   "%tmp_525 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_84, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4756 'bitselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4757 [1/1] (0.00ns)   --->   "%tmp_526 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_296, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4757 'bitselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4758 [1/1] (0.00ns) (grouped into LUT with out node ps_179)   --->   "%or_ln381_336 = or i1 %tmp_524, i1 %icmp_ln381_84" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4758 'or' 'or_ln381_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4759 [1/1] (0.00ns) (grouped into LUT with out node ps_179)   --->   "%and_ln381_420 = and i1 %or_ln381_336, i1 %tmp_525" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4759 'and' 'and_ln381_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4760 [1/1] (0.00ns) (grouped into LUT with out node ps_179)   --->   "%zext_ln381_169 = zext i1 %and_ln381_420" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4760 'zext' 'zext_ln381_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4761 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_179 = add i28 %ps_178, i28 %zext_ln381_169" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4761 'add' 'ps_179' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4762 [1/1] (0.00ns)   --->   "%tmp_527 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_179, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4762 'bitselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4763 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_421)   --->   "%xor_ln381_420 = xor i1 %tmp_527, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4763 'xor' 'xor_ln381_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4764 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_421 = and i1 %tmp_526, i1 %xor_ln381_420" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4764 'and' 'and_ln381_421' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4765 [1/1] (0.28ns)   --->   "%xor_ln381_421 = xor i1 %tmp_523, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4765 'xor' 'xor_ln381_421' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4766 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_422)   --->   "%select_ln381_336 = select i1 %and_ln381_421, i1 %tmp_523, i1 %xor_ln381_421" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4766 'select' 'select_ln381_336' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4767 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_424)   --->   "%select_ln381_337 = select i1 %and_ln381_421, i1 %xor_ln381_421, i1 %tmp_523" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4767 'select' 'select_ln381_337' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4768 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_424)   --->   "%xor_ln381_422 = xor i1 %tmp_526, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4768 'xor' 'xor_ln381_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4769 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_424)   --->   "%or_ln381_337 = or i1 %tmp_527, i1 %xor_ln381_422" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4769 'or' 'or_ln381_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4770 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_422)   --->   "%xor_ln381_423 = xor i1 %select_ln381_336, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4770 'xor' 'xor_ln381_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_422)   --->   "%or_ln381_338 = or i1 %tmp_527, i1 %xor_ln381_423" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4771 'or' 'or_ln381_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4772 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_422 = and i1 %or_ln381_338, i1 %xor_ln381_421" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4772 'and' 'and_ln381_422' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4773 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_424)   --->   "%and_ln381_423 = and i1 %tmp_527, i1 %select_ln381_337" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4773 'and' 'and_ln381_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4774 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_424 = xor i1 %and_ln381_423, i1 %or_ln381_337" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4774 'xor' 'xor_ln381_424' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4775 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_339)   --->   "%and_ln381_424 = and i1 %xor_ln381_424, i1 %tmp_523" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4775 'and' 'and_ln381_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4776 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_339)   --->   "%or_ln381_339 = or i1 %and_ln381_422, i1 %and_ln381_424" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4776 'or' 'or_ln381_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4777 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_339)   --->   "%select_ln381_338 = select i1 %and_ln381_422, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4777 'select' 'select_ln381_338' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4778 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_339 = select i1 %or_ln381_339, i28 %select_ln381_338, i28 %ps_179" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4778 'select' 'select_ln381_339' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4779 [1/1] (0.00ns)   --->   "%sext_ln381_236 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4779 'sext' 'sext_ln381_236' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4780 [1/1] (0.00ns)   --->   "%zext_ln381_172 = zext i16 %tmp_189_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4780 'zext' 'zext_ln381_172' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4781 [1/1] (2.38ns)   --->   "%mul_ln381_86 = mul i32 %zext_ln381_172, i32 %sext_ln381_236" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4781 'mul' 'mul_ln381_86' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4782 [1/1] (0.00ns)   --->   "%trunc_ln381_86 = trunc i32 %mul_ln381_86" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4782 'trunc' 'trunc_ln381_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4783 [1/1] (0.77ns)   --->   "%icmp_ln381_86 = icmp_ne  i7 %trunc_ln381_86, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4783 'icmp' 'icmp_ln381_86' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4784 [1/1] (0.00ns)   --->   "%sext_ln381_239 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4784 'sext' 'sext_ln381_239' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4785 [1/1] (0.00ns)   --->   "%zext_ln381_174 = zext i16 %tmp_191_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4785 'zext' 'zext_ln381_174' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4786 [1/1] (2.38ns)   --->   "%mul_ln381_87 = mul i32 %zext_ln381_174, i32 %sext_ln381_239" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4786 'mul' 'mul_ln381_87' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4787 [1/1] (0.00ns)   --->   "%trunc_ln381_87 = trunc i32 %mul_ln381_87" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4787 'trunc' 'trunc_ln381_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4788 [1/1] (0.77ns)   --->   "%icmp_ln381_87 = icmp_ne  i7 %trunc_ln381_87, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4788 'icmp' 'icmp_ln381_87' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4789 [1/1] (0.00ns)   --->   "%shl_ln381_78 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_363, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4789 'bitconcatenate' 'shl_ln381_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4790 [1/1] (0.00ns)   --->   "%sext_ln381_250 = sext i36 %shl_ln381_78" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4790 'sext' 'sext_ln381_250' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4791 [1/1] (0.00ns)   --->   "%sext_ln381_251 = sext i32 %mul_ln381_91" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4791 'sext' 'sext_ln381_251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4792 [1/1] (0.00ns)   --->   "%sext_ln381_519 = sext i32 %mul_ln381_91" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4792 'sext' 'sext_ln381_519' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4793 [1/1] (1.02ns)   --->   "%add_ln381_169 = add i37 %sext_ln381_250, i37 %sext_ln381_251" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4793 'add' 'add_ln381_169' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4794 [1/1] (1.02ns)   --->   "%add_ln381_310 = add i36 %shl_ln381_78, i36 %sext_ln381_519" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4794 'add' 'add_ln381_310' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4795 [1/1] (0.00ns)   --->   "%tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_169, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4795 'bitselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4796 [1/1] (0.00ns) (grouped into LUT with out node ps_194)   --->   "%ps_193 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_310, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4796 'partselect' 'ps_193' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4797 [1/1] (0.00ns) (grouped into LUT with out node ps_194)   --->   "%tmp_561 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_310, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4797 'bitselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4798 [1/1] (0.00ns) (grouped into LUT with out node ps_194)   --->   "%tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_91, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4798 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4799 [1/1] (0.00ns)   --->   "%tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_310, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4799 'bitselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4800 [1/1] (0.00ns) (grouped into LUT with out node ps_194)   --->   "%or_ln381_364 = or i1 %tmp_561, i1 %icmp_ln381_91" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4800 'or' 'or_ln381_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4801 [1/1] (0.00ns) (grouped into LUT with out node ps_194)   --->   "%and_ln381_455 = and i1 %or_ln381_364, i1 %tmp_562" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4801 'and' 'and_ln381_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node ps_194)   --->   "%zext_ln381_183 = zext i1 %and_ln381_455" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4802 'zext' 'zext_ln381_183' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4803 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_194 = add i28 %ps_193, i28 %zext_ln381_183" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4803 'add' 'ps_194' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4804 [1/1] (0.00ns)   --->   "%tmp_564 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_194, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4804 'bitselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4805 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_456)   --->   "%xor_ln381_455 = xor i1 %tmp_564, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4805 'xor' 'xor_ln381_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4806 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_456 = and i1 %tmp_563, i1 %xor_ln381_455" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4806 'and' 'and_ln381_456' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4807 [1/1] (0.28ns)   --->   "%xor_ln381_456 = xor i1 %tmp_560, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4807 'xor' 'xor_ln381_456' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_457)   --->   "%select_ln381_364 = select i1 %and_ln381_456, i1 %tmp_560, i1 %xor_ln381_456" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4808 'select' 'select_ln381_364' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4809 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_459)   --->   "%select_ln381_365 = select i1 %and_ln381_456, i1 %xor_ln381_456, i1 %tmp_560" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4809 'select' 'select_ln381_365' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4810 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_459)   --->   "%xor_ln381_457 = xor i1 %tmp_563, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4810 'xor' 'xor_ln381_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_459)   --->   "%or_ln381_365 = or i1 %tmp_564, i1 %xor_ln381_457" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4811 'or' 'or_ln381_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4812 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_457)   --->   "%xor_ln381_458 = xor i1 %select_ln381_364, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4812 'xor' 'xor_ln381_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4813 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_457)   --->   "%or_ln381_366 = or i1 %tmp_564, i1 %xor_ln381_458" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4813 'or' 'or_ln381_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4814 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_457 = and i1 %or_ln381_366, i1 %xor_ln381_456" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4814 'and' 'and_ln381_457' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_459)   --->   "%and_ln381_458 = and i1 %tmp_564, i1 %select_ln381_365" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4815 'and' 'and_ln381_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4816 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_459 = xor i1 %and_ln381_458, i1 %or_ln381_365" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4816 'xor' 'xor_ln381_459' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4817 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_367)   --->   "%and_ln381_459 = and i1 %xor_ln381_459, i1 %tmp_560" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4817 'and' 'and_ln381_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4818 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_367)   --->   "%or_ln381_367 = or i1 %and_ln381_457, i1 %and_ln381_459" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4818 'or' 'or_ln381_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4819 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_367)   --->   "%select_ln381_366 = select i1 %and_ln381_457, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4819 'select' 'select_ln381_366' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4820 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_367 = select i1 %or_ln381_367, i28 %select_ln381_366, i28 %ps_194" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4820 'select' 'select_ln381_367' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4821 [1/1] (0.00ns)   --->   "%shl_ln381_79 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_367, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4821 'bitconcatenate' 'shl_ln381_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4822 [1/1] (0.00ns)   --->   "%sext_ln381_253 = sext i36 %shl_ln381_79" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4822 'sext' 'sext_ln381_253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4823 [1/1] (0.00ns)   --->   "%sext_ln381_254 = sext i32 %mul_ln381_92" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4823 'sext' 'sext_ln381_254' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4824 [1/1] (0.00ns)   --->   "%sext_ln381_520 = sext i32 %mul_ln381_92" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4824 'sext' 'sext_ln381_520' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4825 [1/1] (1.02ns)   --->   "%add_ln381_171 = add i37 %sext_ln381_253, i37 %sext_ln381_254" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4825 'add' 'add_ln381_171' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4826 [1/1] (1.02ns)   --->   "%add_ln381_312 = add i36 %shl_ln381_79, i36 %sext_ln381_520" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4826 'add' 'add_ln381_312' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4827 [1/1] (0.00ns)   --->   "%tmp_565 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_171, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4827 'bitselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4828 [1/1] (0.00ns) (grouped into LUT with out node ps_196)   --->   "%ps_195 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_312, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4828 'partselect' 'ps_195' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4829 [1/1] (0.00ns) (grouped into LUT with out node ps_196)   --->   "%tmp_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_312, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4829 'bitselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4830 [1/1] (0.00ns) (grouped into LUT with out node ps_196)   --->   "%tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_92, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4830 'bitselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4831 [1/1] (0.00ns)   --->   "%tmp_568 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_312, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4831 'bitselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4832 [1/1] (0.00ns) (grouped into LUT with out node ps_196)   --->   "%or_ln381_368 = or i1 %tmp_566, i1 %icmp_ln381_92" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4832 'or' 'or_ln381_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4833 [1/1] (0.00ns) (grouped into LUT with out node ps_196)   --->   "%and_ln381_460 = and i1 %or_ln381_368, i1 %tmp_567" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4833 'and' 'and_ln381_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4834 [1/1] (0.00ns) (grouped into LUT with out node ps_196)   --->   "%zext_ln381_185 = zext i1 %and_ln381_460" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4834 'zext' 'zext_ln381_185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4835 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_196 = add i28 %ps_195, i28 %zext_ln381_185" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4835 'add' 'ps_196' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4836 [1/1] (0.00ns)   --->   "%tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_196, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4836 'bitselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4837 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_461)   --->   "%xor_ln381_460 = xor i1 %tmp_569, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4837 'xor' 'xor_ln381_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4838 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_461 = and i1 %tmp_568, i1 %xor_ln381_460" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4838 'and' 'and_ln381_461' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4839 [1/1] (0.28ns)   --->   "%xor_ln381_461 = xor i1 %tmp_565, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4839 'xor' 'xor_ln381_461' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4840 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_462)   --->   "%select_ln381_368 = select i1 %and_ln381_461, i1 %tmp_565, i1 %xor_ln381_461" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4840 'select' 'select_ln381_368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4841 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_464)   --->   "%select_ln381_369 = select i1 %and_ln381_461, i1 %xor_ln381_461, i1 %tmp_565" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4841 'select' 'select_ln381_369' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_464)   --->   "%xor_ln381_462 = xor i1 %tmp_568, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4842 'xor' 'xor_ln381_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_464)   --->   "%or_ln381_369 = or i1 %tmp_569, i1 %xor_ln381_462" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4843 'or' 'or_ln381_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4844 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_462)   --->   "%xor_ln381_463 = xor i1 %select_ln381_368, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4844 'xor' 'xor_ln381_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4845 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_462)   --->   "%or_ln381_370 = or i1 %tmp_569, i1 %xor_ln381_463" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4845 'or' 'or_ln381_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4846 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_462 = and i1 %or_ln381_370, i1 %xor_ln381_461" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4846 'and' 'and_ln381_462' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_464)   --->   "%and_ln381_463 = and i1 %tmp_569, i1 %select_ln381_369" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4847 'and' 'and_ln381_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4848 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_464 = xor i1 %and_ln381_463, i1 %or_ln381_369" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4848 'xor' 'xor_ln381_464' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4849 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_371)   --->   "%and_ln381_464 = and i1 %xor_ln381_464, i1 %tmp_565" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4849 'and' 'and_ln381_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4850 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_371)   --->   "%or_ln381_371 = or i1 %and_ln381_462, i1 %and_ln381_464" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4850 'or' 'or_ln381_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4851 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_371)   --->   "%select_ln381_370 = select i1 %and_ln381_462, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4851 'select' 'select_ln381_370' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4852 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_371 = select i1 %or_ln381_371, i28 %select_ln381_370, i28 %ps_196" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4852 'select' 'select_ln381_371' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4853 [1/1] (0.00ns)   --->   "%sext_ln381_258 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4853 'sext' 'sext_ln381_258' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4854 [1/1] (0.00ns)   --->   "%zext_ln381_188 = zext i16 %tmp_205_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4854 'zext' 'zext_ln381_188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4855 [1/1] (2.38ns)   --->   "%mul_ln381_94 = mul i32 %zext_ln381_188, i32 %sext_ln381_258" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4855 'mul' 'mul_ln381_94' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4856 [1/1] (0.00ns)   --->   "%trunc_ln381_94 = trunc i32 %mul_ln381_94" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4856 'trunc' 'trunc_ln381_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4857 [1/1] (0.77ns)   --->   "%icmp_ln381_94 = icmp_ne  i7 %trunc_ln381_94, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4857 'icmp' 'icmp_ln381_94' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4858 [1/1] (0.00ns)   --->   "%sext_ln381_261 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4858 'sext' 'sext_ln381_261' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4859 [1/1] (0.00ns)   --->   "%zext_ln381_190 = zext i16 %tmp_207_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4859 'zext' 'zext_ln381_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4860 [1/1] (2.38ns)   --->   "%mul_ln381_95 = mul i32 %zext_ln381_190, i32 %sext_ln381_261" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4860 'mul' 'mul_ln381_95' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4861 [1/1] (0.00ns)   --->   "%trunc_ln381_95 = trunc i32 %mul_ln381_95" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4861 'trunc' 'trunc_ln381_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4862 [1/1] (0.77ns)   --->   "%icmp_ln381_95 = icmp_ne  i7 %trunc_ln381_95, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4862 'icmp' 'icmp_ln381_95' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4863 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_501)   --->   "%xor_ln381_500 = xor i1 %tmp_611, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4863 'xor' 'xor_ln381_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4864 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_501 = and i1 %tmp_610, i1 %xor_ln381_500" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4864 'and' 'and_ln381_501' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4865 [1/1] (0.28ns)   --->   "%xor_ln381_501 = xor i1 %tmp_607, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4865 'xor' 'xor_ln381_501' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4866 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_502)   --->   "%select_ln381_400 = select i1 %and_ln381_501, i1 %tmp_607, i1 %xor_ln381_501" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4866 'select' 'select_ln381_400' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4867 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_504)   --->   "%select_ln381_401 = select i1 %and_ln381_501, i1 %xor_ln381_501, i1 %tmp_607" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4867 'select' 'select_ln381_401' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4868 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_504)   --->   "%xor_ln381_502 = xor i1 %tmp_610, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4868 'xor' 'xor_ln381_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4869 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_504)   --->   "%or_ln381_401 = or i1 %tmp_611, i1 %xor_ln381_502" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4869 'or' 'or_ln381_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_502)   --->   "%xor_ln381_503 = xor i1 %select_ln381_400, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4870 'xor' 'xor_ln381_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_502)   --->   "%or_ln381_402 = or i1 %tmp_611, i1 %xor_ln381_503" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4871 'or' 'or_ln381_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4872 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_502 = and i1 %or_ln381_402, i1 %xor_ln381_501" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4872 'and' 'and_ln381_502' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_504)   --->   "%and_ln381_503 = and i1 %tmp_611, i1 %select_ln381_401" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4873 'and' 'and_ln381_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4874 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_504 = xor i1 %and_ln381_503, i1 %or_ln381_401" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4874 'xor' 'xor_ln381_504' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_403)   --->   "%and_ln381_504 = and i1 %xor_ln381_504, i1 %tmp_607" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4875 'and' 'and_ln381_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_403)   --->   "%or_ln381_403 = or i1 %and_ln381_502, i1 %and_ln381_504" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4876 'or' 'or_ln381_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4877 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_403)   --->   "%select_ln381_402 = select i1 %and_ln381_502, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4877 'select' 'select_ln381_402' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4878 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_403 = select i1 %or_ln381_403, i28 %select_ln381_402, i28 %ps_213" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4878 'select' 'select_ln381_403' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4879 [1/1] (0.00ns)   --->   "%shl_ln381_87 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_403, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4879 'bitconcatenate' 'shl_ln381_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4880 [1/1] (0.00ns)   --->   "%sext_ln381_278 = sext i36 %shl_ln381_87" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4880 'sext' 'sext_ln381_278' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4881 [1/1] (0.00ns)   --->   "%sext_ln381_279 = sext i32 %mul_ln381_101" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4881 'sext' 'sext_ln381_279' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4882 [1/1] (0.00ns)   --->   "%sext_ln381_528 = sext i32 %mul_ln381_101" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4882 'sext' 'sext_ln381_528' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4883 [1/1] (1.02ns)   --->   "%add_ln381_188 = add i37 %sext_ln381_278, i37 %sext_ln381_279" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4883 'add' 'add_ln381_188' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4884 [1/1] (1.02ns)   --->   "%add_ln381_329 = add i36 %shl_ln381_87, i36 %sext_ln381_528" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4884 'add' 'add_ln381_329' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4885 [1/1] (0.00ns)   --->   "%tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_188, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4885 'bitselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4886 [1/1] (0.00ns) (grouped into LUT with out node ps_215)   --->   "%ps_214 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_329, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4886 'partselect' 'ps_214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4887 [1/1] (0.00ns) (grouped into LUT with out node ps_215)   --->   "%tmp_613 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_329, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4887 'bitselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4888 [1/1] (0.00ns) (grouped into LUT with out node ps_215)   --->   "%tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_101, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4888 'bitselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4889 [1/1] (0.00ns)   --->   "%tmp_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_329, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4889 'bitselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4890 [1/1] (0.00ns) (grouped into LUT with out node ps_215)   --->   "%or_ln381_404 = or i1 %tmp_613, i1 %icmp_ln381_101" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4890 'or' 'or_ln381_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4891 [1/1] (0.00ns) (grouped into LUT with out node ps_215)   --->   "%and_ln381_505 = and i1 %or_ln381_404, i1 %tmp_614" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4891 'and' 'and_ln381_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4892 [1/1] (0.00ns) (grouped into LUT with out node ps_215)   --->   "%zext_ln381_203 = zext i1 %and_ln381_505" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4892 'zext' 'zext_ln381_203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4893 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_215 = add i28 %ps_214, i28 %zext_ln381_203" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4893 'add' 'ps_215' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4894 [1/1] (0.00ns)   --->   "%tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_215, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4894 'bitselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4895 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_506)   --->   "%xor_ln381_505 = xor i1 %tmp_616, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4895 'xor' 'xor_ln381_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4896 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_506 = and i1 %tmp_615, i1 %xor_ln381_505" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4896 'and' 'and_ln381_506' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4897 [1/1] (0.28ns)   --->   "%xor_ln381_506 = xor i1 %tmp_612, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4897 'xor' 'xor_ln381_506' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_507)   --->   "%select_ln381_404 = select i1 %and_ln381_506, i1 %tmp_612, i1 %xor_ln381_506" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4898 'select' 'select_ln381_404' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_509)   --->   "%select_ln381_405 = select i1 %and_ln381_506, i1 %xor_ln381_506, i1 %tmp_612" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4899 'select' 'select_ln381_405' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4900 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_509)   --->   "%xor_ln381_507 = xor i1 %tmp_615, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4900 'xor' 'xor_ln381_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4901 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_509)   --->   "%or_ln381_405 = or i1 %tmp_616, i1 %xor_ln381_507" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4901 'or' 'or_ln381_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4902 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_507)   --->   "%xor_ln381_508 = xor i1 %select_ln381_404, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4902 'xor' 'xor_ln381_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4903 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_507)   --->   "%or_ln381_406 = or i1 %tmp_616, i1 %xor_ln381_508" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4903 'or' 'or_ln381_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4904 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_507 = and i1 %or_ln381_406, i1 %xor_ln381_506" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4904 'and' 'and_ln381_507' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4905 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_509)   --->   "%and_ln381_508 = and i1 %tmp_616, i1 %select_ln381_405" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4905 'and' 'and_ln381_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4906 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_509 = xor i1 %and_ln381_508, i1 %or_ln381_405" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4906 'xor' 'xor_ln381_509' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4907 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_407)   --->   "%and_ln381_509 = and i1 %xor_ln381_509, i1 %tmp_612" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4907 'and' 'and_ln381_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4908 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_407)   --->   "%or_ln381_407 = or i1 %and_ln381_507, i1 %and_ln381_509" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4908 'or' 'or_ln381_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4909 [1/1] (0.00ns)   --->   "%sext_ln381_280 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4909 'sext' 'sext_ln381_280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4910 [1/1] (0.00ns)   --->   "%zext_ln381_204 = zext i16 %tmp_221_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4910 'zext' 'zext_ln381_204' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4911 [1/1] (2.38ns)   --->   "%mul_ln381_102 = mul i32 %zext_ln381_204, i32 %sext_ln381_280" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4911 'mul' 'mul_ln381_102' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4912 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_407)   --->   "%select_ln381_406 = select i1 %and_ln381_507, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4912 'select' 'select_ln381_406' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4913 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_407 = select i1 %or_ln381_407, i28 %select_ln381_406, i28 %ps_215" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4913 'select' 'select_ln381_407' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4914 [1/1] (0.00ns)   --->   "%shl_ln381_88 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_407, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4914 'bitconcatenate' 'shl_ln381_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4915 [1/1] (0.00ns)   --->   "%sext_ln381_281 = sext i36 %shl_ln381_88" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4915 'sext' 'sext_ln381_281' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4916 [1/1] (0.00ns)   --->   "%sext_ln381_282 = sext i32 %mul_ln381_102" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4916 'sext' 'sext_ln381_282' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4917 [1/1] (0.00ns)   --->   "%sext_ln381_529 = sext i32 %mul_ln381_102" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4917 'sext' 'sext_ln381_529' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4918 [1/1] (1.02ns)   --->   "%add_ln381_190 = add i37 %sext_ln381_281, i37 %sext_ln381_282" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4918 'add' 'add_ln381_190' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4919 [1/1] (1.02ns)   --->   "%add_ln381_331 = add i36 %shl_ln381_88, i36 %sext_ln381_529" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4919 'add' 'add_ln381_331' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4920 [1/1] (0.00ns)   --->   "%tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_190, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4920 'bitselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4921 [1/1] (0.00ns) (grouped into LUT with out node ps_217)   --->   "%ps_216 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_331, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4921 'partselect' 'ps_216' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4922 [1/1] (0.00ns) (grouped into LUT with out node ps_217)   --->   "%tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_331, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4922 'bitselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4923 [1/1] (0.00ns) (grouped into LUT with out node ps_217)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_102, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4923 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4924 [1/1] (0.00ns)   --->   "%trunc_ln381_102 = trunc i32 %mul_ln381_102" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4924 'trunc' 'trunc_ln381_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4925 [1/1] (0.77ns)   --->   "%icmp_ln381_102 = icmp_ne  i7 %trunc_ln381_102, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4925 'icmp' 'icmp_ln381_102' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4926 [1/1] (0.00ns)   --->   "%tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_331, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4926 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4927 [1/1] (0.00ns) (grouped into LUT with out node ps_217)   --->   "%or_ln381_408 = or i1 %tmp_618, i1 %icmp_ln381_102" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4927 'or' 'or_ln381_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node ps_217)   --->   "%and_ln381_510 = and i1 %or_ln381_408, i1 %tmp_619" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4928 'and' 'and_ln381_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4929 [1/1] (0.00ns) (grouped into LUT with out node ps_217)   --->   "%zext_ln381_205 = zext i1 %and_ln381_510" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4929 'zext' 'zext_ln381_205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4930 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_217 = add i28 %ps_216, i28 %zext_ln381_205" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4930 'add' 'ps_217' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4931 [1/1] (0.00ns)   --->   "%tmp_621 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_217, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4931 'bitselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4932 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_511)   --->   "%xor_ln381_510 = xor i1 %tmp_621, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4932 'xor' 'xor_ln381_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4933 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_511 = and i1 %tmp_620, i1 %xor_ln381_510" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4933 'and' 'and_ln381_511' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4934 [1/1] (0.28ns)   --->   "%xor_ln381_511 = xor i1 %tmp_617, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4934 'xor' 'xor_ln381_511' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4935 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_512)   --->   "%select_ln381_408 = select i1 %and_ln381_511, i1 %tmp_617, i1 %xor_ln381_511" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4935 'select' 'select_ln381_408' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_514)   --->   "%select_ln381_409 = select i1 %and_ln381_511, i1 %xor_ln381_511, i1 %tmp_617" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4936 'select' 'select_ln381_409' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_514)   --->   "%xor_ln381_512 = xor i1 %tmp_620, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4937 'xor' 'xor_ln381_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4938 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_514)   --->   "%or_ln381_409 = or i1 %tmp_621, i1 %xor_ln381_512" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4938 'or' 'or_ln381_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4939 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_512)   --->   "%xor_ln381_513 = xor i1 %select_ln381_408, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4939 'xor' 'xor_ln381_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4940 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_512)   --->   "%or_ln381_410 = or i1 %tmp_621, i1 %xor_ln381_513" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4940 'or' 'or_ln381_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4941 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_512 = and i1 %or_ln381_410, i1 %xor_ln381_511" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4941 'and' 'and_ln381_512' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4942 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_514)   --->   "%and_ln381_513 = and i1 %tmp_621, i1 %select_ln381_409" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4942 'and' 'and_ln381_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4943 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_514 = xor i1 %and_ln381_513, i1 %or_ln381_409" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4943 'xor' 'xor_ln381_514' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4944 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_411)   --->   "%and_ln381_514 = and i1 %xor_ln381_514, i1 %tmp_617" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4944 'and' 'and_ln381_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4945 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_411)   --->   "%or_ln381_411 = or i1 %and_ln381_512, i1 %and_ln381_514" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4945 'or' 'or_ln381_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4946 [1/1] (0.00ns)   --->   "%sext_ln381_283 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4946 'sext' 'sext_ln381_283' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4947 [1/1] (0.00ns)   --->   "%zext_ln381_206 = zext i16 %tmp_223_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4947 'zext' 'zext_ln381_206' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4948 [1/1] (2.38ns)   --->   "%mul_ln381_103 = mul i32 %zext_ln381_206, i32 %sext_ln381_283" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4948 'mul' 'mul_ln381_103' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4949 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_411)   --->   "%select_ln381_410 = select i1 %and_ln381_512, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4949 'select' 'select_ln381_410' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4950 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_411 = select i1 %or_ln381_411, i28 %select_ln381_410, i28 %ps_217" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4950 'select' 'select_ln381_411' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4951 [1/1] (0.00ns)   --->   "%trunc_ln381_103 = trunc i32 %mul_ln381_103" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4951 'trunc' 'trunc_ln381_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4952 [1/1] (0.77ns)   --->   "%icmp_ln381_103 = icmp_ne  i7 %trunc_ln381_103, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4952 'icmp' 'icmp_ln381_103' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4953 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_536)   --->   "%xor_ln381_535 = xor i1 %tmp_648, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4953 'xor' 'xor_ln381_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4954 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_536 = and i1 %tmp_647, i1 %xor_ln381_535" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4954 'and' 'and_ln381_536' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4955 [1/1] (0.28ns)   --->   "%xor_ln381_536 = xor i1 %tmp_644, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4955 'xor' 'xor_ln381_536' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4956 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_537)   --->   "%select_ln381_428 = select i1 %and_ln381_536, i1 %tmp_644, i1 %xor_ln381_536" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4956 'select' 'select_ln381_428' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4957 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_539)   --->   "%select_ln381_429 = select i1 %and_ln381_536, i1 %xor_ln381_536, i1 %tmp_644" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4957 'select' 'select_ln381_429' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4958 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_539)   --->   "%xor_ln381_537 = xor i1 %tmp_647, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4958 'xor' 'xor_ln381_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4959 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_539)   --->   "%or_ln381_429 = or i1 %tmp_648, i1 %xor_ln381_537" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4959 'or' 'or_ln381_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4960 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_537)   --->   "%xor_ln381_538 = xor i1 %select_ln381_428, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4960 'xor' 'xor_ln381_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4961 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_537)   --->   "%or_ln381_430 = or i1 %tmp_648, i1 %xor_ln381_538" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4961 'or' 'or_ln381_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4962 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_537 = and i1 %or_ln381_430, i1 %xor_ln381_536" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4962 'and' 'and_ln381_537' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_539)   --->   "%and_ln381_538 = and i1 %tmp_648, i1 %select_ln381_429" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4963 'and' 'and_ln381_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4964 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_539 = xor i1 %and_ln381_538, i1 %or_ln381_429" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4964 'xor' 'xor_ln381_539' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4965 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_431)   --->   "%and_ln381_539 = and i1 %xor_ln381_539, i1 %tmp_644" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4965 'and' 'and_ln381_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4966 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_431)   --->   "%or_ln381_431 = or i1 %and_ln381_537, i1 %and_ln381_539" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4966 'or' 'or_ln381_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4967 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_431)   --->   "%select_ln381_430 = select i1 %and_ln381_537, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4967 'select' 'select_ln381_430' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4968 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_431 = select i1 %or_ln381_431, i28 %select_ln381_430, i28 %ps_228" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4968 'select' 'select_ln381_431' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4969 [1/1] (0.00ns)   --->   "%shl_ln381_93 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_431, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4969 'bitconcatenate' 'shl_ln381_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4970 [1/1] (0.00ns)   --->   "%sext_ln381_297 = sext i36 %shl_ln381_93" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4970 'sext' 'sext_ln381_297' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4971 [1/1] (0.00ns)   --->   "%sext_ln381_298 = sext i32 %mul_ln381_108" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4971 'sext' 'sext_ln381_298' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4972 [1/1] (0.00ns)   --->   "%sext_ln381_534 = sext i32 %mul_ln381_108" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4972 'sext' 'sext_ln381_534' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4973 [1/1] (1.02ns)   --->   "%add_ln381_201 = add i37 %sext_ln381_297, i37 %sext_ln381_298" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4973 'add' 'add_ln381_201' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4974 [1/1] (1.02ns)   --->   "%add_ln381_342 = add i36 %shl_ln381_93, i36 %sext_ln381_534" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4974 'add' 'add_ln381_342' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4975 [1/1] (0.00ns)   --->   "%tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_201, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4975 'bitselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4976 [1/1] (0.00ns) (grouped into LUT with out node ps_230)   --->   "%ps_229 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_342, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4976 'partselect' 'ps_229' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4977 [1/1] (0.00ns) (grouped into LUT with out node ps_230)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_342, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4977 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4978 [1/1] (0.00ns) (grouped into LUT with out node ps_230)   --->   "%tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_108, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4978 'bitselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4979 [1/1] (0.00ns)   --->   "%tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_342, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4979 'bitselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4980 [1/1] (0.00ns) (grouped into LUT with out node ps_230)   --->   "%or_ln381_432 = or i1 %tmp_650, i1 %icmp_ln381_108" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4980 'or' 'or_ln381_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4981 [1/1] (0.00ns) (grouped into LUT with out node ps_230)   --->   "%and_ln381_540 = and i1 %or_ln381_432, i1 %tmp_651" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4981 'and' 'and_ln381_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4982 [1/1] (0.00ns) (grouped into LUT with out node ps_230)   --->   "%zext_ln381_217 = zext i1 %and_ln381_540" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4982 'zext' 'zext_ln381_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4983 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_230 = add i28 %ps_229, i28 %zext_ln381_217" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4983 'add' 'ps_230' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4984 [1/1] (0.00ns)   --->   "%tmp_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_230, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4984 'bitselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4985 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_541)   --->   "%xor_ln381_540 = xor i1 %tmp_653, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4985 'xor' 'xor_ln381_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4986 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_541 = and i1 %tmp_652, i1 %xor_ln381_540" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4986 'and' 'and_ln381_541' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4987 [1/1] (0.28ns)   --->   "%xor_ln381_541 = xor i1 %tmp_649, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4987 'xor' 'xor_ln381_541' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4988 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_542)   --->   "%select_ln381_432 = select i1 %and_ln381_541, i1 %tmp_649, i1 %xor_ln381_541" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4988 'select' 'select_ln381_432' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_544)   --->   "%select_ln381_433 = select i1 %and_ln381_541, i1 %xor_ln381_541, i1 %tmp_649" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4989 'select' 'select_ln381_433' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_544)   --->   "%xor_ln381_542 = xor i1 %tmp_652, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4990 'xor' 'xor_ln381_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4991 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_544)   --->   "%or_ln381_433 = or i1 %tmp_653, i1 %xor_ln381_542" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4991 'or' 'or_ln381_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4992 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_542)   --->   "%xor_ln381_543 = xor i1 %select_ln381_432, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4992 'xor' 'xor_ln381_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4993 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_542)   --->   "%or_ln381_434 = or i1 %tmp_653, i1 %xor_ln381_543" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4993 'or' 'or_ln381_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4994 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_542 = and i1 %or_ln381_434, i1 %xor_ln381_541" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4994 'and' 'and_ln381_542' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4995 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_544)   --->   "%and_ln381_543 = and i1 %tmp_653, i1 %select_ln381_433" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4995 'and' 'and_ln381_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4996 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_544 = xor i1 %and_ln381_543, i1 %or_ln381_433" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4996 'xor' 'xor_ln381_544' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4997 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_435)   --->   "%and_ln381_544 = and i1 %xor_ln381_544, i1 %tmp_649" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4997 'and' 'and_ln381_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4998 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_435)   --->   "%or_ln381_435 = or i1 %and_ln381_542, i1 %and_ln381_544" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4998 'or' 'or_ln381_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4999 [1/1] (0.00ns)   --->   "%sext_ln381_299 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 4999 'sext' 'sext_ln381_299' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5000 [1/1] (0.00ns)   --->   "%zext_ln381_218 = zext i16 %tmp_235_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5000 'zext' 'zext_ln381_218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5001 [1/1] (2.38ns)   --->   "%mul_ln381_109 = mul i32 %zext_ln381_218, i32 %sext_ln381_299" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5001 'mul' 'mul_ln381_109' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5002 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_435)   --->   "%select_ln381_434 = select i1 %and_ln381_542, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5002 'select' 'select_ln381_434' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5003 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_435 = select i1 %or_ln381_435, i28 %select_ln381_434, i28 %ps_230" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5003 'select' 'select_ln381_435' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5004 [1/1] (0.00ns)   --->   "%shl_ln381_94 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_435, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5004 'bitconcatenate' 'shl_ln381_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5005 [1/1] (0.00ns)   --->   "%sext_ln381_300 = sext i36 %shl_ln381_94" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5005 'sext' 'sext_ln381_300' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5006 [1/1] (0.00ns)   --->   "%sext_ln381_301 = sext i32 %mul_ln381_109" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5006 'sext' 'sext_ln381_301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5007 [1/1] (0.00ns)   --->   "%sext_ln381_535 = sext i32 %mul_ln381_109" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5007 'sext' 'sext_ln381_535' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5008 [1/1] (1.02ns)   --->   "%add_ln381_203 = add i37 %sext_ln381_300, i37 %sext_ln381_301" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5008 'add' 'add_ln381_203' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5009 [1/1] (1.02ns)   --->   "%add_ln381_344 = add i36 %shl_ln381_94, i36 %sext_ln381_535" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5009 'add' 'add_ln381_344' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5010 [1/1] (0.00ns)   --->   "%tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_203, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5010 'bitselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5011 [1/1] (0.00ns) (grouped into LUT with out node ps_232)   --->   "%ps_231 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_344, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5011 'partselect' 'ps_231' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5012 [1/1] (0.00ns) (grouped into LUT with out node ps_232)   --->   "%tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_344, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5012 'bitselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5013 [1/1] (0.00ns) (grouped into LUT with out node ps_232)   --->   "%tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_109, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5013 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5014 [1/1] (0.00ns)   --->   "%trunc_ln381_109 = trunc i32 %mul_ln381_109" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5014 'trunc' 'trunc_ln381_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5015 [1/1] (0.77ns)   --->   "%icmp_ln381_109 = icmp_ne  i7 %trunc_ln381_109, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5015 'icmp' 'icmp_ln381_109' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5016 [1/1] (0.00ns)   --->   "%tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_344, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5016 'bitselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5017 [1/1] (0.00ns) (grouped into LUT with out node ps_232)   --->   "%or_ln381_436 = or i1 %tmp_655, i1 %icmp_ln381_109" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5017 'or' 'or_ln381_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5018 [1/1] (0.00ns) (grouped into LUT with out node ps_232)   --->   "%and_ln381_545 = and i1 %or_ln381_436, i1 %tmp_656" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5018 'and' 'and_ln381_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5019 [1/1] (0.00ns) (grouped into LUT with out node ps_232)   --->   "%zext_ln381_219 = zext i1 %and_ln381_545" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5019 'zext' 'zext_ln381_219' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5020 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_232 = add i28 %ps_231, i28 %zext_ln381_219" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5020 'add' 'ps_232' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5021 [1/1] (0.00ns)   --->   "%tmp_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_232, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5021 'bitselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5022 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_546)   --->   "%xor_ln381_545 = xor i1 %tmp_658, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5022 'xor' 'xor_ln381_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5023 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_546 = and i1 %tmp_657, i1 %xor_ln381_545" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5023 'and' 'and_ln381_546' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5024 [1/1] (0.28ns)   --->   "%xor_ln381_546 = xor i1 %tmp_654, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5024 'xor' 'xor_ln381_546' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5025 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_547)   --->   "%select_ln381_436 = select i1 %and_ln381_546, i1 %tmp_654, i1 %xor_ln381_546" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5025 'select' 'select_ln381_436' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5026 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_549)   --->   "%select_ln381_437 = select i1 %and_ln381_546, i1 %xor_ln381_546, i1 %tmp_654" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5026 'select' 'select_ln381_437' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5027 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_549)   --->   "%xor_ln381_547 = xor i1 %tmp_657, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5027 'xor' 'xor_ln381_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_549)   --->   "%or_ln381_437 = or i1 %tmp_658, i1 %xor_ln381_547" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5028 'or' 'or_ln381_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_547)   --->   "%xor_ln381_548 = xor i1 %select_ln381_436, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5029 'xor' 'xor_ln381_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5030 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_547)   --->   "%or_ln381_438 = or i1 %tmp_658, i1 %xor_ln381_548" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5030 'or' 'or_ln381_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5031 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_547 = and i1 %or_ln381_438, i1 %xor_ln381_546" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5031 'and' 'and_ln381_547' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_549)   --->   "%and_ln381_548 = and i1 %tmp_658, i1 %select_ln381_437" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5032 'and' 'and_ln381_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5033 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_549 = xor i1 %and_ln381_548, i1 %or_ln381_437" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5033 'xor' 'xor_ln381_549' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5034 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_439)   --->   "%and_ln381_549 = and i1 %xor_ln381_549, i1 %tmp_654" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5034 'and' 'and_ln381_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5035 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_439)   --->   "%or_ln381_439 = or i1 %and_ln381_547, i1 %and_ln381_549" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5035 'or' 'or_ln381_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5036 [1/1] (0.00ns)   --->   "%sext_ln381_302 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5036 'sext' 'sext_ln381_302' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5037 [1/1] (0.00ns)   --->   "%zext_ln381_220 = zext i16 %tmp_237_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5037 'zext' 'zext_ln381_220' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5038 [1/1] (2.38ns)   --->   "%mul_ln381_110 = mul i32 %zext_ln381_220, i32 %sext_ln381_302" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5038 'mul' 'mul_ln381_110' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5039 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_439)   --->   "%select_ln381_438 = select i1 %and_ln381_547, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5039 'select' 'select_ln381_438' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5040 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_439 = select i1 %or_ln381_439, i28 %select_ln381_438, i28 %ps_232" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5040 'select' 'select_ln381_439' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5041 [1/1] (0.00ns)   --->   "%trunc_ln381_110 = trunc i32 %mul_ln381_110" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5041 'trunc' 'trunc_ln381_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5042 [1/1] (0.77ns)   --->   "%icmp_ln381_110 = icmp_ne  i7 %trunc_ln381_110, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5042 'icmp' 'icmp_ln381_110' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5043 [1/1] (0.00ns)   --->   "%sext_ln381_305 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5043 'sext' 'sext_ln381_305' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5044 [1/1] (0.00ns)   --->   "%zext_ln381_222 = zext i16 %tmp_239_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5044 'zext' 'zext_ln381_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5045 [1/1] (2.38ns)   --->   "%mul_ln381_111 = mul i32 %zext_ln381_222, i32 %sext_ln381_305" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5045 'mul' 'mul_ln381_111' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5046 [1/1] (0.00ns)   --->   "%trunc_ln381_111 = trunc i32 %mul_ln381_111" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5046 'trunc' 'trunc_ln381_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5047 [1/1] (0.77ns)   --->   "%icmp_ln381_111 = icmp_ne  i7 %trunc_ln381_111, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5047 'icmp' 'icmp_ln381_111' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5048 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_566)   --->   "%xor_ln381_565 = xor i1 %tmp_680, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5048 'xor' 'xor_ln381_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5049 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_566 = and i1 %tmp_679, i1 %xor_ln381_565" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5049 'and' 'and_ln381_566' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5050 [1/1] (0.28ns)   --->   "%xor_ln381_566 = xor i1 %tmp_676, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5050 'xor' 'xor_ln381_566' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5051 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_567)   --->   "%select_ln381_452 = select i1 %and_ln381_566, i1 %tmp_676, i1 %xor_ln381_566" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5051 'select' 'select_ln381_452' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_569)   --->   "%select_ln381_453 = select i1 %and_ln381_566, i1 %xor_ln381_566, i1 %tmp_676" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5052 'select' 'select_ln381_453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5053 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_569)   --->   "%xor_ln381_567 = xor i1 %tmp_679, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5053 'xor' 'xor_ln381_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5054 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_569)   --->   "%or_ln381_453 = or i1 %tmp_680, i1 %xor_ln381_567" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5054 'or' 'or_ln381_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5055 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_567)   --->   "%xor_ln381_568 = xor i1 %select_ln381_452, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5055 'xor' 'xor_ln381_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5056 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_567)   --->   "%or_ln381_454 = or i1 %tmp_680, i1 %xor_ln381_568" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5056 'or' 'or_ln381_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5057 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_567 = and i1 %or_ln381_454, i1 %xor_ln381_566" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5057 'and' 'and_ln381_567' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5058 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_569)   --->   "%and_ln381_568 = and i1 %tmp_680, i1 %select_ln381_453" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5058 'and' 'and_ln381_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5059 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_569 = xor i1 %and_ln381_568, i1 %or_ln381_453" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5059 'xor' 'xor_ln381_569' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5060 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_455)   --->   "%and_ln381_569 = and i1 %xor_ln381_569, i1 %tmp_676" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5060 'and' 'and_ln381_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5061 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_455)   --->   "%or_ln381_455 = or i1 %and_ln381_567, i1 %and_ln381_569" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5061 'or' 'or_ln381_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5062 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_455)   --->   "%select_ln381_454 = select i1 %and_ln381_567, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5062 'select' 'select_ln381_454' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5063 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_455 = select i1 %or_ln381_455, i28 %select_ln381_454, i28 %ps_241" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5063 'select' 'select_ln381_455' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5064 [1/1] (0.00ns)   --->   "%shl_ln381_98 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_455, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5064 'bitconcatenate' 'shl_ln381_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5065 [1/1] (0.00ns)   --->   "%sext_ln381_313 = sext i36 %shl_ln381_98" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5065 'sext' 'sext_ln381_313' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5066 [1/1] (0.00ns)   --->   "%sext_ln381_314 = sext i32 %mul_ln381_114" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5066 'sext' 'sext_ln381_314' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5067 [1/1] (0.00ns)   --->   "%sext_ln381_539 = sext i32 %mul_ln381_114" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5067 'sext' 'sext_ln381_539' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5068 [1/1] (1.02ns)   --->   "%add_ln381_212 = add i37 %sext_ln381_313, i37 %sext_ln381_314" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5068 'add' 'add_ln381_212' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5069 [1/1] (1.02ns)   --->   "%add_ln381_353 = add i36 %shl_ln381_98, i36 %sext_ln381_539" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5069 'add' 'add_ln381_353' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5070 [1/1] (0.00ns)   --->   "%tmp_681 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_212, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5070 'bitselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5071 [1/1] (0.00ns) (grouped into LUT with out node ps_243)   --->   "%ps_242 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_353, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5071 'partselect' 'ps_242' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5072 [1/1] (0.00ns) (grouped into LUT with out node ps_243)   --->   "%tmp_682 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_353, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5072 'bitselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5073 [1/1] (0.00ns) (grouped into LUT with out node ps_243)   --->   "%tmp_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_114, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5073 'bitselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5074 [1/1] (0.00ns)   --->   "%tmp_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_353, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5074 'bitselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5075 [1/1] (0.00ns) (grouped into LUT with out node ps_243)   --->   "%or_ln381_456 = or i1 %tmp_682, i1 %icmp_ln381_114" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5075 'or' 'or_ln381_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5076 [1/1] (0.00ns) (grouped into LUT with out node ps_243)   --->   "%and_ln381_570 = and i1 %or_ln381_456, i1 %tmp_683" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5076 'and' 'and_ln381_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5077 [1/1] (0.00ns) (grouped into LUT with out node ps_243)   --->   "%zext_ln381_229 = zext i1 %and_ln381_570" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5077 'zext' 'zext_ln381_229' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5078 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_243 = add i28 %ps_242, i28 %zext_ln381_229" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5078 'add' 'ps_243' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5079 [1/1] (0.00ns)   --->   "%tmp_685 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_243, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5079 'bitselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5080 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_571)   --->   "%xor_ln381_570 = xor i1 %tmp_685, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5080 'xor' 'xor_ln381_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5081 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_571 = and i1 %tmp_684, i1 %xor_ln381_570" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5081 'and' 'and_ln381_571' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5082 [1/1] (0.28ns)   --->   "%xor_ln381_571 = xor i1 %tmp_681, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5082 'xor' 'xor_ln381_571' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5083 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_572)   --->   "%select_ln381_456 = select i1 %and_ln381_571, i1 %tmp_681, i1 %xor_ln381_571" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5083 'select' 'select_ln381_456' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_574)   --->   "%select_ln381_457 = select i1 %and_ln381_571, i1 %xor_ln381_571, i1 %tmp_681" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5084 'select' 'select_ln381_457' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_574)   --->   "%xor_ln381_572 = xor i1 %tmp_684, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5085 'xor' 'xor_ln381_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5086 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_574)   --->   "%or_ln381_457 = or i1 %tmp_685, i1 %xor_ln381_572" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5086 'or' 'or_ln381_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5087 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_572)   --->   "%xor_ln381_573 = xor i1 %select_ln381_456, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5087 'xor' 'xor_ln381_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5088 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_572)   --->   "%or_ln381_458 = or i1 %tmp_685, i1 %xor_ln381_573" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5088 'or' 'or_ln381_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5089 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_572 = and i1 %or_ln381_458, i1 %xor_ln381_571" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5089 'and' 'and_ln381_572' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_574)   --->   "%and_ln381_573 = and i1 %tmp_685, i1 %select_ln381_457" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5090 'and' 'and_ln381_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5091 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_574 = xor i1 %and_ln381_573, i1 %or_ln381_457" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5091 'xor' 'xor_ln381_574' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5092 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_459)   --->   "%and_ln381_574 = and i1 %xor_ln381_574, i1 %tmp_681" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5092 'and' 'and_ln381_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5093 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_459)   --->   "%or_ln381_459 = or i1 %and_ln381_572, i1 %and_ln381_574" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5093 'or' 'or_ln381_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5094 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_459)   --->   "%select_ln381_458 = select i1 %and_ln381_572, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5094 'select' 'select_ln381_458' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5095 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_459 = select i1 %or_ln381_459, i28 %select_ln381_458, i28 %ps_243" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5095 'select' 'select_ln381_459' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5096 [1/1] (0.00ns)   --->   "%shl_ln381_99 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_459, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5096 'bitconcatenate' 'shl_ln381_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5097 [1/1] (0.00ns)   --->   "%sext_ln381_316 = sext i36 %shl_ln381_99" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5097 'sext' 'sext_ln381_316' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5098 [1/1] (0.00ns)   --->   "%sext_ln381_317 = sext i32 %mul_ln381_115" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5098 'sext' 'sext_ln381_317' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5099 [1/1] (0.00ns)   --->   "%sext_ln381_540 = sext i32 %mul_ln381_115" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5099 'sext' 'sext_ln381_540' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5100 [1/1] (1.02ns)   --->   "%add_ln381_214 = add i37 %sext_ln381_316, i37 %sext_ln381_317" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5100 'add' 'add_ln381_214' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5101 [1/1] (1.02ns)   --->   "%add_ln381_355 = add i36 %shl_ln381_99, i36 %sext_ln381_540" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5101 'add' 'add_ln381_355' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5102 [1/1] (0.00ns)   --->   "%tmp_686 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_214, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5102 'bitselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5103 [1/1] (0.00ns) (grouped into LUT with out node ps_245)   --->   "%ps_244 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_355, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5103 'partselect' 'ps_244' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5104 [1/1] (0.00ns) (grouped into LUT with out node ps_245)   --->   "%tmp_687 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_355, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5104 'bitselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5105 [1/1] (0.00ns) (grouped into LUT with out node ps_245)   --->   "%tmp_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_115, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5105 'bitselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5106 [1/1] (0.00ns)   --->   "%tmp_689 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_355, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5106 'bitselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5107 [1/1] (0.00ns) (grouped into LUT with out node ps_245)   --->   "%or_ln381_460 = or i1 %tmp_687, i1 %icmp_ln381_115" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5107 'or' 'or_ln381_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5108 [1/1] (0.00ns) (grouped into LUT with out node ps_245)   --->   "%and_ln381_575 = and i1 %or_ln381_460, i1 %tmp_688" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5108 'and' 'and_ln381_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5109 [1/1] (0.00ns) (grouped into LUT with out node ps_245)   --->   "%zext_ln381_231 = zext i1 %and_ln381_575" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5109 'zext' 'zext_ln381_231' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5110 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_245 = add i28 %ps_244, i28 %zext_ln381_231" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5110 'add' 'ps_245' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5111 [1/1] (0.00ns)   --->   "%tmp_690 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_245, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5111 'bitselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5112 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_576)   --->   "%xor_ln381_575 = xor i1 %tmp_690, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5112 'xor' 'xor_ln381_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5113 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_576 = and i1 %tmp_689, i1 %xor_ln381_575" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5113 'and' 'and_ln381_576' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5114 [1/1] (0.28ns)   --->   "%xor_ln381_576 = xor i1 %tmp_686, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5114 'xor' 'xor_ln381_576' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5115 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_577)   --->   "%select_ln381_460 = select i1 %and_ln381_576, i1 %tmp_686, i1 %xor_ln381_576" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5115 'select' 'select_ln381_460' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_579)   --->   "%select_ln381_461 = select i1 %and_ln381_576, i1 %xor_ln381_576, i1 %tmp_686" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5116 'select' 'select_ln381_461' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_579)   --->   "%xor_ln381_577 = xor i1 %tmp_689, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5117 'xor' 'xor_ln381_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_579)   --->   "%or_ln381_461 = or i1 %tmp_690, i1 %xor_ln381_577" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5118 'or' 'or_ln381_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5119 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_577)   --->   "%xor_ln381_578 = xor i1 %select_ln381_460, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5119 'xor' 'xor_ln381_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5120 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_577)   --->   "%or_ln381_462 = or i1 %tmp_690, i1 %xor_ln381_578" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5120 'or' 'or_ln381_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5121 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_577 = and i1 %or_ln381_462, i1 %xor_ln381_576" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5121 'and' 'and_ln381_577' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_579)   --->   "%and_ln381_578 = and i1 %tmp_690, i1 %select_ln381_461" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5122 'and' 'and_ln381_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5123 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_579 = xor i1 %and_ln381_578, i1 %or_ln381_461" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5123 'xor' 'xor_ln381_579' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5124 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_463)   --->   "%and_ln381_579 = and i1 %xor_ln381_579, i1 %tmp_686" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5124 'and' 'and_ln381_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5125 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_463)   --->   "%or_ln381_463 = or i1 %and_ln381_577, i1 %and_ln381_579" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5125 'or' 'or_ln381_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5126 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_463)   --->   "%select_ln381_462 = select i1 %and_ln381_577, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5126 'select' 'select_ln381_462' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5127 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_463 = select i1 %or_ln381_463, i28 %select_ln381_462, i28 %ps_245" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5127 'select' 'select_ln381_463' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5128 [1/1] (0.00ns)   --->   "%sext_ln381_321 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5128 'sext' 'sext_ln381_321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5129 [1/1] (0.00ns)   --->   "%zext_ln381_234 = zext i16 %tmp_251_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5129 'zext' 'zext_ln381_234' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5130 [1/1] (2.38ns)   --->   "%mul_ln381_117 = mul i32 %zext_ln381_234, i32 %sext_ln381_321" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5130 'mul' 'mul_ln381_117' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5131 [1/1] (0.00ns)   --->   "%trunc_ln381_117 = trunc i32 %mul_ln381_117" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5131 'trunc' 'trunc_ln381_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5132 [1/1] (0.77ns)   --->   "%icmp_ln381_117 = icmp_ne  i7 %trunc_ln381_117, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5132 'icmp' 'icmp_ln381_117' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5133 [1/1] (0.00ns)   --->   "%sext_ln381_324 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5133 'sext' 'sext_ln381_324' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5134 [1/1] (0.00ns)   --->   "%zext_ln381_236 = zext i16 %tmp_253_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5134 'zext' 'zext_ln381_236' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5135 [1/1] (2.38ns)   --->   "%mul_ln381_118 = mul i32 %zext_ln381_236, i32 %sext_ln381_324" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5135 'mul' 'mul_ln381_118' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5136 [1/1] (0.00ns)   --->   "%trunc_ln381_118 = trunc i32 %mul_ln381_118" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5136 'trunc' 'trunc_ln381_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5137 [1/1] (0.77ns)   --->   "%icmp_ln381_118 = icmp_ne  i7 %trunc_ln381_118, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5137 'icmp' 'icmp_ln381_118' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5138 [1/1] (0.00ns)   --->   "%sext_ln381_327 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5138 'sext' 'sext_ln381_327' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5139 [1/1] (0.00ns)   --->   "%zext_ln381_238 = zext i16 %tmp_255_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5139 'zext' 'zext_ln381_238' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5140 [1/1] (2.38ns)   --->   "%mul_ln381_119 = mul i32 %zext_ln381_238, i32 %sext_ln381_327" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5140 'mul' 'mul_ln381_119' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5141 [1/1] (0.00ns)   --->   "%trunc_ln381_119 = trunc i32 %mul_ln381_119" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5141 'trunc' 'trunc_ln381_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5142 [1/1] (0.77ns)   --->   "%icmp_ln381_119 = icmp_ne  i7 %trunc_ln381_119, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5142 'icmp' 'icmp_ln381_119' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5143 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_606)   --->   "%xor_ln381_605 = xor i1 %tmp_722, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5143 'xor' 'xor_ln381_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5144 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_606 = and i1 %tmp_721, i1 %xor_ln381_605" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5144 'and' 'and_ln381_606' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5145 [1/1] (0.28ns)   --->   "%xor_ln381_606 = xor i1 %tmp_718, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5145 'xor' 'xor_ln381_606' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5146 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_607)   --->   "%select_ln381_484 = select i1 %and_ln381_606, i1 %tmp_718, i1 %xor_ln381_606" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5146 'select' 'select_ln381_484' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_609)   --->   "%select_ln381_485 = select i1 %and_ln381_606, i1 %xor_ln381_606, i1 %tmp_718" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5147 'select' 'select_ln381_485' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_609)   --->   "%xor_ln381_607 = xor i1 %tmp_721, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5148 'xor' 'xor_ln381_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_609)   --->   "%or_ln381_485 = or i1 %tmp_722, i1 %xor_ln381_607" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5149 'or' 'or_ln381_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_607)   --->   "%xor_ln381_608 = xor i1 %select_ln381_484, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5150 'xor' 'xor_ln381_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5151 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_607)   --->   "%or_ln381_486 = or i1 %tmp_722, i1 %xor_ln381_608" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5151 'or' 'or_ln381_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5152 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_607 = and i1 %or_ln381_486, i1 %xor_ln381_606" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5152 'and' 'and_ln381_607' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_609)   --->   "%and_ln381_608 = and i1 %tmp_722, i1 %select_ln381_485" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5153 'and' 'and_ln381_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5154 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_609 = xor i1 %and_ln381_608, i1 %or_ln381_485" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5154 'xor' 'xor_ln381_609' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5155 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_487)   --->   "%and_ln381_609 = and i1 %xor_ln381_609, i1 %tmp_718" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5155 'and' 'and_ln381_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5156 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_487)   --->   "%or_ln381_487 = or i1 %and_ln381_607, i1 %and_ln381_609" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5156 'or' 'or_ln381_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5157 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_487)   --->   "%select_ln381_486 = select i1 %and_ln381_607, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5157 'select' 'select_ln381_486' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5158 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_487 = select i1 %or_ln381_487, i28 %select_ln381_486, i28 %ps_258" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5158 'select' 'select_ln381_487' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5159 [1/1] (0.00ns)   --->   "%shl_ln381_105 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_487, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5159 'bitconcatenate' 'shl_ln381_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5160 [1/1] (0.00ns)   --->   "%sext_ln381_335 = sext i36 %shl_ln381_105" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5160 'sext' 'sext_ln381_335' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5161 [1/1] (0.00ns)   --->   "%sext_ln381_336 = sext i32 %mul_ln381_122" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5161 'sext' 'sext_ln381_336' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5162 [1/1] (0.00ns)   --->   "%sext_ln381_546 = sext i32 %mul_ln381_122" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5162 'sext' 'sext_ln381_546' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5163 [1/1] (1.02ns)   --->   "%add_ln381_227 = add i37 %sext_ln381_335, i37 %sext_ln381_336" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5163 'add' 'add_ln381_227' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5164 [1/1] (1.02ns)   --->   "%add_ln381_368 = add i36 %shl_ln381_105, i36 %sext_ln381_546" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5164 'add' 'add_ln381_368' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5165 [1/1] (0.00ns)   --->   "%tmp_723 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_227, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5165 'bitselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5166 [1/1] (0.00ns) (grouped into LUT with out node ps_260)   --->   "%ps_259 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_368, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5166 'partselect' 'ps_259' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5167 [1/1] (0.00ns) (grouped into LUT with out node ps_260)   --->   "%tmp_724 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_368, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5167 'bitselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5168 [1/1] (0.00ns) (grouped into LUT with out node ps_260)   --->   "%tmp_725 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_122, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5168 'bitselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5169 [1/1] (0.00ns)   --->   "%tmp_726 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_368, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5169 'bitselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5170 [1/1] (0.00ns) (grouped into LUT with out node ps_260)   --->   "%or_ln381_488 = or i1 %tmp_724, i1 %icmp_ln381_122" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5170 'or' 'or_ln381_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5171 [1/1] (0.00ns) (grouped into LUT with out node ps_260)   --->   "%and_ln381_610 = and i1 %or_ln381_488, i1 %tmp_725" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5171 'and' 'and_ln381_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5172 [1/1] (0.00ns) (grouped into LUT with out node ps_260)   --->   "%zext_ln381_245 = zext i1 %and_ln381_610" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5172 'zext' 'zext_ln381_245' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5173 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_260 = add i28 %ps_259, i28 %zext_ln381_245" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5173 'add' 'ps_260' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5174 [1/1] (0.00ns)   --->   "%tmp_727 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_260, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5174 'bitselect' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5175 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_611)   --->   "%xor_ln381_610 = xor i1 %tmp_727, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5175 'xor' 'xor_ln381_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5176 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_611 = and i1 %tmp_726, i1 %xor_ln381_610" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5176 'and' 'and_ln381_611' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5177 [1/1] (0.28ns)   --->   "%xor_ln381_611 = xor i1 %tmp_723, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5177 'xor' 'xor_ln381_611' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5178 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_612)   --->   "%select_ln381_488 = select i1 %and_ln381_611, i1 %tmp_723, i1 %xor_ln381_611" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5178 'select' 'select_ln381_488' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_614)   --->   "%select_ln381_489 = select i1 %and_ln381_611, i1 %xor_ln381_611, i1 %tmp_723" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5179 'select' 'select_ln381_489' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_614)   --->   "%xor_ln381_612 = xor i1 %tmp_726, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5180 'xor' 'xor_ln381_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_614)   --->   "%or_ln381_489 = or i1 %tmp_727, i1 %xor_ln381_612" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5181 'or' 'or_ln381_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5182 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_612)   --->   "%xor_ln381_613 = xor i1 %select_ln381_488, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5182 'xor' 'xor_ln381_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5183 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_612)   --->   "%or_ln381_490 = or i1 %tmp_727, i1 %xor_ln381_613" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5183 'or' 'or_ln381_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5184 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_612 = and i1 %or_ln381_490, i1 %xor_ln381_611" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5184 'and' 'and_ln381_612' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_614)   --->   "%and_ln381_613 = and i1 %tmp_727, i1 %select_ln381_489" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5185 'and' 'and_ln381_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5186 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_614 = xor i1 %and_ln381_613, i1 %or_ln381_489" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5186 'xor' 'xor_ln381_614' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5187 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_491)   --->   "%and_ln381_614 = and i1 %xor_ln381_614, i1 %tmp_723" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5187 'and' 'and_ln381_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5188 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_491)   --->   "%or_ln381_491 = or i1 %and_ln381_612, i1 %and_ln381_614" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5188 'or' 'or_ln381_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5189 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_491)   --->   "%select_ln381_490 = select i1 %and_ln381_612, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5189 'select' 'select_ln381_490' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5190 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_491 = select i1 %or_ln381_491, i28 %select_ln381_490, i28 %ps_260" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5190 'select' 'select_ln381_491' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5191 [1/1] (0.00ns)   --->   "%shl_ln381_106 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_491, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5191 'bitconcatenate' 'shl_ln381_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5192 [1/1] (0.00ns)   --->   "%sext_ln381_338 = sext i36 %shl_ln381_106" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5192 'sext' 'sext_ln381_338' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5193 [1/1] (0.00ns)   --->   "%sext_ln381_339 = sext i32 %mul_ln381_123" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5193 'sext' 'sext_ln381_339' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5194 [1/1] (0.00ns)   --->   "%sext_ln381_547 = sext i32 %mul_ln381_123" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5194 'sext' 'sext_ln381_547' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5195 [1/1] (1.02ns)   --->   "%add_ln381_229 = add i37 %sext_ln381_338, i37 %sext_ln381_339" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5195 'add' 'add_ln381_229' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5196 [1/1] (1.02ns)   --->   "%add_ln381_370 = add i36 %shl_ln381_106, i36 %sext_ln381_547" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5196 'add' 'add_ln381_370' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5197 [1/1] (0.00ns)   --->   "%tmp_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_229, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5197 'bitselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5198 [1/1] (0.00ns) (grouped into LUT with out node ps_262)   --->   "%ps_261 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_370, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5198 'partselect' 'ps_261' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5199 [1/1] (0.00ns) (grouped into LUT with out node ps_262)   --->   "%tmp_729 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_370, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5199 'bitselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5200 [1/1] (0.00ns) (grouped into LUT with out node ps_262)   --->   "%tmp_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_123, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5200 'bitselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5201 [1/1] (0.00ns)   --->   "%tmp_731 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_370, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5201 'bitselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5202 [1/1] (0.00ns) (grouped into LUT with out node ps_262)   --->   "%or_ln381_492 = or i1 %tmp_729, i1 %icmp_ln381_123" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5202 'or' 'or_ln381_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5203 [1/1] (0.00ns) (grouped into LUT with out node ps_262)   --->   "%and_ln381_615 = and i1 %or_ln381_492, i1 %tmp_730" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5203 'and' 'and_ln381_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5204 [1/1] (0.00ns) (grouped into LUT with out node ps_262)   --->   "%zext_ln381_247 = zext i1 %and_ln381_615" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5204 'zext' 'zext_ln381_247' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5205 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_262 = add i28 %ps_261, i28 %zext_ln381_247" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5205 'add' 'ps_262' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5206 [1/1] (0.00ns)   --->   "%tmp_732 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_262, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5206 'bitselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5207 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_616)   --->   "%xor_ln381_615 = xor i1 %tmp_732, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5207 'xor' 'xor_ln381_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5208 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_616 = and i1 %tmp_731, i1 %xor_ln381_615" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5208 'and' 'and_ln381_616' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5209 [1/1] (0.28ns)   --->   "%xor_ln381_616 = xor i1 %tmp_728, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5209 'xor' 'xor_ln381_616' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5210 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_617)   --->   "%select_ln381_492 = select i1 %and_ln381_616, i1 %tmp_728, i1 %xor_ln381_616" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5210 'select' 'select_ln381_492' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_619)   --->   "%select_ln381_493 = select i1 %and_ln381_616, i1 %xor_ln381_616, i1 %tmp_728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5211 'select' 'select_ln381_493' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5212 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_619)   --->   "%xor_ln381_617 = xor i1 %tmp_731, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5212 'xor' 'xor_ln381_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_619)   --->   "%or_ln381_493 = or i1 %tmp_732, i1 %xor_ln381_617" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5213 'or' 'or_ln381_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5214 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_617)   --->   "%xor_ln381_618 = xor i1 %select_ln381_492, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5214 'xor' 'xor_ln381_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5215 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_617)   --->   "%or_ln381_494 = or i1 %tmp_732, i1 %xor_ln381_618" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5215 'or' 'or_ln381_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5216 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_617 = and i1 %or_ln381_494, i1 %xor_ln381_616" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5216 'and' 'and_ln381_617' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5217 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_619)   --->   "%and_ln381_618 = and i1 %tmp_732, i1 %select_ln381_493" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5217 'and' 'and_ln381_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5218 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_619 = xor i1 %and_ln381_618, i1 %or_ln381_493" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5218 'xor' 'xor_ln381_619' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5219 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_495)   --->   "%and_ln381_619 = and i1 %xor_ln381_619, i1 %tmp_728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5219 'and' 'and_ln381_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5220 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_495)   --->   "%or_ln381_495 = or i1 %and_ln381_617, i1 %and_ln381_619" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5220 'or' 'or_ln381_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5221 [1/1] (0.00ns)   --->   "%sext_ln381_340 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5221 'sext' 'sext_ln381_340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5222 [1/1] (0.00ns)   --->   "%zext_ln381_248 = zext i16 %tmp_265_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5222 'zext' 'zext_ln381_248' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5223 [1/1] (2.38ns)   --->   "%mul_ln381_124 = mul i32 %zext_ln381_248, i32 %sext_ln381_340" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5223 'mul' 'mul_ln381_124' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5224 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_495)   --->   "%select_ln381_494 = select i1 %and_ln381_617, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5224 'select' 'select_ln381_494' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5225 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_495 = select i1 %or_ln381_495, i28 %select_ln381_494, i28 %ps_262" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5225 'select' 'select_ln381_495' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5226 [1/1] (0.00ns)   --->   "%trunc_ln381_124 = trunc i32 %mul_ln381_124" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5226 'trunc' 'trunc_ln381_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5227 [1/1] (0.77ns)   --->   "%icmp_ln381_124 = icmp_ne  i7 %trunc_ln381_124, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5227 'icmp' 'icmp_ln381_124' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5228 [1/1] (0.00ns)   --->   "%sext_ln381_343 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5228 'sext' 'sext_ln381_343' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5229 [1/1] (0.00ns)   --->   "%zext_ln381_250 = zext i16 %tmp_267_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5229 'zext' 'zext_ln381_250' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5230 [1/1] (2.38ns)   --->   "%mul_ln381_125 = mul i32 %zext_ln381_250, i32 %sext_ln381_343" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5230 'mul' 'mul_ln381_125' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5231 [1/1] (0.00ns)   --->   "%trunc_ln381_125 = trunc i32 %mul_ln381_125" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5231 'trunc' 'trunc_ln381_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5232 [1/1] (0.77ns)   --->   "%icmp_ln381_125 = icmp_ne  i7 %trunc_ln381_125, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5232 'icmp' 'icmp_ln381_125' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5233 [1/1] (0.00ns)   --->   "%sext_ln381_346 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5233 'sext' 'sext_ln381_346' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5234 [1/1] (0.00ns)   --->   "%zext_ln381_252 = zext i16 %tmp_269_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5234 'zext' 'zext_ln381_252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5235 [1/1] (2.38ns)   --->   "%mul_ln381_126 = mul i32 %zext_ln381_252, i32 %sext_ln381_346" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5235 'mul' 'mul_ln381_126' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5236 [1/1] (0.00ns)   --->   "%trunc_ln381_126 = trunc i32 %mul_ln381_126" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5236 'trunc' 'trunc_ln381_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5237 [1/1] (0.77ns)   --->   "%icmp_ln381_126 = icmp_ne  i7 %trunc_ln381_126, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5237 'icmp' 'icmp_ln381_126' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5238 [1/1] (0.00ns)   --->   "%sext_ln381_349 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5238 'sext' 'sext_ln381_349' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5239 [1/1] (0.00ns)   --->   "%zext_ln381_254 = zext i16 %tmp_271_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5239 'zext' 'zext_ln381_254' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5240 [1/1] (2.38ns)   --->   "%mul_ln381_127 = mul i32 %zext_ln381_254, i32 %sext_ln381_349" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5240 'mul' 'mul_ln381_127' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5241 [1/1] (0.00ns)   --->   "%trunc_ln381_127 = trunc i32 %mul_ln381_127" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5241 'trunc' 'trunc_ln381_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5242 [1/1] (0.77ns)   --->   "%icmp_ln381_127 = icmp_ne  i7 %trunc_ln381_127, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5242 'icmp' 'icmp_ln381_127' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5243 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_646)   --->   "%xor_ln381_645 = xor i1 %tmp_764, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5243 'xor' 'xor_ln381_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5244 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_646 = and i1 %tmp_763, i1 %xor_ln381_645" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5244 'and' 'and_ln381_646' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5245 [1/1] (0.28ns)   --->   "%xor_ln381_646 = xor i1 %tmp_760, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5245 'xor' 'xor_ln381_646' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5246 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_647)   --->   "%select_ln381_516 = select i1 %and_ln381_646, i1 %tmp_760, i1 %xor_ln381_646" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5246 'select' 'select_ln381_516' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_649)   --->   "%select_ln381_517 = select i1 %and_ln381_646, i1 %xor_ln381_646, i1 %tmp_760" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5247 'select' 'select_ln381_517' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_649)   --->   "%xor_ln381_647 = xor i1 %tmp_763, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5248 'xor' 'xor_ln381_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_649)   --->   "%or_ln381_517 = or i1 %tmp_764, i1 %xor_ln381_647" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5249 'or' 'or_ln381_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5250 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_647)   --->   "%xor_ln381_648 = xor i1 %select_ln381_516, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5250 'xor' 'xor_ln381_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5251 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_647)   --->   "%or_ln381_518 = or i1 %tmp_764, i1 %xor_ln381_648" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5251 'or' 'or_ln381_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5252 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_647 = and i1 %or_ln381_518, i1 %xor_ln381_646" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5252 'and' 'and_ln381_647' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_649)   --->   "%and_ln381_648 = and i1 %tmp_764, i1 %select_ln381_517" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5253 'and' 'and_ln381_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5254 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_649 = xor i1 %and_ln381_648, i1 %or_ln381_517" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5254 'xor' 'xor_ln381_649' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5255 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_519)   --->   "%and_ln381_649 = and i1 %xor_ln381_649, i1 %tmp_760" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5255 'and' 'and_ln381_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5256 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_519)   --->   "%or_ln381_519 = or i1 %and_ln381_647, i1 %and_ln381_649" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5256 'or' 'or_ln381_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5257 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_519)   --->   "%select_ln381_518 = select i1 %and_ln381_647, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5257 'select' 'select_ln381_518' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5258 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_519 = select i1 %or_ln381_519, i28 %select_ln381_518, i28 %ps_275" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5258 'select' 'select_ln381_519' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5259 [1/1] (0.00ns)   --->   "%shl_ln381_112 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_519, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5259 'bitconcatenate' 'shl_ln381_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5260 [1/1] (0.00ns)   --->   "%sext_ln381_357 = sext i36 %shl_ln381_112" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5260 'sext' 'sext_ln381_357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5261 [1/1] (0.00ns)   --->   "%sext_ln381_358 = sext i32 %mul_ln381_130" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5261 'sext' 'sext_ln381_358' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5262 [1/1] (0.00ns)   --->   "%sext_ln381_553 = sext i32 %mul_ln381_130" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5262 'sext' 'sext_ln381_553' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5263 [1/1] (1.02ns)   --->   "%add_ln381_242 = add i37 %sext_ln381_357, i37 %sext_ln381_358" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5263 'add' 'add_ln381_242' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5264 [1/1] (1.02ns)   --->   "%add_ln381_383 = add i36 %shl_ln381_112, i36 %sext_ln381_553" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5264 'add' 'add_ln381_383' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5265 [1/1] (0.00ns)   --->   "%tmp_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_242, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5265 'bitselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5266 [1/1] (0.00ns) (grouped into LUT with out node ps_277)   --->   "%ps_276 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_383, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5266 'partselect' 'ps_276' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5267 [1/1] (0.00ns) (grouped into LUT with out node ps_277)   --->   "%tmp_766 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_383, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5267 'bitselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5268 [1/1] (0.00ns) (grouped into LUT with out node ps_277)   --->   "%tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_130, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5268 'bitselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5269 [1/1] (0.00ns)   --->   "%tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_383, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5269 'bitselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5270 [1/1] (0.00ns) (grouped into LUT with out node ps_277)   --->   "%or_ln381_520 = or i1 %tmp_766, i1 %icmp_ln381_130" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5270 'or' 'or_ln381_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5271 [1/1] (0.00ns) (grouped into LUT with out node ps_277)   --->   "%and_ln381_650 = and i1 %or_ln381_520, i1 %tmp_767" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5271 'and' 'and_ln381_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5272 [1/1] (0.00ns) (grouped into LUT with out node ps_277)   --->   "%zext_ln381_261 = zext i1 %and_ln381_650" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5272 'zext' 'zext_ln381_261' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5273 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_277 = add i28 %ps_276, i28 %zext_ln381_261" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5273 'add' 'ps_277' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5274 [1/1] (0.00ns)   --->   "%tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_277, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5274 'bitselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5275 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_651)   --->   "%xor_ln381_650 = xor i1 %tmp_769, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5275 'xor' 'xor_ln381_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5276 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_651 = and i1 %tmp_768, i1 %xor_ln381_650" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5276 'and' 'and_ln381_651' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5277 [1/1] (0.28ns)   --->   "%xor_ln381_651 = xor i1 %tmp_765, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5277 'xor' 'xor_ln381_651' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5278 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_652)   --->   "%select_ln381_520 = select i1 %and_ln381_651, i1 %tmp_765, i1 %xor_ln381_651" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5278 'select' 'select_ln381_520' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5279 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_654)   --->   "%select_ln381_521 = select i1 %and_ln381_651, i1 %xor_ln381_651, i1 %tmp_765" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5279 'select' 'select_ln381_521' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_654)   --->   "%xor_ln381_652 = xor i1 %tmp_768, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5280 'xor' 'xor_ln381_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_654)   --->   "%or_ln381_521 = or i1 %tmp_769, i1 %xor_ln381_652" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5281 'or' 'or_ln381_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5282 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_652)   --->   "%xor_ln381_653 = xor i1 %select_ln381_520, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5282 'xor' 'xor_ln381_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5283 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_652)   --->   "%or_ln381_522 = or i1 %tmp_769, i1 %xor_ln381_653" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5283 'or' 'or_ln381_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5284 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_652 = and i1 %or_ln381_522, i1 %xor_ln381_651" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5284 'and' 'and_ln381_652' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_654)   --->   "%and_ln381_653 = and i1 %tmp_769, i1 %select_ln381_521" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5285 'and' 'and_ln381_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5286 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_654 = xor i1 %and_ln381_653, i1 %or_ln381_521" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5286 'xor' 'xor_ln381_654' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5287 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_523)   --->   "%and_ln381_654 = and i1 %xor_ln381_654, i1 %tmp_765" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5287 'and' 'and_ln381_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5288 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_523)   --->   "%or_ln381_523 = or i1 %and_ln381_652, i1 %and_ln381_654" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5288 'or' 'or_ln381_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5289 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_523)   --->   "%select_ln381_522 = select i1 %and_ln381_652, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5289 'select' 'select_ln381_522' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5290 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_523 = select i1 %or_ln381_523, i28 %select_ln381_522, i28 %ps_277" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5290 'select' 'select_ln381_523' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5291 [1/1] (0.00ns)   --->   "%shl_ln381_113 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_523, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5291 'bitconcatenate' 'shl_ln381_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5292 [1/1] (0.00ns)   --->   "%sext_ln381_360 = sext i36 %shl_ln381_113" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5292 'sext' 'sext_ln381_360' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5293 [1/1] (0.00ns)   --->   "%sext_ln381_361 = sext i32 %mul_ln381_131" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5293 'sext' 'sext_ln381_361' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5294 [1/1] (0.00ns)   --->   "%sext_ln381_554 = sext i32 %mul_ln381_131" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5294 'sext' 'sext_ln381_554' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5295 [1/1] (1.02ns)   --->   "%add_ln381_244 = add i37 %sext_ln381_360, i37 %sext_ln381_361" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5295 'add' 'add_ln381_244' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5296 [1/1] (1.02ns)   --->   "%add_ln381_385 = add i36 %shl_ln381_113, i36 %sext_ln381_554" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5296 'add' 'add_ln381_385' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5297 [1/1] (0.00ns)   --->   "%tmp_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_244, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5297 'bitselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node ps_279)   --->   "%ps_278 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_385, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5298 'partselect' 'ps_278' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node ps_279)   --->   "%tmp_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_385, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5299 'bitselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node ps_279)   --->   "%tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_131, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5300 'bitselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5301 [1/1] (0.00ns)   --->   "%tmp_773 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_385, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5301 'bitselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5302 [1/1] (0.00ns) (grouped into LUT with out node ps_279)   --->   "%or_ln381_524 = or i1 %tmp_771, i1 %icmp_ln381_131" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5302 'or' 'or_ln381_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5303 [1/1] (0.00ns) (grouped into LUT with out node ps_279)   --->   "%and_ln381_655 = and i1 %or_ln381_524, i1 %tmp_772" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5303 'and' 'and_ln381_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5304 [1/1] (0.00ns) (grouped into LUT with out node ps_279)   --->   "%zext_ln381_263 = zext i1 %and_ln381_655" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5304 'zext' 'zext_ln381_263' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5305 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_279 = add i28 %ps_278, i28 %zext_ln381_263" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5305 'add' 'ps_279' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5306 [1/1] (0.00ns)   --->   "%tmp_774 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_279, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5306 'bitselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5307 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_656)   --->   "%xor_ln381_655 = xor i1 %tmp_774, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5307 'xor' 'xor_ln381_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5308 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_656 = and i1 %tmp_773, i1 %xor_ln381_655" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5308 'and' 'and_ln381_656' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5309 [1/1] (0.28ns)   --->   "%xor_ln381_656 = xor i1 %tmp_770, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5309 'xor' 'xor_ln381_656' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5310 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_657)   --->   "%select_ln381_524 = select i1 %and_ln381_656, i1 %tmp_770, i1 %xor_ln381_656" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5310 'select' 'select_ln381_524' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_659)   --->   "%select_ln381_525 = select i1 %and_ln381_656, i1 %xor_ln381_656, i1 %tmp_770" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5311 'select' 'select_ln381_525' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_659)   --->   "%xor_ln381_657 = xor i1 %tmp_773, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5312 'xor' 'xor_ln381_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_659)   --->   "%or_ln381_525 = or i1 %tmp_774, i1 %xor_ln381_657" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5313 'or' 'or_ln381_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_657)   --->   "%xor_ln381_658 = xor i1 %select_ln381_524, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5314 'xor' 'xor_ln381_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5315 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_657)   --->   "%or_ln381_526 = or i1 %tmp_774, i1 %xor_ln381_658" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5315 'or' 'or_ln381_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5316 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_657 = and i1 %or_ln381_526, i1 %xor_ln381_656" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5316 'and' 'and_ln381_657' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_659)   --->   "%and_ln381_658 = and i1 %tmp_774, i1 %select_ln381_525" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5317 'and' 'and_ln381_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5318 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_659 = xor i1 %and_ln381_658, i1 %or_ln381_525" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5318 'xor' 'xor_ln381_659' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5319 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_527)   --->   "%and_ln381_659 = and i1 %xor_ln381_659, i1 %tmp_770" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5319 'and' 'and_ln381_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5320 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_527)   --->   "%or_ln381_527 = or i1 %and_ln381_657, i1 %and_ln381_659" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5320 'or' 'or_ln381_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5321 [1/1] (0.00ns)   --->   "%sext_ln381_362 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5321 'sext' 'sext_ln381_362' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5322 [1/1] (0.00ns)   --->   "%zext_ln381_264 = zext i16 %tmp_281_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5322 'zext' 'zext_ln381_264' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5323 [1/1] (2.38ns)   --->   "%mul_ln381_132 = mul i32 %zext_ln381_264, i32 %sext_ln381_362" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5323 'mul' 'mul_ln381_132' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5324 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_527)   --->   "%select_ln381_526 = select i1 %and_ln381_657, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5324 'select' 'select_ln381_526' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5325 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_527 = select i1 %or_ln381_527, i28 %select_ln381_526, i28 %ps_279" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5325 'select' 'select_ln381_527' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5326 [1/1] (0.00ns)   --->   "%trunc_ln381_132 = trunc i32 %mul_ln381_132" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5326 'trunc' 'trunc_ln381_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5327 [1/1] (0.77ns)   --->   "%icmp_ln381_132 = icmp_ne  i7 %trunc_ln381_132, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5327 'icmp' 'icmp_ln381_132' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5328 [1/1] (0.00ns)   --->   "%sext_ln381_365 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5328 'sext' 'sext_ln381_365' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5329 [1/1] (0.00ns)   --->   "%zext_ln381_266 = zext i16 %tmp_283_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5329 'zext' 'zext_ln381_266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5330 [1/1] (2.38ns)   --->   "%mul_ln381_133 = mul i32 %zext_ln381_266, i32 %sext_ln381_365" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5330 'mul' 'mul_ln381_133' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5331 [1/1] (0.00ns)   --->   "%trunc_ln381_133 = trunc i32 %mul_ln381_133" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5331 'trunc' 'trunc_ln381_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5332 [1/1] (0.77ns)   --->   "%icmp_ln381_133 = icmp_ne  i7 %trunc_ln381_133, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5332 'icmp' 'icmp_ln381_133' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5333 [1/1] (0.00ns)   --->   "%sext_ln381_368 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5333 'sext' 'sext_ln381_368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5334 [1/1] (0.00ns)   --->   "%zext_ln381_268 = zext i16 %tmp_285_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5334 'zext' 'zext_ln381_268' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5335 [1/1] (2.38ns)   --->   "%mul_ln381_134 = mul i32 %zext_ln381_268, i32 %sext_ln381_368" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5335 'mul' 'mul_ln381_134' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5336 [1/1] (0.00ns)   --->   "%trunc_ln381_134 = trunc i32 %mul_ln381_134" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5336 'trunc' 'trunc_ln381_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5337 [1/1] (0.77ns)   --->   "%icmp_ln381_134 = icmp_ne  i7 %trunc_ln381_134, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5337 'icmp' 'icmp_ln381_134' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5338 [1/1] (0.00ns)   --->   "%sext_ln381_371 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5338 'sext' 'sext_ln381_371' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5339 [1/1] (0.00ns)   --->   "%zext_ln381_270 = zext i16 %tmp_287_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5339 'zext' 'zext_ln381_270' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5340 [1/1] (2.38ns)   --->   "%mul_ln381_135 = mul i32 %zext_ln381_270, i32 %sext_ln381_371" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5340 'mul' 'mul_ln381_135' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5341 [1/1] (0.00ns)   --->   "%trunc_ln381_135 = trunc i32 %mul_ln381_135" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5341 'trunc' 'trunc_ln381_135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5342 [1/1] (0.77ns)   --->   "%icmp_ln381_135 = icmp_ne  i7 %trunc_ln381_135, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5342 'icmp' 'icmp_ln381_135' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5343 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_686)   --->   "%xor_ln381_685 = xor i1 %tmp_806, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5343 'xor' 'xor_ln381_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5344 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_686 = and i1 %tmp_805, i1 %xor_ln381_685" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5344 'and' 'and_ln381_686' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5345 [1/1] (0.28ns)   --->   "%xor_ln381_686 = xor i1 %tmp_802, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5345 'xor' 'xor_ln381_686' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5346 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_687)   --->   "%select_ln381_548 = select i1 %and_ln381_686, i1 %tmp_802, i1 %xor_ln381_686" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5346 'select' 'select_ln381_548' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_689)   --->   "%select_ln381_549 = select i1 %and_ln381_686, i1 %xor_ln381_686, i1 %tmp_802" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5347 'select' 'select_ln381_549' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_689)   --->   "%xor_ln381_687 = xor i1 %tmp_805, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5348 'xor' 'xor_ln381_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_689)   --->   "%or_ln381_549 = or i1 %tmp_806, i1 %xor_ln381_687" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5349 'or' 'or_ln381_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5350 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_687)   --->   "%xor_ln381_688 = xor i1 %select_ln381_548, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5350 'xor' 'xor_ln381_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5351 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_687)   --->   "%or_ln381_550 = or i1 %tmp_806, i1 %xor_ln381_688" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5351 'or' 'or_ln381_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5352 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_687 = and i1 %or_ln381_550, i1 %xor_ln381_686" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5352 'and' 'and_ln381_687' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_689)   --->   "%and_ln381_688 = and i1 %tmp_806, i1 %select_ln381_549" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5353 'and' 'and_ln381_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5354 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_689 = xor i1 %and_ln381_688, i1 %or_ln381_549" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5354 'xor' 'xor_ln381_689' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5355 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_551)   --->   "%and_ln381_689 = and i1 %xor_ln381_689, i1 %tmp_802" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5355 'and' 'and_ln381_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5356 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_551)   --->   "%or_ln381_551 = or i1 %and_ln381_687, i1 %and_ln381_689" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5356 'or' 'or_ln381_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5357 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_551)   --->   "%select_ln381_550 = select i1 %and_ln381_687, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5357 'select' 'select_ln381_550' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5358 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_551 = select i1 %or_ln381_551, i28 %select_ln381_550, i28 %ps_292" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5358 'select' 'select_ln381_551' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5359 [1/1] (0.00ns)   --->   "%shl_ln381_119 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_551, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5359 'bitconcatenate' 'shl_ln381_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5360 [1/1] (0.00ns)   --->   "%sext_ln381_379 = sext i36 %shl_ln381_119" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5360 'sext' 'sext_ln381_379' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5361 [1/1] (0.00ns)   --->   "%sext_ln381_380 = sext i32 %mul_ln381_138" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5361 'sext' 'sext_ln381_380' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5362 [1/1] (0.00ns)   --->   "%sext_ln381_560 = sext i32 %mul_ln381_138" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5362 'sext' 'sext_ln381_560' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5363 [1/1] (1.02ns)   --->   "%add_ln381_257 = add i37 %sext_ln381_379, i37 %sext_ln381_380" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5363 'add' 'add_ln381_257' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5364 [1/1] (1.02ns)   --->   "%add_ln381_398 = add i36 %shl_ln381_119, i36 %sext_ln381_560" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5364 'add' 'add_ln381_398' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5365 [1/1] (0.00ns)   --->   "%tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_257, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5365 'bitselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5366 [1/1] (0.00ns) (grouped into LUT with out node ps_294)   --->   "%ps_293 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_398, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5366 'partselect' 'ps_293' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5367 [1/1] (0.00ns) (grouped into LUT with out node ps_294)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_398, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5367 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5368 [1/1] (0.00ns) (grouped into LUT with out node ps_294)   --->   "%tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_138, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5368 'bitselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5369 [1/1] (0.00ns)   --->   "%tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_398, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5369 'bitselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5370 [1/1] (0.00ns) (grouped into LUT with out node ps_294)   --->   "%or_ln381_552 = or i1 %tmp_808, i1 %icmp_ln381_138" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5370 'or' 'or_ln381_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5371 [1/1] (0.00ns) (grouped into LUT with out node ps_294)   --->   "%and_ln381_690 = and i1 %or_ln381_552, i1 %tmp_809" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5371 'and' 'and_ln381_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5372 [1/1] (0.00ns) (grouped into LUT with out node ps_294)   --->   "%zext_ln381_277 = zext i1 %and_ln381_690" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5372 'zext' 'zext_ln381_277' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5373 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_294 = add i28 %ps_293, i28 %zext_ln381_277" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5373 'add' 'ps_294' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5374 [1/1] (0.00ns)   --->   "%tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_294, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5374 'bitselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5375 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_691)   --->   "%xor_ln381_690 = xor i1 %tmp_811, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5375 'xor' 'xor_ln381_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5376 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_691 = and i1 %tmp_810, i1 %xor_ln381_690" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5376 'and' 'and_ln381_691' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5377 [1/1] (0.28ns)   --->   "%xor_ln381_691 = xor i1 %tmp_807, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5377 'xor' 'xor_ln381_691' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5378 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_692)   --->   "%select_ln381_552 = select i1 %and_ln381_691, i1 %tmp_807, i1 %xor_ln381_691" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5378 'select' 'select_ln381_552' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_694)   --->   "%select_ln381_553 = select i1 %and_ln381_691, i1 %xor_ln381_691, i1 %tmp_807" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5379 'select' 'select_ln381_553' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_694)   --->   "%xor_ln381_692 = xor i1 %tmp_810, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5380 'xor' 'xor_ln381_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_694)   --->   "%or_ln381_553 = or i1 %tmp_811, i1 %xor_ln381_692" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5381 'or' 'or_ln381_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5382 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_692)   --->   "%xor_ln381_693 = xor i1 %select_ln381_552, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5382 'xor' 'xor_ln381_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5383 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_692)   --->   "%or_ln381_554 = or i1 %tmp_811, i1 %xor_ln381_693" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5383 'or' 'or_ln381_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5384 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_692 = and i1 %or_ln381_554, i1 %xor_ln381_691" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5384 'and' 'and_ln381_692' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_694)   --->   "%and_ln381_693 = and i1 %tmp_811, i1 %select_ln381_553" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5385 'and' 'and_ln381_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5386 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_694 = xor i1 %and_ln381_693, i1 %or_ln381_553" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5386 'xor' 'xor_ln381_694' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5387 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_555)   --->   "%and_ln381_694 = and i1 %xor_ln381_694, i1 %tmp_807" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5387 'and' 'and_ln381_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5388 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_555)   --->   "%or_ln381_555 = or i1 %and_ln381_692, i1 %and_ln381_694" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5388 'or' 'or_ln381_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5389 [1/1] (0.00ns)   --->   "%sext_ln381_381 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5389 'sext' 'sext_ln381_381' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5390 [1/1] (0.00ns)   --->   "%zext_ln381_278 = zext i16 %tmp_295_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5390 'zext' 'zext_ln381_278' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5391 [1/1] (2.38ns)   --->   "%mul_ln381_139 = mul i32 %zext_ln381_278, i32 %sext_ln381_381" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5391 'mul' 'mul_ln381_139' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5392 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_555)   --->   "%select_ln381_554 = select i1 %and_ln381_692, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5392 'select' 'select_ln381_554' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5393 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_555 = select i1 %or_ln381_555, i28 %select_ln381_554, i28 %ps_294" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5393 'select' 'select_ln381_555' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5394 [1/1] (0.00ns)   --->   "%shl_ln381_120 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_555, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5394 'bitconcatenate' 'shl_ln381_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5395 [1/1] (0.00ns)   --->   "%sext_ln381_382 = sext i36 %shl_ln381_120" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5395 'sext' 'sext_ln381_382' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5396 [1/1] (0.00ns)   --->   "%sext_ln381_383 = sext i32 %mul_ln381_139" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5396 'sext' 'sext_ln381_383' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5397 [1/1] (0.00ns)   --->   "%sext_ln381_561 = sext i32 %mul_ln381_139" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5397 'sext' 'sext_ln381_561' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5398 [1/1] (1.02ns)   --->   "%add_ln381_259 = add i37 %sext_ln381_382, i37 %sext_ln381_383" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5398 'add' 'add_ln381_259' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5399 [1/1] (1.02ns)   --->   "%add_ln381_400 = add i36 %shl_ln381_120, i36 %sext_ln381_561" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5399 'add' 'add_ln381_400' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5400 [1/1] (0.00ns)   --->   "%tmp_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_259, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5400 'bitselect' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5401 [1/1] (0.00ns) (grouped into LUT with out node ps_296)   --->   "%ps_295 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_400, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5401 'partselect' 'ps_295' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5402 [1/1] (0.00ns) (grouped into LUT with out node ps_296)   --->   "%tmp_813 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_400, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5402 'bitselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5403 [1/1] (0.00ns) (grouped into LUT with out node ps_296)   --->   "%tmp_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_139, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5403 'bitselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5404 [1/1] (0.00ns)   --->   "%trunc_ln381_139 = trunc i32 %mul_ln381_139" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5404 'trunc' 'trunc_ln381_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5405 [1/1] (0.77ns)   --->   "%icmp_ln381_139 = icmp_ne  i7 %trunc_ln381_139, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5405 'icmp' 'icmp_ln381_139' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5406 [1/1] (0.00ns)   --->   "%tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_400, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5406 'bitselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5407 [1/1] (0.00ns) (grouped into LUT with out node ps_296)   --->   "%or_ln381_556 = or i1 %tmp_813, i1 %icmp_ln381_139" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5407 'or' 'or_ln381_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5408 [1/1] (0.00ns) (grouped into LUT with out node ps_296)   --->   "%and_ln381_695 = and i1 %or_ln381_556, i1 %tmp_814" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5408 'and' 'and_ln381_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5409 [1/1] (0.00ns) (grouped into LUT with out node ps_296)   --->   "%zext_ln381_279 = zext i1 %and_ln381_695" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5409 'zext' 'zext_ln381_279' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5410 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_296 = add i28 %ps_295, i28 %zext_ln381_279" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5410 'add' 'ps_296' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5411 [1/1] (0.00ns)   --->   "%tmp_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_296, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5411 'bitselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5412 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_696)   --->   "%xor_ln381_695 = xor i1 %tmp_816, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5412 'xor' 'xor_ln381_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5413 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_696 = and i1 %tmp_815, i1 %xor_ln381_695" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5413 'and' 'and_ln381_696' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5414 [1/1] (0.28ns)   --->   "%xor_ln381_696 = xor i1 %tmp_812, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5414 'xor' 'xor_ln381_696' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5415 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_697)   --->   "%select_ln381_556 = select i1 %and_ln381_696, i1 %tmp_812, i1 %xor_ln381_696" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5415 'select' 'select_ln381_556' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_699)   --->   "%select_ln381_557 = select i1 %and_ln381_696, i1 %xor_ln381_696, i1 %tmp_812" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5416 'select' 'select_ln381_557' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5417 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_699)   --->   "%xor_ln381_697 = xor i1 %tmp_815, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5417 'xor' 'xor_ln381_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_699)   --->   "%or_ln381_557 = or i1 %tmp_816, i1 %xor_ln381_697" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5418 'or' 'or_ln381_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5419 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_697)   --->   "%xor_ln381_698 = xor i1 %select_ln381_556, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5419 'xor' 'xor_ln381_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5420 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_697)   --->   "%or_ln381_558 = or i1 %tmp_816, i1 %xor_ln381_698" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5420 'or' 'or_ln381_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5421 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_697 = and i1 %or_ln381_558, i1 %xor_ln381_696" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5421 'and' 'and_ln381_697' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5422 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_699)   --->   "%and_ln381_698 = and i1 %tmp_816, i1 %select_ln381_557" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5422 'and' 'and_ln381_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5423 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_699 = xor i1 %and_ln381_698, i1 %or_ln381_557" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5423 'xor' 'xor_ln381_699' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5424 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_559)   --->   "%and_ln381_699 = and i1 %xor_ln381_699, i1 %tmp_812" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5424 'and' 'and_ln381_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5425 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_559)   --->   "%or_ln381_559 = or i1 %and_ln381_697, i1 %and_ln381_699" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5425 'or' 'or_ln381_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5426 [1/1] (0.00ns)   --->   "%sext_ln381_384 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5426 'sext' 'sext_ln381_384' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5427 [1/1] (0.00ns)   --->   "%zext_ln381_280 = zext i16 %tmp_297_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5427 'zext' 'zext_ln381_280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5428 [1/1] (2.38ns)   --->   "%mul_ln381_140 = mul i32 %zext_ln381_280, i32 %sext_ln381_384" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5428 'mul' 'mul_ln381_140' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5429 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_559)   --->   "%select_ln381_558 = select i1 %and_ln381_697, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5429 'select' 'select_ln381_558' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5430 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_559 = select i1 %or_ln381_559, i28 %select_ln381_558, i28 %ps_296" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5430 'select' 'select_ln381_559' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5431 [1/1] (0.00ns)   --->   "%trunc_ln381_140 = trunc i32 %mul_ln381_140" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5431 'trunc' 'trunc_ln381_140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5432 [1/1] (0.77ns)   --->   "%icmp_ln381_140 = icmp_ne  i7 %trunc_ln381_140, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5432 'icmp' 'icmp_ln381_140' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5433 [1/1] (0.00ns)   --->   "%sext_ln381_387 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5433 'sext' 'sext_ln381_387' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5434 [1/1] (0.00ns)   --->   "%zext_ln381_282 = zext i16 %tmp_299_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5434 'zext' 'zext_ln381_282' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5435 [1/1] (2.38ns)   --->   "%mul_ln381_141 = mul i32 %zext_ln381_282, i32 %sext_ln381_387" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5435 'mul' 'mul_ln381_141' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5436 [1/1] (0.00ns)   --->   "%trunc_ln381_141 = trunc i32 %mul_ln381_141" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5436 'trunc' 'trunc_ln381_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5437 [1/1] (0.77ns)   --->   "%icmp_ln381_141 = icmp_ne  i7 %trunc_ln381_141, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5437 'icmp' 'icmp_ln381_141' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5438 [1/1] (0.00ns)   --->   "%sext_ln381_390 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5438 'sext' 'sext_ln381_390' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5439 [1/1] (0.00ns)   --->   "%zext_ln381_284 = zext i16 %tmp_301_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5439 'zext' 'zext_ln381_284' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5440 [1/1] (2.38ns)   --->   "%mul_ln381_142 = mul i32 %zext_ln381_284, i32 %sext_ln381_390" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5440 'mul' 'mul_ln381_142' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5441 [1/1] (0.00ns)   --->   "%trunc_ln381_142 = trunc i32 %mul_ln381_142" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5441 'trunc' 'trunc_ln381_142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5442 [1/1] (0.77ns)   --->   "%icmp_ln381_142 = icmp_ne  i7 %trunc_ln381_142, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5442 'icmp' 'icmp_ln381_142' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5443 [1/1] (0.00ns)   --->   "%sext_ln381_393 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5443 'sext' 'sext_ln381_393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5444 [1/1] (0.00ns)   --->   "%zext_ln381_286 = zext i16 %tmp_303_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5444 'zext' 'zext_ln381_286' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5445 [1/1] (2.38ns)   --->   "%mul_ln381_143 = mul i32 %zext_ln381_286, i32 %sext_ln381_393" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5445 'mul' 'mul_ln381_143' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5446 [1/1] (0.00ns)   --->   "%trunc_ln381_143 = trunc i32 %mul_ln381_143" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5446 'trunc' 'trunc_ln381_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5447 [1/1] (0.77ns)   --->   "%icmp_ln381_143 = icmp_ne  i7 %trunc_ln381_143, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5447 'icmp' 'icmp_ln381_143' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5448 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_726)   --->   "%xor_ln381_725 = xor i1 %tmp_848, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5448 'xor' 'xor_ln381_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5449 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_726 = and i1 %tmp_847, i1 %xor_ln381_725" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5449 'and' 'and_ln381_726' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5450 [1/1] (0.28ns)   --->   "%xor_ln381_726 = xor i1 %tmp_844, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5450 'xor' 'xor_ln381_726' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5451 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_727)   --->   "%select_ln381_580 = select i1 %and_ln381_726, i1 %tmp_844, i1 %xor_ln381_726" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5451 'select' 'select_ln381_580' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_729)   --->   "%select_ln381_581 = select i1 %and_ln381_726, i1 %xor_ln381_726, i1 %tmp_844" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5452 'select' 'select_ln381_581' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_729)   --->   "%xor_ln381_727 = xor i1 %tmp_847, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5453 'xor' 'xor_ln381_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5454 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_729)   --->   "%or_ln381_581 = or i1 %tmp_848, i1 %xor_ln381_727" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5454 'or' 'or_ln381_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5455 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_727)   --->   "%xor_ln381_728 = xor i1 %select_ln381_580, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5455 'xor' 'xor_ln381_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5456 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_727)   --->   "%or_ln381_582 = or i1 %tmp_848, i1 %xor_ln381_728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5456 'or' 'or_ln381_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5457 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_727 = and i1 %or_ln381_582, i1 %xor_ln381_726" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5457 'and' 'and_ln381_727' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_729)   --->   "%and_ln381_728 = and i1 %tmp_848, i1 %select_ln381_581" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5458 'and' 'and_ln381_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5459 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_729 = xor i1 %and_ln381_728, i1 %or_ln381_581" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5459 'xor' 'xor_ln381_729' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5460 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_583)   --->   "%and_ln381_729 = and i1 %xor_ln381_729, i1 %tmp_844" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5460 'and' 'and_ln381_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5461 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_583)   --->   "%or_ln381_583 = or i1 %and_ln381_727, i1 %and_ln381_729" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5461 'or' 'or_ln381_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5462 [1/1] (0.00ns)   --->   "%sext_ln381_400 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5462 'sext' 'sext_ln381_400' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5463 [1/1] (0.00ns)   --->   "%zext_ln381_292 = zext i16 %tmp_309_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5463 'zext' 'zext_ln381_292' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5464 [1/1] (2.38ns)   --->   "%mul_ln381_146 = mul i32 %zext_ln381_292, i32 %sext_ln381_400" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5464 'mul' 'mul_ln381_146' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5465 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_583)   --->   "%select_ln381_582 = select i1 %and_ln381_727, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5465 'select' 'select_ln381_582' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5466 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_583 = select i1 %or_ln381_583, i28 %select_ln381_582, i28 %ps_309" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5466 'select' 'select_ln381_583' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5467 [1/1] (0.00ns)   --->   "%shl_ln381_126 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_583, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5467 'bitconcatenate' 'shl_ln381_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5468 [1/1] (0.00ns)   --->   "%sext_ln381_401 = sext i36 %shl_ln381_126" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5468 'sext' 'sext_ln381_401' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5469 [1/1] (0.00ns)   --->   "%sext_ln381_402 = sext i32 %mul_ln381_146" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5469 'sext' 'sext_ln381_402' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5470 [1/1] (0.00ns)   --->   "%sext_ln381_567 = sext i32 %mul_ln381_146" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5470 'sext' 'sext_ln381_567' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5471 [1/1] (1.02ns)   --->   "%add_ln381_272 = add i37 %sext_ln381_401, i37 %sext_ln381_402" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5471 'add' 'add_ln381_272' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5472 [1/1] (1.02ns)   --->   "%add_ln381_413 = add i36 %shl_ln381_126, i36 %sext_ln381_567" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5472 'add' 'add_ln381_413' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5473 [1/1] (0.00ns)   --->   "%tmp_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_272, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5473 'bitselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5474 [1/1] (0.00ns) (grouped into LUT with out node ps_311)   --->   "%ps_310 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_413, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5474 'partselect' 'ps_310' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5475 [1/1] (0.00ns) (grouped into LUT with out node ps_311)   --->   "%tmp_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_413, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5475 'bitselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5476 [1/1] (0.00ns) (grouped into LUT with out node ps_311)   --->   "%tmp_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_146, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5476 'bitselect' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5477 [1/1] (0.00ns)   --->   "%trunc_ln381_146 = trunc i32 %mul_ln381_146" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5477 'trunc' 'trunc_ln381_146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5478 [1/1] (0.77ns)   --->   "%icmp_ln381_146 = icmp_ne  i7 %trunc_ln381_146, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5478 'icmp' 'icmp_ln381_146' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5479 [1/1] (0.00ns)   --->   "%tmp_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_413, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5479 'bitselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5480 [1/1] (0.00ns) (grouped into LUT with out node ps_311)   --->   "%or_ln381_584 = or i1 %tmp_850, i1 %icmp_ln381_146" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5480 'or' 'or_ln381_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5481 [1/1] (0.00ns) (grouped into LUT with out node ps_311)   --->   "%and_ln381_730 = and i1 %or_ln381_584, i1 %tmp_851" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5481 'and' 'and_ln381_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5482 [1/1] (0.00ns) (grouped into LUT with out node ps_311)   --->   "%zext_ln381_293 = zext i1 %and_ln381_730" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5482 'zext' 'zext_ln381_293' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5483 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_311 = add i28 %ps_310, i28 %zext_ln381_293" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5483 'add' 'ps_311' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5484 [1/1] (0.00ns)   --->   "%tmp_853 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_311, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5484 'bitselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_731)   --->   "%xor_ln381_730 = xor i1 %tmp_853, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5485 'xor' 'xor_ln381_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5486 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_731 = and i1 %tmp_852, i1 %xor_ln381_730" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5486 'and' 'and_ln381_731' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5487 [1/1] (0.28ns)   --->   "%xor_ln381_731 = xor i1 %tmp_849, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5487 'xor' 'xor_ln381_731' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5488 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_732)   --->   "%select_ln381_584 = select i1 %and_ln381_731, i1 %tmp_849, i1 %xor_ln381_731" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5488 'select' 'select_ln381_584' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_734)   --->   "%select_ln381_585 = select i1 %and_ln381_731, i1 %xor_ln381_731, i1 %tmp_849" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5489 'select' 'select_ln381_585' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_734)   --->   "%xor_ln381_732 = xor i1 %tmp_852, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5490 'xor' 'xor_ln381_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5491 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_734)   --->   "%or_ln381_585 = or i1 %tmp_853, i1 %xor_ln381_732" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5491 'or' 'or_ln381_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5492 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_732)   --->   "%xor_ln381_733 = xor i1 %select_ln381_584, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5492 'xor' 'xor_ln381_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5493 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_732)   --->   "%or_ln381_586 = or i1 %tmp_853, i1 %xor_ln381_733" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5493 'or' 'or_ln381_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5494 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_732 = and i1 %or_ln381_586, i1 %xor_ln381_731" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5494 'and' 'and_ln381_732' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5495 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_734)   --->   "%and_ln381_733 = and i1 %tmp_853, i1 %select_ln381_585" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5495 'and' 'and_ln381_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5496 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_734 = xor i1 %and_ln381_733, i1 %or_ln381_585" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5496 'xor' 'xor_ln381_734' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5497 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_587)   --->   "%and_ln381_734 = and i1 %xor_ln381_734, i1 %tmp_849" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5497 'and' 'and_ln381_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5498 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_587)   --->   "%or_ln381_587 = or i1 %and_ln381_732, i1 %and_ln381_734" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5498 'or' 'or_ln381_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5499 [1/1] (0.00ns)   --->   "%sext_ln381_403 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5499 'sext' 'sext_ln381_403' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5500 [1/1] (0.00ns)   --->   "%zext_ln381_294 = zext i16 %tmp_311_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5500 'zext' 'zext_ln381_294' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5501 [1/1] (2.38ns)   --->   "%mul_ln381_147 = mul i32 %zext_ln381_294, i32 %sext_ln381_403" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5501 'mul' 'mul_ln381_147' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5502 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_587)   --->   "%select_ln381_586 = select i1 %and_ln381_732, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5502 'select' 'select_ln381_586' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5503 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_587 = select i1 %or_ln381_587, i28 %select_ln381_586, i28 %ps_311" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5503 'select' 'select_ln381_587' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5504 [1/1] (0.00ns)   --->   "%shl_ln381_127 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_587, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5504 'bitconcatenate' 'shl_ln381_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5505 [1/1] (0.00ns)   --->   "%sext_ln381_404 = sext i36 %shl_ln381_127" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5505 'sext' 'sext_ln381_404' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5506 [1/1] (0.00ns)   --->   "%sext_ln381_405 = sext i32 %mul_ln381_147" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5506 'sext' 'sext_ln381_405' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5507 [1/1] (0.00ns)   --->   "%sext_ln381_568 = sext i32 %mul_ln381_147" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5507 'sext' 'sext_ln381_568' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5508 [1/1] (1.02ns)   --->   "%add_ln381_274 = add i37 %sext_ln381_404, i37 %sext_ln381_405" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5508 'add' 'add_ln381_274' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5509 [1/1] (1.02ns)   --->   "%add_ln381_415 = add i36 %shl_ln381_127, i36 %sext_ln381_568" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5509 'add' 'add_ln381_415' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5510 [1/1] (0.00ns)   --->   "%tmp_854 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_274, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5510 'bitselect' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5511 [1/1] (0.00ns) (grouped into LUT with out node ps_313)   --->   "%ps_312 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_415, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5511 'partselect' 'ps_312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5512 [1/1] (0.00ns) (grouped into LUT with out node ps_313)   --->   "%tmp_855 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_415, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5512 'bitselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5513 [1/1] (0.00ns) (grouped into LUT with out node ps_313)   --->   "%tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_147, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5513 'bitselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5514 [1/1] (0.00ns)   --->   "%trunc_ln381_147 = trunc i32 %mul_ln381_147" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5514 'trunc' 'trunc_ln381_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5515 [1/1] (0.77ns)   --->   "%icmp_ln381_147 = icmp_ne  i7 %trunc_ln381_147, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5515 'icmp' 'icmp_ln381_147' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5516 [1/1] (0.00ns)   --->   "%tmp_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_415, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5516 'bitselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5517 [1/1] (0.00ns) (grouped into LUT with out node ps_313)   --->   "%or_ln381_588 = or i1 %tmp_855, i1 %icmp_ln381_147" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5517 'or' 'or_ln381_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5518 [1/1] (0.00ns) (grouped into LUT with out node ps_313)   --->   "%and_ln381_735 = and i1 %or_ln381_588, i1 %tmp_856" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5518 'and' 'and_ln381_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5519 [1/1] (0.00ns) (grouped into LUT with out node ps_313)   --->   "%zext_ln381_295 = zext i1 %and_ln381_735" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5519 'zext' 'zext_ln381_295' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5520 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_313 = add i28 %ps_312, i28 %zext_ln381_295" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5520 'add' 'ps_313' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5521 [1/1] (0.00ns)   --->   "%tmp_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_313, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5521 'bitselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5522 [1/1] (0.00ns)   --->   "%sext_ln381_406 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5522 'sext' 'sext_ln381_406' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5523 [1/1] (0.00ns)   --->   "%zext_ln381_296 = zext i16 %tmp_313_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5523 'zext' 'zext_ln381_296' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5524 [1/1] (2.38ns)   --->   "%mul_ln381_148 = mul i32 %zext_ln381_296, i32 %sext_ln381_406" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5524 'mul' 'mul_ln381_148' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5525 [1/1] (0.00ns)   --->   "%trunc_ln381_148 = trunc i32 %mul_ln381_148" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5525 'trunc' 'trunc_ln381_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5526 [1/1] (0.77ns)   --->   "%icmp_ln381_148 = icmp_ne  i7 %trunc_ln381_148, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5526 'icmp' 'icmp_ln381_148' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5527 [1/1] (0.00ns)   --->   "%sext_ln381_409 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5527 'sext' 'sext_ln381_409' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5528 [1/1] (0.00ns)   --->   "%zext_ln381_298 = zext i16 %tmp_315_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5528 'zext' 'zext_ln381_298' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5529 [1/1] (2.38ns)   --->   "%mul_ln381_149 = mul i32 %zext_ln381_298, i32 %sext_ln381_409" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5529 'mul' 'mul_ln381_149' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5530 [1/1] (0.00ns)   --->   "%trunc_ln381_149 = trunc i32 %mul_ln381_149" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5530 'trunc' 'trunc_ln381_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5531 [1/1] (0.77ns)   --->   "%icmp_ln381_149 = icmp_ne  i7 %trunc_ln381_149, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5531 'icmp' 'icmp_ln381_149' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5532 [1/1] (0.00ns)   --->   "%sext_ln381_412 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5532 'sext' 'sext_ln381_412' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5533 [1/1] (0.00ns)   --->   "%zext_ln381_300 = zext i16 %tmp_317_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5533 'zext' 'zext_ln381_300' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5534 [1/1] (2.38ns)   --->   "%mul_ln381_150 = mul i32 %zext_ln381_300, i32 %sext_ln381_412" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5534 'mul' 'mul_ln381_150' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5535 [1/1] (0.00ns)   --->   "%trunc_ln381_150 = trunc i32 %mul_ln381_150" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5535 'trunc' 'trunc_ln381_150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5536 [1/1] (0.77ns)   --->   "%icmp_ln381_150 = icmp_ne  i7 %trunc_ln381_150, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5536 'icmp' 'icmp_ln381_150' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5537 [1/1] (0.00ns)   --->   "%sext_ln381_415 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_8" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5537 'sext' 'sext_ln381_415' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5538 [1/1] (0.00ns)   --->   "%zext_ln381_302 = zext i16 %tmp_319_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5538 'zext' 'zext_ln381_302' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5539 [1/1] (2.38ns)   --->   "%mul_ln381_151 = mul i32 %zext_ln381_302, i32 %sext_ln381_415" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5539 'mul' 'mul_ln381_151' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5540 [1/1] (0.00ns)   --->   "%trunc_ln381_151 = trunc i32 %mul_ln381_151" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5540 'trunc' 'trunc_ln381_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5541 [1/1] (0.77ns)   --->   "%icmp_ln381_151 = icmp_ne  i7 %trunc_ln381_151, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5541 'icmp' 'icmp_ln381_151' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5542 [1/1] (0.00ns)   --->   "%sext_ln381_418 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5542 'sext' 'sext_ln381_418' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5543 [1/1] (0.00ns)   --->   "%zext_ln381_304 = zext i16 %tmp_321_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5543 'zext' 'zext_ln381_304' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5544 [1/1] (2.38ns)   --->   "%mul_ln381_152 = mul i32 %zext_ln381_304, i32 %sext_ln381_418" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5544 'mul' 'mul_ln381_152' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5545 [1/1] (0.00ns)   --->   "%tmp_881 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_152, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5545 'bitselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5546 [1/1] (0.00ns) (grouped into LUT with out node ps_324)   --->   "%ps_323 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln381_152, i32 8, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5546 'partselect' 'ps_323' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5547 [1/1] (0.00ns) (grouped into LUT with out node ps_324)   --->   "%sext_ln372_38 = sext i24 %ps_323" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5547 'sext' 'sext_ln372_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5548 [1/1] (0.00ns) (grouped into LUT with out node ps_324)   --->   "%tmp_882 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_152, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5548 'bitselect' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5549 [1/1] (0.00ns) (grouped into LUT with out node ps_324)   --->   "%tmp_883 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_152, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5549 'bitselect' 'tmp_883' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5550 [1/1] (0.00ns)   --->   "%trunc_ln381_152 = trunc i32 %mul_ln381_152" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5550 'trunc' 'trunc_ln381_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5551 [1/1] (0.77ns)   --->   "%icmp_ln381_152 = icmp_ne  i7 %trunc_ln381_152, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5551 'icmp' 'icmp_ln381_152' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5552 [1/1] (0.00ns)   --->   "%tmp_884 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_152, i32 31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5552 'bitselect' 'tmp_884' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5553 [1/1] (0.00ns) (grouped into LUT with out node ps_324)   --->   "%or_ln381_608 = or i1 %tmp_882, i1 %icmp_ln381_152" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5553 'or' 'or_ln381_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5554 [1/1] (0.00ns) (grouped into LUT with out node ps_324)   --->   "%and_ln381_760 = and i1 %or_ln381_608, i1 %tmp_883" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5554 'and' 'and_ln381_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5555 [1/1] (0.00ns) (grouped into LUT with out node ps_324)   --->   "%zext_ln381_305 = zext i1 %and_ln381_760" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5555 'zext' 'zext_ln381_305' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5556 [1/1] (0.93ns) (out node of the LUT)   --->   "%ps_324 = add i25 %sext_ln372_38, i25 %zext_ln381_305" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5556 'add' 'ps_324' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5557 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_611)   --->   "%sext_ln372_39 = sext i25 %ps_324" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5557 'sext' 'sext_ln372_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5558 [1/1] (0.00ns)   --->   "%tmp_885 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ps_324, i32 24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5558 'bitselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5559 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_761)   --->   "%xor_ln381_760 = xor i1 %tmp_885, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5559 'xor' 'xor_ln381_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5560 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_761 = and i1 %tmp_884, i1 %xor_ln381_760" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5560 'and' 'and_ln381_761' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5561 [1/1] (0.28ns)   --->   "%xor_ln381_761 = xor i1 %tmp_881, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5561 'xor' 'xor_ln381_761' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5562 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_762)   --->   "%select_ln381_608 = select i1 %and_ln381_761, i1 %tmp_881, i1 %xor_ln381_761" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5562 'select' 'select_ln381_608' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5563 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_764)   --->   "%select_ln381_609 = select i1 %and_ln381_761, i1 %xor_ln381_761, i1 %tmp_881" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5563 'select' 'select_ln381_609' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_764)   --->   "%xor_ln381_762 = xor i1 %tmp_884, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5564 'xor' 'xor_ln381_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_764)   --->   "%or_ln381_609 = or i1 %tmp_885, i1 %xor_ln381_762" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5565 'or' 'or_ln381_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5566 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_762)   --->   "%xor_ln381_763 = xor i1 %select_ln381_608, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5566 'xor' 'xor_ln381_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5567 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_762)   --->   "%or_ln381_610 = or i1 %tmp_885, i1 %xor_ln381_763" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5567 'or' 'or_ln381_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5568 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_762 = and i1 %or_ln381_610, i1 %xor_ln381_761" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5568 'and' 'and_ln381_762' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5569 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_764)   --->   "%and_ln381_763 = and i1 %tmp_885, i1 %select_ln381_609" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5569 'and' 'and_ln381_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5570 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_764 = xor i1 %and_ln381_763, i1 %or_ln381_609" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5570 'xor' 'xor_ln381_764' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5571 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_611)   --->   "%and_ln381_764 = and i1 %xor_ln381_764, i1 %tmp_881" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5571 'and' 'and_ln381_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5572 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_611)   --->   "%or_ln381_611 = or i1 %and_ln381_762, i1 %and_ln381_764" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5572 'or' 'or_ln381_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5573 [1/1] (0.00ns)   --->   "%sext_ln381_419 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5573 'sext' 'sext_ln381_419' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5574 [1/1] (0.00ns)   --->   "%zext_ln381_306 = zext i16 %tmp_323_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5574 'zext' 'zext_ln381_306' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5575 [1/1] (2.38ns)   --->   "%mul_ln381_153 = mul i32 %zext_ln381_306, i32 %sext_ln381_419" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5575 'mul' 'mul_ln381_153' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5576 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_611)   --->   "%select_ln381_610 = select i1 %and_ln381_762, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5576 'select' 'select_ln381_610' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5577 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_611 = select i1 %or_ln381_611, i28 %select_ln381_610, i28 %sext_ln372_39" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5577 'select' 'select_ln381_611' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 5578 [1/1] (0.00ns)   --->   "%shl_ln381_132 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_611, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5578 'bitconcatenate' 'shl_ln381_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5579 [1/1] (0.00ns)   --->   "%sext_ln381_420 = sext i36 %shl_ln381_132" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5579 'sext' 'sext_ln381_420' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5580 [1/1] (0.00ns)   --->   "%sext_ln381_421 = sext i32 %mul_ln381_153" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5580 'sext' 'sext_ln381_421' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5581 [1/1] (0.00ns)   --->   "%sext_ln381_573 = sext i32 %mul_ln381_153" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5581 'sext' 'sext_ln381_573' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5582 [1/1] (1.02ns)   --->   "%add_ln381_285 = add i37 %sext_ln381_420, i37 %sext_ln381_421" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5582 'add' 'add_ln381_285' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5583 [1/1] (1.02ns)   --->   "%add_ln381_426 = add i36 %shl_ln381_132, i36 %sext_ln381_573" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5583 'add' 'add_ln381_426' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5584 [1/1] (0.00ns)   --->   "%tmp_886 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_285, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5584 'bitselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5585 [1/1] (0.00ns) (grouped into LUT with out node ps_326)   --->   "%ps_325 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_426, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5585 'partselect' 'ps_325' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5586 [1/1] (0.00ns) (grouped into LUT with out node ps_326)   --->   "%tmp_887 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_426, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5586 'bitselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5587 [1/1] (0.00ns) (grouped into LUT with out node ps_326)   --->   "%tmp_888 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_153, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5587 'bitselect' 'tmp_888' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5588 [1/1] (0.00ns)   --->   "%trunc_ln381_153 = trunc i32 %mul_ln381_153" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5588 'trunc' 'trunc_ln381_153' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5589 [1/1] (0.77ns)   --->   "%icmp_ln381_153 = icmp_ne  i7 %trunc_ln381_153, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5589 'icmp' 'icmp_ln381_153' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5590 [1/1] (0.00ns)   --->   "%tmp_889 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_426, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5590 'bitselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5591 [1/1] (0.00ns) (grouped into LUT with out node ps_326)   --->   "%or_ln381_612 = or i1 %tmp_887, i1 %icmp_ln381_153" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5591 'or' 'or_ln381_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5592 [1/1] (0.00ns) (grouped into LUT with out node ps_326)   --->   "%and_ln381_765 = and i1 %or_ln381_612, i1 %tmp_888" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5592 'and' 'and_ln381_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5593 [1/1] (0.00ns) (grouped into LUT with out node ps_326)   --->   "%zext_ln381_307 = zext i1 %and_ln381_765" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5593 'zext' 'zext_ln381_307' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5594 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_326 = add i28 %ps_325, i28 %zext_ln381_307" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5594 'add' 'ps_326' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5595 [1/1] (0.00ns)   --->   "%tmp_890 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_326, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5595 'bitselect' 'tmp_890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5596 [1/1] (0.00ns)   --->   "%sext_ln381_422 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5596 'sext' 'sext_ln381_422' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5597 [1/1] (0.00ns)   --->   "%zext_ln381_308 = zext i16 %tmp_325_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5597 'zext' 'zext_ln381_308' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5598 [1/1] (2.38ns)   --->   "%mul_ln381_154 = mul i32 %zext_ln381_308, i32 %sext_ln381_422" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5598 'mul' 'mul_ln381_154' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5599 [1/1] (0.00ns)   --->   "%trunc_ln381_154 = trunc i32 %mul_ln381_154" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5599 'trunc' 'trunc_ln381_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5600 [1/1] (0.77ns)   --->   "%icmp_ln381_154 = icmp_ne  i7 %trunc_ln381_154, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5600 'icmp' 'icmp_ln381_154' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5601 [1/1] (0.00ns)   --->   "%sext_ln381_425 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5601 'sext' 'sext_ln381_425' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5602 [1/1] (0.00ns)   --->   "%zext_ln381_310 = zext i16 %tmp_327_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5602 'zext' 'zext_ln381_310' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5603 [1/1] (2.38ns)   --->   "%mul_ln381_155 = mul i32 %zext_ln381_310, i32 %sext_ln381_425" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5603 'mul' 'mul_ln381_155' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5604 [1/1] (0.00ns)   --->   "%trunc_ln381_155 = trunc i32 %mul_ln381_155" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5604 'trunc' 'trunc_ln381_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5605 [1/1] (0.77ns)   --->   "%icmp_ln381_155 = icmp_ne  i7 %trunc_ln381_155, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5605 'icmp' 'icmp_ln381_155' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5606 [1/1] (0.00ns)   --->   "%sext_ln381_428 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5606 'sext' 'sext_ln381_428' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5607 [1/1] (0.00ns)   --->   "%zext_ln381_312 = zext i16 %tmp_329_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5607 'zext' 'zext_ln381_312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5608 [1/1] (2.38ns)   --->   "%mul_ln381_156 = mul i32 %zext_ln381_312, i32 %sext_ln381_428" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5608 'mul' 'mul_ln381_156' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5609 [1/1] (0.00ns)   --->   "%trunc_ln381_156 = trunc i32 %mul_ln381_156" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5609 'trunc' 'trunc_ln381_156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5610 [1/1] (0.77ns)   --->   "%icmp_ln381_156 = icmp_ne  i7 %trunc_ln381_156, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5610 'icmp' 'icmp_ln381_156' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5611 [1/1] (0.00ns)   --->   "%sext_ln381_431 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5611 'sext' 'sext_ln381_431' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5612 [1/1] (0.00ns)   --->   "%zext_ln381_314 = zext i16 %tmp_331_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5612 'zext' 'zext_ln381_314' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5613 [1/1] (2.38ns)   --->   "%mul_ln381_157 = mul i32 %zext_ln381_314, i32 %sext_ln381_431" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5613 'mul' 'mul_ln381_157' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5614 [1/1] (0.00ns)   --->   "%trunc_ln381_157 = trunc i32 %mul_ln381_157" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5614 'trunc' 'trunc_ln381_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5615 [1/1] (0.77ns)   --->   "%icmp_ln381_157 = icmp_ne  i7 %trunc_ln381_157, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5615 'icmp' 'icmp_ln381_157' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5616 [1/1] (0.00ns)   --->   "%sext_ln381_434 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5616 'sext' 'sext_ln381_434' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5617 [1/1] (0.00ns)   --->   "%zext_ln381_316 = zext i16 %tmp_333_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5617 'zext' 'zext_ln381_316' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5618 [1/1] (2.38ns)   --->   "%mul_ln381_158 = mul i32 %zext_ln381_316, i32 %sext_ln381_434" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5618 'mul' 'mul_ln381_158' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5619 [1/1] (0.00ns)   --->   "%trunc_ln381_158 = trunc i32 %mul_ln381_158" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5619 'trunc' 'trunc_ln381_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5620 [1/1] (0.77ns)   --->   "%icmp_ln381_158 = icmp_ne  i7 %trunc_ln381_158, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5620 'icmp' 'icmp_ln381_158' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5621 [1/1] (0.00ns)   --->   "%sext_ln381_437 = sext i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_9" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5621 'sext' 'sext_ln381_437' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5622 [1/1] (0.00ns)   --->   "%zext_ln381_318 = zext i16 %tmp_335_i" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5622 'zext' 'zext_ln381_318' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5623 [1/1] (2.38ns)   --->   "%mul_ln381_159 = mul i32 %zext_ln381_318, i32 %sext_ln381_437" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5623 'mul' 'mul_ln381_159' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 5624 [1/1] (0.00ns)   --->   "%trunc_ln381_159 = trunc i32 %mul_ln381_159" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5624 'trunc' 'trunc_ln381_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 5625 [1/1] (0.77ns)   --->   "%icmp_ln381_159 = icmp_ne  i7 %trunc_ln381_159, i7 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5625 'icmp' 'icmp_ln381_159' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.69>
ST_6 : Operation 5626 [1/1] (0.00ns)   --->   "%shl_ln381_6 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_27, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5626 'bitconcatenate' 'shl_ln381_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5627 [1/1] (0.00ns)   --->   "%sext_ln381_20 = sext i36 %shl_ln381_6" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5627 'sext' 'sext_ln381_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5628 [1/1] (0.00ns)   --->   "%sext_ln381_21 = sext i32 %mul_ln381_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5628 'sext' 'sext_ln381_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5629 [1/1] (0.00ns)   --->   "%sext_ln381_446 = sext i32 %mul_ln381_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5629 'sext' 'sext_ln381_446' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5630 [1/1] (1.02ns)   --->   "%add_ln381_12 = add i37 %sext_ln381_20, i37 %sext_ln381_21" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5630 'add' 'add_ln381_12' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5631 [1/1] (1.02ns)   --->   "%add_ln381_26 = add i36 %shl_ln381_6, i36 %sext_ln381_446" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5631 'add' 'add_ln381_26' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5632 [1/1] (0.00ns)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_12, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5632 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5633 [1/1] (0.00ns) (grouped into LUT with out node ps_15)   --->   "%ps_14 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_26, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5633 'partselect' 'ps_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5634 [1/1] (0.00ns) (grouped into LUT with out node ps_15)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_26, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5634 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5635 [1/1] (0.00ns) (grouped into LUT with out node ps_15)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_7, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5635 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5636 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_26, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5636 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5637 [1/1] (0.00ns) (grouped into LUT with out node ps_15)   --->   "%or_ln381_28 = or i1 %tmp_119, i1 %icmp_ln381_7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5637 'or' 'or_ln381_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5638 [1/1] (0.00ns) (grouped into LUT with out node ps_15)   --->   "%and_ln381_35 = and i1 %or_ln381_28, i1 %tmp_120" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5638 'and' 'and_ln381_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5639 [1/1] (0.00ns) (grouped into LUT with out node ps_15)   --->   "%zext_ln381_15 = zext i1 %and_ln381_35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5639 'zext' 'zext_ln381_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5640 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_15 = add i28 %ps_14, i28 %zext_ln381_15" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5640 'add' 'ps_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5641 [1/1] (0.00ns)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_15, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5641 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5642 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_36)   --->   "%xor_ln381_35 = xor i1 %tmp_122, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5642 'xor' 'xor_ln381_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5643 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_36 = and i1 %tmp_121, i1 %xor_ln381_35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5643 'and' 'and_ln381_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5644 [1/1] (0.28ns)   --->   "%xor_ln381_36 = xor i1 %tmp_118, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5644 'xor' 'xor_ln381_36' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5645 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_37)   --->   "%select_ln381_28 = select i1 %and_ln381_36, i1 %tmp_118, i1 %xor_ln381_36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5645 'select' 'select_ln381_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5646 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_39)   --->   "%select_ln381_29 = select i1 %and_ln381_36, i1 %xor_ln381_36, i1 %tmp_118" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5646 'select' 'select_ln381_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_39)   --->   "%xor_ln381_37 = xor i1 %tmp_121, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5647 'xor' 'xor_ln381_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_39)   --->   "%or_ln381_29 = or i1 %tmp_122, i1 %xor_ln381_37" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5648 'or' 'or_ln381_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5649 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_37)   --->   "%xor_ln381_38 = xor i1 %select_ln381_28, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5649 'xor' 'xor_ln381_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5650 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_37)   --->   "%or_ln381_30 = or i1 %tmp_122, i1 %xor_ln381_38" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5650 'or' 'or_ln381_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5651 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_37 = and i1 %or_ln381_30, i1 %xor_ln381_36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5651 'and' 'and_ln381_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_39)   --->   "%and_ln381_38 = and i1 %tmp_122, i1 %select_ln381_29" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5652 'and' 'and_ln381_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5653 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_39 = xor i1 %and_ln381_38, i1 %or_ln381_29" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5653 'xor' 'xor_ln381_39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5654 [1/1] (0.00ns) (grouped into LUT with out node ps_16)   --->   "%and_ln381_39 = and i1 %xor_ln381_39, i1 %tmp_118" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5654 'and' 'and_ln381_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5655 [1/1] (0.00ns) (grouped into LUT with out node ps_16)   --->   "%select_ln381_30 = select i1 %and_ln381_37, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5655 'select' 'select_ln381_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5656 [1/1] (0.00ns) (grouped into LUT with out node ps_16)   --->   "%or_ln381_31 = or i1 %and_ln381_37, i1 %and_ln381_39" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5656 'or' 'or_ln381_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5657 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_16 = select i1 %or_ln381_31, i28 %select_ln381_30, i28 %ps_15" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5657 'select' 'ps_16' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5658 [1/1] (0.00ns)   --->   "%shl_ln381_12 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_59, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5658 'bitconcatenate' 'shl_ln381_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5659 [1/1] (0.00ns)   --->   "%sext_ln381_42 = sext i36 %shl_ln381_12" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5659 'sext' 'sext_ln381_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5660 [1/1] (0.00ns)   --->   "%sext_ln381_43 = sext i32 %mul_ln381_15" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5660 'sext' 'sext_ln381_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5661 [1/1] (0.00ns)   --->   "%sext_ln381_453 = sext i32 %mul_ln381_15" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5661 'sext' 'sext_ln381_453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5662 [1/1] (1.02ns)   --->   "%add_ln381_27 = add i37 %sext_ln381_42, i37 %sext_ln381_43" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5662 'add' 'add_ln381_27' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5663 [1/1] (1.02ns)   --->   "%add_ln381_54 = add i36 %shl_ln381_12, i36 %sext_ln381_453" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5663 'add' 'add_ln381_54' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5664 [1/1] (0.00ns)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_27, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5664 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5665 [1/1] (0.00ns) (grouped into LUT with out node ps_32)   --->   "%ps_31 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_54, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5665 'partselect' 'ps_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5666 [1/1] (0.00ns) (grouped into LUT with out node ps_32)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_54, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5666 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5667 [1/1] (0.00ns) (grouped into LUT with out node ps_32)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_15, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5667 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5668 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_54, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5668 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5669 [1/1] (0.00ns) (grouped into LUT with out node ps_32)   --->   "%or_ln381_60 = or i1 %tmp_161, i1 %icmp_ln381_15" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5669 'or' 'or_ln381_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5670 [1/1] (0.00ns) (grouped into LUT with out node ps_32)   --->   "%and_ln381_75 = and i1 %or_ln381_60, i1 %tmp_162" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5670 'and' 'and_ln381_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5671 [1/1] (0.00ns) (grouped into LUT with out node ps_32)   --->   "%zext_ln381_31 = zext i1 %and_ln381_75" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5671 'zext' 'zext_ln381_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5672 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_32 = add i28 %ps_31, i28 %zext_ln381_31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5672 'add' 'ps_32' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5673 [1/1] (0.00ns)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_32, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5673 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5674 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_76)   --->   "%xor_ln381_75 = xor i1 %tmp_164, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5674 'xor' 'xor_ln381_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5675 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_76 = and i1 %tmp_163, i1 %xor_ln381_75" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5675 'and' 'and_ln381_76' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5676 [1/1] (0.28ns)   --->   "%xor_ln381_76 = xor i1 %tmp_160, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5676 'xor' 'xor_ln381_76' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5677 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_77)   --->   "%select_ln381_60 = select i1 %and_ln381_76, i1 %tmp_160, i1 %xor_ln381_76" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5677 'select' 'select_ln381_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_79)   --->   "%select_ln381_61 = select i1 %and_ln381_76, i1 %xor_ln381_76, i1 %tmp_160" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5678 'select' 'select_ln381_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_79)   --->   "%xor_ln381_77 = xor i1 %tmp_163, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5679 'xor' 'xor_ln381_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_79)   --->   "%or_ln381_61 = or i1 %tmp_164, i1 %xor_ln381_77" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5680 'or' 'or_ln381_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5681 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_77)   --->   "%xor_ln381_78 = xor i1 %select_ln381_60, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5681 'xor' 'xor_ln381_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5682 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_77)   --->   "%or_ln381_62 = or i1 %tmp_164, i1 %xor_ln381_78" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5682 'or' 'or_ln381_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5683 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_77 = and i1 %or_ln381_62, i1 %xor_ln381_76" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5683 'and' 'and_ln381_77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5684 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_79)   --->   "%and_ln381_78 = and i1 %tmp_164, i1 %select_ln381_61" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5684 'and' 'and_ln381_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5685 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_79 = xor i1 %and_ln381_78, i1 %or_ln381_61" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5685 'xor' 'xor_ln381_79' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5686 [1/1] (0.00ns) (grouped into LUT with out node ps_33)   --->   "%and_ln381_79 = and i1 %xor_ln381_79, i1 %tmp_160" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5686 'and' 'and_ln381_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5687 [1/1] (0.00ns) (grouped into LUT with out node ps_33)   --->   "%select_ln381_62 = select i1 %and_ln381_77, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5687 'select' 'select_ln381_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5688 [1/1] (0.00ns) (grouped into LUT with out node ps_33)   --->   "%or_ln381_63 = or i1 %and_ln381_77, i1 %and_ln381_79" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5688 'or' 'or_ln381_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5689 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_33 = select i1 %or_ln381_63, i28 %select_ln381_62, i28 %ps_32" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5689 'select' 'ps_33' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5690 [1/1] (0.00ns)   --->   "%shl_ln381_17 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_83, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5690 'bitconcatenate' 'shl_ln381_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5691 [1/1] (0.00ns)   --->   "%sext_ln381_58 = sext i36 %shl_ln381_17" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5691 'sext' 'sext_ln381_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5692 [1/1] (0.00ns)   --->   "%sext_ln381_59 = sext i32 %mul_ln381_21" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5692 'sext' 'sext_ln381_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5693 [1/1] (0.00ns)   --->   "%sext_ln381_458 = sext i32 %mul_ln381_21" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5693 'sext' 'sext_ln381_458' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5694 [1/1] (1.02ns)   --->   "%add_ln381_38 = add i37 %sext_ln381_58, i37 %sext_ln381_59" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5694 'add' 'add_ln381_38' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5695 [1/1] (1.02ns)   --->   "%add_ln381_74 = add i36 %shl_ln381_17, i36 %sext_ln381_458" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5695 'add' 'add_ln381_74' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5696 [1/1] (0.00ns)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_38, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5696 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5697 [1/1] (0.00ns) (grouped into LUT with out node ps_45)   --->   "%ps_44 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_74, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5697 'partselect' 'ps_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5698 [1/1] (0.00ns) (grouped into LUT with out node ps_45)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_74, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5698 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5699 [1/1] (0.00ns) (grouped into LUT with out node ps_45)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_21, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5699 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5700 [1/1] (0.00ns)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_74, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5700 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5701 [1/1] (0.00ns) (grouped into LUT with out node ps_45)   --->   "%or_ln381_84 = or i1 %tmp_193, i1 %icmp_ln381_21" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5701 'or' 'or_ln381_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5702 [1/1] (0.00ns) (grouped into LUT with out node ps_45)   --->   "%and_ln381_105 = and i1 %or_ln381_84, i1 %tmp_194" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5702 'and' 'and_ln381_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5703 [1/1] (0.00ns) (grouped into LUT with out node ps_45)   --->   "%zext_ln381_43 = zext i1 %and_ln381_105" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5703 'zext' 'zext_ln381_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5704 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_45 = add i28 %ps_44, i28 %zext_ln381_43" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5704 'add' 'ps_45' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5705 [1/1] (0.00ns)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_45, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5705 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5706 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_106)   --->   "%xor_ln381_105 = xor i1 %tmp_196, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5706 'xor' 'xor_ln381_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5707 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_106 = and i1 %tmp_195, i1 %xor_ln381_105" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5707 'and' 'and_ln381_106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5708 [1/1] (0.28ns)   --->   "%xor_ln381_106 = xor i1 %tmp_192, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5708 'xor' 'xor_ln381_106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5709 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_107)   --->   "%select_ln381_84 = select i1 %and_ln381_106, i1 %tmp_192, i1 %xor_ln381_106" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5709 'select' 'select_ln381_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5710 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_109)   --->   "%select_ln381_85 = select i1 %and_ln381_106, i1 %xor_ln381_106, i1 %tmp_192" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5710 'select' 'select_ln381_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5711 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_109)   --->   "%xor_ln381_107 = xor i1 %tmp_195, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5711 'xor' 'xor_ln381_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5712 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_109)   --->   "%or_ln381_85 = or i1 %tmp_196, i1 %xor_ln381_107" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5712 'or' 'or_ln381_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5713 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_107)   --->   "%xor_ln381_108 = xor i1 %select_ln381_84, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5713 'xor' 'xor_ln381_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5714 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_107)   --->   "%or_ln381_86 = or i1 %tmp_196, i1 %xor_ln381_108" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5714 'or' 'or_ln381_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5715 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_107 = and i1 %or_ln381_86, i1 %xor_ln381_106" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5715 'and' 'and_ln381_107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5716 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_109)   --->   "%and_ln381_108 = and i1 %tmp_196, i1 %select_ln381_85" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5716 'and' 'and_ln381_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5717 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_109 = xor i1 %and_ln381_108, i1 %or_ln381_85" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5717 'xor' 'xor_ln381_109' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5718 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_87)   --->   "%and_ln381_109 = and i1 %xor_ln381_109, i1 %tmp_192" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5718 'and' 'and_ln381_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5719 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_87)   --->   "%or_ln381_87 = or i1 %and_ln381_107, i1 %and_ln381_109" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5719 'or' 'or_ln381_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5720 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_87)   --->   "%select_ln381_86 = select i1 %and_ln381_107, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5720 'select' 'select_ln381_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5721 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_87 = select i1 %or_ln381_87, i28 %select_ln381_86, i28 %ps_45" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5721 'select' 'select_ln381_87' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5722 [1/1] (0.00ns)   --->   "%shl_ln381_18 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_87, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5722 'bitconcatenate' 'shl_ln381_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5723 [1/1] (0.00ns)   --->   "%sext_ln381_61 = sext i36 %shl_ln381_18" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5723 'sext' 'sext_ln381_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5724 [1/1] (0.00ns)   --->   "%sext_ln381_62 = sext i32 %mul_ln381_22" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5724 'sext' 'sext_ln381_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5725 [1/1] (0.00ns)   --->   "%sext_ln381_459 = sext i32 %mul_ln381_22" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5725 'sext' 'sext_ln381_459' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5726 [1/1] (1.02ns)   --->   "%add_ln381_40 = add i37 %sext_ln381_61, i37 %sext_ln381_62" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5726 'add' 'add_ln381_40' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5727 [1/1] (1.02ns)   --->   "%add_ln381_78 = add i36 %shl_ln381_18, i36 %sext_ln381_459" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5727 'add' 'add_ln381_78' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5728 [1/1] (0.00ns)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_40, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5728 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5729 [1/1] (0.00ns) (grouped into LUT with out node ps_47)   --->   "%ps_46 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_78, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5729 'partselect' 'ps_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5730 [1/1] (0.00ns) (grouped into LUT with out node ps_47)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_78, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5730 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5731 [1/1] (0.00ns) (grouped into LUT with out node ps_47)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_22, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5731 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5732 [1/1] (0.00ns)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_78, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5732 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5733 [1/1] (0.00ns) (grouped into LUT with out node ps_47)   --->   "%or_ln381_88 = or i1 %tmp_198, i1 %icmp_ln381_22" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5733 'or' 'or_ln381_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5734 [1/1] (0.00ns) (grouped into LUT with out node ps_47)   --->   "%and_ln381_110 = and i1 %or_ln381_88, i1 %tmp_199" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5734 'and' 'and_ln381_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5735 [1/1] (0.00ns) (grouped into LUT with out node ps_47)   --->   "%zext_ln381_45 = zext i1 %and_ln381_110" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5735 'zext' 'zext_ln381_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5736 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_47 = add i28 %ps_46, i28 %zext_ln381_45" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5736 'add' 'ps_47' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5737 [1/1] (0.00ns)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_47, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5737 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5738 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_111)   --->   "%xor_ln381_110 = xor i1 %tmp_201, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5738 'xor' 'xor_ln381_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5739 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_111 = and i1 %tmp_200, i1 %xor_ln381_110" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5739 'and' 'and_ln381_111' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5740 [1/1] (0.28ns)   --->   "%xor_ln381_111 = xor i1 %tmp_197, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5740 'xor' 'xor_ln381_111' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5741 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_112)   --->   "%select_ln381_88 = select i1 %and_ln381_111, i1 %tmp_197, i1 %xor_ln381_111" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5741 'select' 'select_ln381_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5742 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_114)   --->   "%select_ln381_89 = select i1 %and_ln381_111, i1 %xor_ln381_111, i1 %tmp_197" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5742 'select' 'select_ln381_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5743 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_114)   --->   "%xor_ln381_112 = xor i1 %tmp_200, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5743 'xor' 'xor_ln381_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5744 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_114)   --->   "%or_ln381_89 = or i1 %tmp_201, i1 %xor_ln381_112" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5744 'or' 'or_ln381_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5745 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_112)   --->   "%xor_ln381_113 = xor i1 %select_ln381_88, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5745 'xor' 'xor_ln381_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5746 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_112)   --->   "%or_ln381_90 = or i1 %tmp_201, i1 %xor_ln381_113" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5746 'or' 'or_ln381_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5747 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_112 = and i1 %or_ln381_90, i1 %xor_ln381_111" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5747 'and' 'and_ln381_112' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5748 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_114)   --->   "%and_ln381_113 = and i1 %tmp_201, i1 %select_ln381_89" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5748 'and' 'and_ln381_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5749 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_114 = xor i1 %and_ln381_113, i1 %or_ln381_89" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5749 'xor' 'xor_ln381_114' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5750 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_91)   --->   "%and_ln381_114 = and i1 %xor_ln381_114, i1 %tmp_197" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5750 'and' 'and_ln381_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5751 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_91)   --->   "%or_ln381_91 = or i1 %and_ln381_112, i1 %and_ln381_114" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5751 'or' 'or_ln381_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5752 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_91)   --->   "%select_ln381_90 = select i1 %and_ln381_112, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5752 'select' 'select_ln381_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5753 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_91 = select i1 %or_ln381_91, i28 %select_ln381_90, i28 %ps_47" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5753 'select' 'select_ln381_91' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5754 [1/1] (0.00ns)   --->   "%shl_ln381_24 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_115, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5754 'bitconcatenate' 'shl_ln381_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5755 [1/1] (0.00ns)   --->   "%sext_ln381_80 = sext i36 %shl_ln381_24" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5755 'sext' 'sext_ln381_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5756 [1/1] (0.00ns)   --->   "%sext_ln381_81 = sext i32 %mul_ln381_29" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5756 'sext' 'sext_ln381_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5757 [1/1] (0.00ns)   --->   "%sext_ln381_465 = sext i32 %mul_ln381_29" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5757 'sext' 'sext_ln381_465' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5758 [1/1] (1.02ns)   --->   "%add_ln381_53 = add i37 %sext_ln381_80, i37 %sext_ln381_81" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5758 'add' 'add_ln381_53' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5759 [1/1] (1.02ns)   --->   "%add_ln381_103 = add i36 %shl_ln381_24, i36 %sext_ln381_465" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5759 'add' 'add_ln381_103' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5760 [1/1] (0.00ns)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_53, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5760 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5761 [1/1] (0.00ns) (grouped into LUT with out node ps_62)   --->   "%ps_61 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_103, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5761 'partselect' 'ps_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5762 [1/1] (0.00ns) (grouped into LUT with out node ps_62)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_103, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5762 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5763 [1/1] (0.00ns) (grouped into LUT with out node ps_62)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_29, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5763 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5764 [1/1] (0.00ns)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_103, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5764 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5765 [1/1] (0.00ns) (grouped into LUT with out node ps_62)   --->   "%or_ln381_116 = or i1 %tmp_235, i1 %icmp_ln381_29" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5765 'or' 'or_ln381_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5766 [1/1] (0.00ns) (grouped into LUT with out node ps_62)   --->   "%and_ln381_145 = and i1 %or_ln381_116, i1 %tmp_236" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5766 'and' 'and_ln381_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5767 [1/1] (0.00ns) (grouped into LUT with out node ps_62)   --->   "%zext_ln381_59 = zext i1 %and_ln381_145" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5767 'zext' 'zext_ln381_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5768 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_62 = add i28 %ps_61, i28 %zext_ln381_59" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5768 'add' 'ps_62' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5769 [1/1] (0.00ns)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_62, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5769 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5770 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_146)   --->   "%xor_ln381_145 = xor i1 %tmp_238, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5770 'xor' 'xor_ln381_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5771 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_146 = and i1 %tmp_237, i1 %xor_ln381_145" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5771 'and' 'and_ln381_146' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5772 [1/1] (0.28ns)   --->   "%xor_ln381_146 = xor i1 %tmp_234, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5772 'xor' 'xor_ln381_146' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5773 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_147)   --->   "%select_ln381_116 = select i1 %and_ln381_146, i1 %tmp_234, i1 %xor_ln381_146" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5773 'select' 'select_ln381_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5774 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_149)   --->   "%select_ln381_117 = select i1 %and_ln381_146, i1 %xor_ln381_146, i1 %tmp_234" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5774 'select' 'select_ln381_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5775 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_149)   --->   "%xor_ln381_147 = xor i1 %tmp_237, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5775 'xor' 'xor_ln381_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5776 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_149)   --->   "%or_ln381_117 = or i1 %tmp_238, i1 %xor_ln381_147" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5776 'or' 'or_ln381_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5777 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_147)   --->   "%xor_ln381_148 = xor i1 %select_ln381_116, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5777 'xor' 'xor_ln381_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5778 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_147)   --->   "%or_ln381_118 = or i1 %tmp_238, i1 %xor_ln381_148" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5778 'or' 'or_ln381_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5779 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_147 = and i1 %or_ln381_118, i1 %xor_ln381_146" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5779 'and' 'and_ln381_147' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_149)   --->   "%and_ln381_148 = and i1 %tmp_238, i1 %select_ln381_117" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5780 'and' 'and_ln381_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5781 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_149 = xor i1 %and_ln381_148, i1 %or_ln381_117" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5781 'xor' 'xor_ln381_149' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5782 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_119)   --->   "%and_ln381_149 = and i1 %xor_ln381_149, i1 %tmp_234" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5782 'and' 'and_ln381_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5783 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_119)   --->   "%or_ln381_119 = or i1 %and_ln381_147, i1 %and_ln381_149" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5783 'or' 'or_ln381_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5784 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_119)   --->   "%select_ln381_118 = select i1 %and_ln381_147, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5784 'select' 'select_ln381_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5785 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_119 = select i1 %or_ln381_119, i28 %select_ln381_118, i28 %ps_62" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5785 'select' 'select_ln381_119' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5786 [1/1] (0.00ns)   --->   "%shl_ln381_25 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_119, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5786 'bitconcatenate' 'shl_ln381_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5787 [1/1] (0.00ns)   --->   "%sext_ln381_83 = sext i36 %shl_ln381_25" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5787 'sext' 'sext_ln381_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5788 [1/1] (0.00ns)   --->   "%sext_ln381_84 = sext i32 %mul_ln381_30" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5788 'sext' 'sext_ln381_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5789 [1/1] (0.00ns)   --->   "%sext_ln381_466 = sext i32 %mul_ln381_30" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5789 'sext' 'sext_ln381_466' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5790 [1/1] (1.02ns)   --->   "%add_ln381_55 = add i37 %sext_ln381_83, i37 %sext_ln381_84" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5790 'add' 'add_ln381_55' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5791 [1/1] (1.02ns)   --->   "%add_ln381_106 = add i36 %shl_ln381_25, i36 %sext_ln381_466" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5791 'add' 'add_ln381_106' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5792 [1/1] (0.00ns)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_55, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5792 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5793 [1/1] (0.00ns) (grouped into LUT with out node ps_64)   --->   "%ps_63 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_106, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5793 'partselect' 'ps_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5794 [1/1] (0.00ns) (grouped into LUT with out node ps_64)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_106, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5794 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5795 [1/1] (0.00ns) (grouped into LUT with out node ps_64)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_30, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5795 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5796 [1/1] (0.00ns)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_106, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5796 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5797 [1/1] (0.00ns) (grouped into LUT with out node ps_64)   --->   "%or_ln381_120 = or i1 %tmp_240, i1 %icmp_ln381_30" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5797 'or' 'or_ln381_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5798 [1/1] (0.00ns) (grouped into LUT with out node ps_64)   --->   "%and_ln381_150 = and i1 %or_ln381_120, i1 %tmp_241" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5798 'and' 'and_ln381_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5799 [1/1] (0.00ns) (grouped into LUT with out node ps_64)   --->   "%zext_ln381_61 = zext i1 %and_ln381_150" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5799 'zext' 'zext_ln381_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5800 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_64 = add i28 %ps_63, i28 %zext_ln381_61" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5800 'add' 'ps_64' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5801 [1/1] (0.00ns)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_64, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5801 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5802 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_151)   --->   "%xor_ln381_150 = xor i1 %tmp_243, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5802 'xor' 'xor_ln381_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5803 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_151 = and i1 %tmp_242, i1 %xor_ln381_150" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5803 'and' 'and_ln381_151' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5804 [1/1] (0.28ns)   --->   "%xor_ln381_151 = xor i1 %tmp_239, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5804 'xor' 'xor_ln381_151' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5805 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_152)   --->   "%select_ln381_120 = select i1 %and_ln381_151, i1 %tmp_239, i1 %xor_ln381_151" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5805 'select' 'select_ln381_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_154)   --->   "%select_ln381_121 = select i1 %and_ln381_151, i1 %xor_ln381_151, i1 %tmp_239" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5806 'select' 'select_ln381_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5807 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_154)   --->   "%xor_ln381_152 = xor i1 %tmp_242, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5807 'xor' 'xor_ln381_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_154)   --->   "%or_ln381_121 = or i1 %tmp_243, i1 %xor_ln381_152" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5808 'or' 'or_ln381_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5809 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_152)   --->   "%xor_ln381_153 = xor i1 %select_ln381_120, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5809 'xor' 'xor_ln381_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5810 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_152)   --->   "%or_ln381_122 = or i1 %tmp_243, i1 %xor_ln381_153" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5810 'or' 'or_ln381_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5811 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_152 = and i1 %or_ln381_122, i1 %xor_ln381_151" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5811 'and' 'and_ln381_152' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_154)   --->   "%and_ln381_153 = and i1 %tmp_243, i1 %select_ln381_121" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5812 'and' 'and_ln381_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5813 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_154 = xor i1 %and_ln381_153, i1 %or_ln381_121" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5813 'xor' 'xor_ln381_154' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5814 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_123)   --->   "%and_ln381_154 = and i1 %xor_ln381_154, i1 %tmp_239" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5814 'and' 'and_ln381_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5815 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_123)   --->   "%or_ln381_123 = or i1 %and_ln381_152, i1 %and_ln381_154" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5815 'or' 'or_ln381_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5816 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_123)   --->   "%select_ln381_122 = select i1 %and_ln381_152, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5816 'select' 'select_ln381_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5817 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_123 = select i1 %or_ln381_123, i28 %select_ln381_122, i28 %ps_64" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5817 'select' 'select_ln381_123' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5818 [1/1] (0.00ns)   --->   "%shl_ln381_33 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_155, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5818 'bitconcatenate' 'shl_ln381_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5819 [1/1] (0.00ns)   --->   "%sext_ln381_108 = sext i36 %shl_ln381_33" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5819 'sext' 'sext_ln381_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5820 [1/1] (0.00ns)   --->   "%sext_ln381_109 = sext i32 %mul_ln381_39" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5820 'sext' 'sext_ln381_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5821 [1/1] (0.00ns)   --->   "%sext_ln381_474 = sext i32 %mul_ln381_39" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5821 'sext' 'sext_ln381_474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5822 [1/1] (1.02ns)   --->   "%add_ln381_72 = add i37 %sext_ln381_108, i37 %sext_ln381_109" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5822 'add' 'add_ln381_72' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5823 [1/1] (1.02ns)   --->   "%add_ln381_138 = add i36 %shl_ln381_33, i36 %sext_ln381_474" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5823 'add' 'add_ln381_138' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5824 [1/1] (0.00ns)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_72, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5824 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5825 [1/1] (0.00ns) (grouped into LUT with out node ps_83)   --->   "%ps_82 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_138, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5825 'partselect' 'ps_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5826 [1/1] (0.00ns) (grouped into LUT with out node ps_83)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_138, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5826 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5827 [1/1] (0.00ns) (grouped into LUT with out node ps_83)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_39, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5827 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5828 [1/1] (0.00ns)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_138, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5828 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5829 [1/1] (0.00ns) (grouped into LUT with out node ps_83)   --->   "%or_ln381_156 = or i1 %tmp_287, i1 %icmp_ln381_39" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5829 'or' 'or_ln381_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5830 [1/1] (0.00ns) (grouped into LUT with out node ps_83)   --->   "%and_ln381_195 = and i1 %or_ln381_156, i1 %tmp_288" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5830 'and' 'and_ln381_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5831 [1/1] (0.00ns) (grouped into LUT with out node ps_83)   --->   "%zext_ln381_79 = zext i1 %and_ln381_195" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5831 'zext' 'zext_ln381_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5832 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_83 = add i28 %ps_82, i28 %zext_ln381_79" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5832 'add' 'ps_83' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5833 [1/1] (0.00ns)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_83, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5833 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5834 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_196)   --->   "%xor_ln381_195 = xor i1 %tmp_290, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5834 'xor' 'xor_ln381_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5835 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_196 = and i1 %tmp_289, i1 %xor_ln381_195" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5835 'and' 'and_ln381_196' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5836 [1/1] (0.28ns)   --->   "%xor_ln381_196 = xor i1 %tmp_286, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5836 'xor' 'xor_ln381_196' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5837 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_197)   --->   "%select_ln381_156 = select i1 %and_ln381_196, i1 %tmp_286, i1 %xor_ln381_196" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5837 'select' 'select_ln381_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5838 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_199)   --->   "%select_ln381_157 = select i1 %and_ln381_196, i1 %xor_ln381_196, i1 %tmp_286" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5838 'select' 'select_ln381_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_199)   --->   "%xor_ln381_197 = xor i1 %tmp_289, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5839 'xor' 'xor_ln381_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_199)   --->   "%or_ln381_157 = or i1 %tmp_290, i1 %xor_ln381_197" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5840 'or' 'or_ln381_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5841 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_197)   --->   "%xor_ln381_198 = xor i1 %select_ln381_156, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5841 'xor' 'xor_ln381_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5842 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_197)   --->   "%or_ln381_158 = or i1 %tmp_290, i1 %xor_ln381_198" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5842 'or' 'or_ln381_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5843 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_197 = and i1 %or_ln381_158, i1 %xor_ln381_196" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5843 'and' 'and_ln381_197' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5844 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_199)   --->   "%and_ln381_198 = and i1 %tmp_290, i1 %select_ln381_157" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5844 'and' 'and_ln381_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5845 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_199 = xor i1 %and_ln381_198, i1 %or_ln381_157" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5845 'xor' 'xor_ln381_199' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5846 [1/1] (0.00ns) (grouped into LUT with out node ps_84)   --->   "%and_ln381_199 = and i1 %xor_ln381_199, i1 %tmp_286" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5846 'and' 'and_ln381_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5847 [1/1] (0.00ns) (grouped into LUT with out node ps_84)   --->   "%select_ln381_158 = select i1 %and_ln381_197, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5847 'select' 'select_ln381_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5848 [1/1] (0.00ns) (grouped into LUT with out node ps_84)   --->   "%or_ln381_159 = or i1 %and_ln381_197, i1 %and_ln381_199" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5848 'or' 'or_ln381_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5849 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_84 = select i1 %or_ln381_159, i28 %select_ln381_158, i28 %ps_83" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5849 'select' 'ps_84' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5850 [1/1] (0.00ns)   --->   "%shl_ln381_40 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_187, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5850 'bitconcatenate' 'shl_ln381_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5851 [1/1] (0.00ns)   --->   "%sext_ln381_130 = sext i36 %shl_ln381_40" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5851 'sext' 'sext_ln381_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5852 [1/1] (0.00ns)   --->   "%sext_ln381_131 = sext i32 %mul_ln381_47" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5852 'sext' 'sext_ln381_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5853 [1/1] (0.00ns)   --->   "%sext_ln381_481 = sext i32 %mul_ln381_47" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5853 'sext' 'sext_ln381_481' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5854 [1/1] (1.02ns)   --->   "%add_ln381_87 = add i37 %sext_ln381_130, i37 %sext_ln381_131" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5854 'add' 'add_ln381_87' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5855 [1/1] (1.02ns)   --->   "%add_ln381_166 = add i36 %shl_ln381_40, i36 %sext_ln381_481" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5855 'add' 'add_ln381_166' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5856 [1/1] (0.00ns)   --->   "%tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_87, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5856 'bitselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5857 [1/1] (0.00ns) (grouped into LUT with out node ps_100)   --->   "%ps_99 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_166, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5857 'partselect' 'ps_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5858 [1/1] (0.00ns) (grouped into LUT with out node ps_100)   --->   "%tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_166, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5858 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5859 [1/1] (0.00ns) (grouped into LUT with out node ps_100)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_47, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5859 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5860 [1/1] (0.00ns)   --->   "%tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_166, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5860 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5861 [1/1] (0.00ns) (grouped into LUT with out node ps_100)   --->   "%or_ln381_188 = or i1 %tmp_329, i1 %icmp_ln381_47" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5861 'or' 'or_ln381_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5862 [1/1] (0.00ns) (grouped into LUT with out node ps_100)   --->   "%and_ln381_235 = and i1 %or_ln381_188, i1 %tmp_330" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5862 'and' 'and_ln381_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5863 [1/1] (0.00ns) (grouped into LUT with out node ps_100)   --->   "%zext_ln381_95 = zext i1 %and_ln381_235" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5863 'zext' 'zext_ln381_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5864 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_100 = add i28 %ps_99, i28 %zext_ln381_95" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5864 'add' 'ps_100' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5865 [1/1] (0.00ns)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_100, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5865 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5866 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_236)   --->   "%xor_ln381_235 = xor i1 %tmp_332, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5866 'xor' 'xor_ln381_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5867 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_236 = and i1 %tmp_331, i1 %xor_ln381_235" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5867 'and' 'and_ln381_236' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5868 [1/1] (0.28ns)   --->   "%xor_ln381_236 = xor i1 %tmp_328, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5868 'xor' 'xor_ln381_236' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5869 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_237)   --->   "%select_ln381_188 = select i1 %and_ln381_236, i1 %tmp_328, i1 %xor_ln381_236" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5869 'select' 'select_ln381_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5870 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_239)   --->   "%select_ln381_189 = select i1 %and_ln381_236, i1 %xor_ln381_236, i1 %tmp_328" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5870 'select' 'select_ln381_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5871 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_239)   --->   "%xor_ln381_237 = xor i1 %tmp_331, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5871 'xor' 'xor_ln381_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5872 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_239)   --->   "%or_ln381_189 = or i1 %tmp_332, i1 %xor_ln381_237" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5872 'or' 'or_ln381_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5873 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_237)   --->   "%xor_ln381_238 = xor i1 %select_ln381_188, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5873 'xor' 'xor_ln381_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5874 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_237)   --->   "%or_ln381_190 = or i1 %tmp_332, i1 %xor_ln381_238" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5874 'or' 'or_ln381_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5875 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_237 = and i1 %or_ln381_190, i1 %xor_ln381_236" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5875 'and' 'and_ln381_237' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_239)   --->   "%and_ln381_238 = and i1 %tmp_332, i1 %select_ln381_189" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5876 'and' 'and_ln381_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5877 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_239 = xor i1 %and_ln381_238, i1 %or_ln381_189" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5877 'xor' 'xor_ln381_239' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5878 [1/1] (0.00ns) (grouped into LUT with out node ps_101)   --->   "%and_ln381_239 = and i1 %xor_ln381_239, i1 %tmp_328" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5878 'and' 'and_ln381_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5879 [1/1] (0.00ns) (grouped into LUT with out node ps_101)   --->   "%select_ln381_190 = select i1 %and_ln381_237, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5879 'select' 'select_ln381_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5880 [1/1] (0.00ns) (grouped into LUT with out node ps_101)   --->   "%or_ln381_191 = or i1 %and_ln381_237, i1 %and_ln381_239" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5880 'or' 'or_ln381_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5881 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_101 = select i1 %or_ln381_191, i28 %select_ln381_190, i28 %ps_100" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5881 'select' 'ps_101' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5882 [1/1] (0.00ns)   --->   "%shl_ln381_45 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_211, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5882 'bitconcatenate' 'shl_ln381_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5883 [1/1] (0.00ns)   --->   "%sext_ln381_146 = sext i36 %shl_ln381_45" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5883 'sext' 'sext_ln381_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5884 [1/1] (0.00ns)   --->   "%sext_ln381_147 = sext i32 %mul_ln381_53" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5884 'sext' 'sext_ln381_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5885 [1/1] (0.00ns)   --->   "%sext_ln381_486 = sext i32 %mul_ln381_53" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5885 'sext' 'sext_ln381_486' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5886 [1/1] (1.02ns)   --->   "%add_ln381_98 = add i37 %sext_ln381_146, i37 %sext_ln381_147" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5886 'add' 'add_ln381_98' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5887 [1/1] (1.02ns)   --->   "%add_ln381_187 = add i36 %shl_ln381_45, i36 %sext_ln381_486" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5887 'add' 'add_ln381_187' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5888 [1/1] (0.00ns)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_98, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5888 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5889 [1/1] (0.00ns) (grouped into LUT with out node ps_113)   --->   "%ps_112 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_187, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5889 'partselect' 'ps_112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5890 [1/1] (0.00ns) (grouped into LUT with out node ps_113)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_187, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5890 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5891 [1/1] (0.00ns) (grouped into LUT with out node ps_113)   --->   "%tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_53, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5891 'bitselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5892 [1/1] (0.00ns)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_187, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5892 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5893 [1/1] (0.00ns) (grouped into LUT with out node ps_113)   --->   "%or_ln381_212 = or i1 %tmp_361, i1 %icmp_ln381_53" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5893 'or' 'or_ln381_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5894 [1/1] (0.00ns) (grouped into LUT with out node ps_113)   --->   "%and_ln381_265 = and i1 %or_ln381_212, i1 %tmp_362" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5894 'and' 'and_ln381_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5895 [1/1] (0.00ns) (grouped into LUT with out node ps_113)   --->   "%zext_ln381_107 = zext i1 %and_ln381_265" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5895 'zext' 'zext_ln381_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5896 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_113 = add i28 %ps_112, i28 %zext_ln381_107" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5896 'add' 'ps_113' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5897 [1/1] (0.00ns)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_113, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5897 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5898 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_266)   --->   "%xor_ln381_265 = xor i1 %tmp_364, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5898 'xor' 'xor_ln381_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5899 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_266 = and i1 %tmp_363, i1 %xor_ln381_265" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5899 'and' 'and_ln381_266' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5900 [1/1] (0.28ns)   --->   "%xor_ln381_266 = xor i1 %tmp_360, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5900 'xor' 'xor_ln381_266' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5901 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_267)   --->   "%select_ln381_212 = select i1 %and_ln381_266, i1 %tmp_360, i1 %xor_ln381_266" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5901 'select' 'select_ln381_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5902 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_269)   --->   "%select_ln381_213 = select i1 %and_ln381_266, i1 %xor_ln381_266, i1 %tmp_360" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5902 'select' 'select_ln381_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5903 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_269)   --->   "%xor_ln381_267 = xor i1 %tmp_363, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5903 'xor' 'xor_ln381_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_269)   --->   "%or_ln381_213 = or i1 %tmp_364, i1 %xor_ln381_267" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5904 'or' 'or_ln381_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5905 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_267)   --->   "%xor_ln381_268 = xor i1 %select_ln381_212, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5905 'xor' 'xor_ln381_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5906 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_267)   --->   "%or_ln381_214 = or i1 %tmp_364, i1 %xor_ln381_268" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5906 'or' 'or_ln381_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5907 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_267 = and i1 %or_ln381_214, i1 %xor_ln381_266" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5907 'and' 'and_ln381_267' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_269)   --->   "%and_ln381_268 = and i1 %tmp_364, i1 %select_ln381_213" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5908 'and' 'and_ln381_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5909 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_269 = xor i1 %and_ln381_268, i1 %or_ln381_213" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5909 'xor' 'xor_ln381_269' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5910 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_215)   --->   "%and_ln381_269 = and i1 %xor_ln381_269, i1 %tmp_360" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5910 'and' 'and_ln381_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5911 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_215)   --->   "%or_ln381_215 = or i1 %and_ln381_267, i1 %and_ln381_269" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5911 'or' 'or_ln381_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5912 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_215)   --->   "%select_ln381_214 = select i1 %and_ln381_267, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5912 'select' 'select_ln381_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5913 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_215 = select i1 %or_ln381_215, i28 %select_ln381_214, i28 %ps_113" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5913 'select' 'select_ln381_215' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5914 [1/1] (0.00ns)   --->   "%shl_ln381_46 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_215, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5914 'bitconcatenate' 'shl_ln381_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5915 [1/1] (0.00ns)   --->   "%sext_ln381_149 = sext i36 %shl_ln381_46" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5915 'sext' 'sext_ln381_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5916 [1/1] (0.00ns)   --->   "%sext_ln381_150 = sext i32 %mul_ln381_54" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5916 'sext' 'sext_ln381_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5917 [1/1] (0.00ns)   --->   "%sext_ln381_487 = sext i32 %mul_ln381_54" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5917 'sext' 'sext_ln381_487' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5918 [1/1] (1.02ns)   --->   "%add_ln381_100 = add i37 %sext_ln381_149, i37 %sext_ln381_150" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5918 'add' 'add_ln381_100' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5919 [1/1] (1.02ns)   --->   "%add_ln381_191 = add i36 %shl_ln381_46, i36 %sext_ln381_487" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5919 'add' 'add_ln381_191' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5920 [1/1] (0.00ns)   --->   "%tmp_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_100, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5920 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5921 [1/1] (0.00ns) (grouped into LUT with out node ps_115)   --->   "%ps_114 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_191, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5921 'partselect' 'ps_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5922 [1/1] (0.00ns) (grouped into LUT with out node ps_115)   --->   "%tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_191, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5922 'bitselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5923 [1/1] (0.00ns) (grouped into LUT with out node ps_115)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_54, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5923 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5924 [1/1] (0.00ns)   --->   "%tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_191, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5924 'bitselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5925 [1/1] (0.00ns) (grouped into LUT with out node ps_115)   --->   "%or_ln381_216 = or i1 %tmp_366, i1 %icmp_ln381_54" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5925 'or' 'or_ln381_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5926 [1/1] (0.00ns) (grouped into LUT with out node ps_115)   --->   "%and_ln381_270 = and i1 %or_ln381_216, i1 %tmp_367" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5926 'and' 'and_ln381_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5927 [1/1] (0.00ns) (grouped into LUT with out node ps_115)   --->   "%zext_ln381_109 = zext i1 %and_ln381_270" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5927 'zext' 'zext_ln381_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5928 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_115 = add i28 %ps_114, i28 %zext_ln381_109" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5928 'add' 'ps_115' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5929 [1/1] (0.00ns)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_115, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5929 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5930 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_271)   --->   "%xor_ln381_270 = xor i1 %tmp_369, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5930 'xor' 'xor_ln381_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5931 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_271 = and i1 %tmp_368, i1 %xor_ln381_270" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5931 'and' 'and_ln381_271' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5932 [1/1] (0.28ns)   --->   "%xor_ln381_271 = xor i1 %tmp_365, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5932 'xor' 'xor_ln381_271' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5933 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_272)   --->   "%select_ln381_216 = select i1 %and_ln381_271, i1 %tmp_365, i1 %xor_ln381_271" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5933 'select' 'select_ln381_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_274)   --->   "%select_ln381_217 = select i1 %and_ln381_271, i1 %xor_ln381_271, i1 %tmp_365" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5934 'select' 'select_ln381_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_274)   --->   "%xor_ln381_272 = xor i1 %tmp_368, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5935 'xor' 'xor_ln381_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5936 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_274)   --->   "%or_ln381_217 = or i1 %tmp_369, i1 %xor_ln381_272" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5936 'or' 'or_ln381_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5937 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_272)   --->   "%xor_ln381_273 = xor i1 %select_ln381_216, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5937 'xor' 'xor_ln381_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5938 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_272)   --->   "%or_ln381_218 = or i1 %tmp_369, i1 %xor_ln381_273" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5938 'or' 'or_ln381_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5939 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_272 = and i1 %or_ln381_218, i1 %xor_ln381_271" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5939 'and' 'and_ln381_272' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_274)   --->   "%and_ln381_273 = and i1 %tmp_369, i1 %select_ln381_217" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5940 'and' 'and_ln381_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5941 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_274 = xor i1 %and_ln381_273, i1 %or_ln381_217" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5941 'xor' 'xor_ln381_274' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5942 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_219)   --->   "%and_ln381_274 = and i1 %xor_ln381_274, i1 %tmp_365" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5942 'and' 'and_ln381_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5943 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_219)   --->   "%or_ln381_219 = or i1 %and_ln381_272, i1 %and_ln381_274" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5943 'or' 'or_ln381_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5944 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_219)   --->   "%select_ln381_218 = select i1 %and_ln381_272, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5944 'select' 'select_ln381_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5945 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_219 = select i1 %or_ln381_219, i28 %select_ln381_218, i28 %ps_115" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5945 'select' 'select_ln381_219' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5946 [1/1] (0.00ns)   --->   "%shl_ln381_52 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_243, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5946 'bitconcatenate' 'shl_ln381_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5947 [1/1] (0.00ns)   --->   "%sext_ln381_168 = sext i36 %shl_ln381_52" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5947 'sext' 'sext_ln381_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5948 [1/1] (0.00ns)   --->   "%sext_ln381_169 = sext i32 %mul_ln381_61" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5948 'sext' 'sext_ln381_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5949 [1/1] (0.00ns)   --->   "%sext_ln381_493 = sext i32 %mul_ln381_61" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5949 'sext' 'sext_ln381_493' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5950 [1/1] (1.02ns)   --->   "%add_ln381_113 = add i37 %sext_ln381_168, i37 %sext_ln381_169" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5950 'add' 'add_ln381_113' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5951 [1/1] (1.02ns)   --->   "%add_ln381_215 = add i36 %shl_ln381_52, i36 %sext_ln381_493" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5951 'add' 'add_ln381_215' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5952 [1/1] (0.00ns)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_113, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5952 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5953 [1/1] (0.00ns) (grouped into LUT with out node ps_130)   --->   "%ps_129 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_215, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5953 'partselect' 'ps_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5954 [1/1] (0.00ns) (grouped into LUT with out node ps_130)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_215, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5954 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5955 [1/1] (0.00ns) (grouped into LUT with out node ps_130)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_61, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5955 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5956 [1/1] (0.00ns)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_215, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5956 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5957 [1/1] (0.00ns) (grouped into LUT with out node ps_130)   --->   "%or_ln381_244 = or i1 %tmp_403, i1 %icmp_ln381_61" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5957 'or' 'or_ln381_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5958 [1/1] (0.00ns) (grouped into LUT with out node ps_130)   --->   "%and_ln381_305 = and i1 %or_ln381_244, i1 %tmp_404" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5958 'and' 'and_ln381_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5959 [1/1] (0.00ns) (grouped into LUT with out node ps_130)   --->   "%zext_ln381_123 = zext i1 %and_ln381_305" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5959 'zext' 'zext_ln381_123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5960 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_130 = add i28 %ps_129, i28 %zext_ln381_123" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5960 'add' 'ps_130' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5961 [1/1] (0.00ns)   --->   "%tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_130, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5961 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5962 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_306)   --->   "%xor_ln381_305 = xor i1 %tmp_406, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5962 'xor' 'xor_ln381_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5963 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_306 = and i1 %tmp_405, i1 %xor_ln381_305" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5963 'and' 'and_ln381_306' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5964 [1/1] (0.28ns)   --->   "%xor_ln381_306 = xor i1 %tmp_402, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5964 'xor' 'xor_ln381_306' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5965 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_307)   --->   "%select_ln381_244 = select i1 %and_ln381_306, i1 %tmp_402, i1 %xor_ln381_306" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5965 'select' 'select_ln381_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5966 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_309)   --->   "%select_ln381_245 = select i1 %and_ln381_306, i1 %xor_ln381_306, i1 %tmp_402" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5966 'select' 'select_ln381_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5967 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_309)   --->   "%xor_ln381_307 = xor i1 %tmp_405, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5967 'xor' 'xor_ln381_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_309)   --->   "%or_ln381_245 = or i1 %tmp_406, i1 %xor_ln381_307" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5968 'or' 'or_ln381_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5969 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_307)   --->   "%xor_ln381_308 = xor i1 %select_ln381_244, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5969 'xor' 'xor_ln381_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5970 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_307)   --->   "%or_ln381_246 = or i1 %tmp_406, i1 %xor_ln381_308" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5970 'or' 'or_ln381_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5971 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_307 = and i1 %or_ln381_246, i1 %xor_ln381_306" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5971 'and' 'and_ln381_307' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5972 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_309)   --->   "%and_ln381_308 = and i1 %tmp_406, i1 %select_ln381_245" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5972 'and' 'and_ln381_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5973 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_309 = xor i1 %and_ln381_308, i1 %or_ln381_245" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5973 'xor' 'xor_ln381_309' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5974 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_247)   --->   "%and_ln381_309 = and i1 %xor_ln381_309, i1 %tmp_402" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5974 'and' 'and_ln381_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5975 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_247)   --->   "%or_ln381_247 = or i1 %and_ln381_307, i1 %and_ln381_309" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5975 'or' 'or_ln381_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5976 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_247)   --->   "%select_ln381_246 = select i1 %and_ln381_307, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5976 'select' 'select_ln381_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5977 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_247 = select i1 %or_ln381_247, i28 %select_ln381_246, i28 %ps_130" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5977 'select' 'select_ln381_247' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5978 [1/1] (0.00ns)   --->   "%shl_ln381_53 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_247, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5978 'bitconcatenate' 'shl_ln381_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5979 [1/1] (0.00ns)   --->   "%sext_ln381_171 = sext i36 %shl_ln381_53" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5979 'sext' 'sext_ln381_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5980 [1/1] (0.00ns)   --->   "%sext_ln381_172 = sext i32 %mul_ln381_62" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5980 'sext' 'sext_ln381_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5981 [1/1] (0.00ns)   --->   "%sext_ln381_494 = sext i32 %mul_ln381_62" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5981 'sext' 'sext_ln381_494' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5982 [1/1] (1.02ns)   --->   "%add_ln381_115 = add i37 %sext_ln381_171, i37 %sext_ln381_172" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5982 'add' 'add_ln381_115' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5983 [1/1] (1.02ns)   --->   "%add_ln381_219 = add i36 %shl_ln381_53, i36 %sext_ln381_494" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5983 'add' 'add_ln381_219' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5984 [1/1] (0.00ns)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_115, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5984 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5985 [1/1] (0.00ns) (grouped into LUT with out node ps_132)   --->   "%ps_131 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_219, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5985 'partselect' 'ps_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5986 [1/1] (0.00ns) (grouped into LUT with out node ps_132)   --->   "%tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_219, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5986 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5987 [1/1] (0.00ns) (grouped into LUT with out node ps_132)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_62, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5987 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5988 [1/1] (0.00ns)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_219, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5988 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5989 [1/1] (0.00ns) (grouped into LUT with out node ps_132)   --->   "%or_ln381_248 = or i1 %tmp_408, i1 %icmp_ln381_62" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5989 'or' 'or_ln381_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5990 [1/1] (0.00ns) (grouped into LUT with out node ps_132)   --->   "%and_ln381_310 = and i1 %or_ln381_248, i1 %tmp_409" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5990 'and' 'and_ln381_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5991 [1/1] (0.00ns) (grouped into LUT with out node ps_132)   --->   "%zext_ln381_125 = zext i1 %and_ln381_310" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5991 'zext' 'zext_ln381_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5992 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_132 = add i28 %ps_131, i28 %zext_ln381_125" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5992 'add' 'ps_132' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5993 [1/1] (0.00ns)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_132, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5993 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 5994 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_311)   --->   "%xor_ln381_310 = xor i1 %tmp_411, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5994 'xor' 'xor_ln381_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5995 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_311 = and i1 %tmp_410, i1 %xor_ln381_310" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5995 'and' 'and_ln381_311' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5996 [1/1] (0.28ns)   --->   "%xor_ln381_311 = xor i1 %tmp_407, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5996 'xor' 'xor_ln381_311' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 5997 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_312)   --->   "%select_ln381_248 = select i1 %and_ln381_311, i1 %tmp_407, i1 %xor_ln381_311" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5997 'select' 'select_ln381_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5998 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_314)   --->   "%select_ln381_249 = select i1 %and_ln381_311, i1 %xor_ln381_311, i1 %tmp_407" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5998 'select' 'select_ln381_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 5999 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_314)   --->   "%xor_ln381_312 = xor i1 %tmp_410, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 5999 'xor' 'xor_ln381_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6000 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_314)   --->   "%or_ln381_249 = or i1 %tmp_411, i1 %xor_ln381_312" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6000 'or' 'or_ln381_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6001 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_312)   --->   "%xor_ln381_313 = xor i1 %select_ln381_248, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6001 'xor' 'xor_ln381_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6002 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_312)   --->   "%or_ln381_250 = or i1 %tmp_411, i1 %xor_ln381_313" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6002 'or' 'or_ln381_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6003 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_312 = and i1 %or_ln381_250, i1 %xor_ln381_311" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6003 'and' 'and_ln381_312' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6004 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_314)   --->   "%and_ln381_313 = and i1 %tmp_411, i1 %select_ln381_249" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6004 'and' 'and_ln381_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6005 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_314 = xor i1 %and_ln381_313, i1 %or_ln381_249" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6005 'xor' 'xor_ln381_314' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6006 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_251)   --->   "%and_ln381_314 = and i1 %xor_ln381_314, i1 %tmp_407" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6006 'and' 'and_ln381_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6007 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_251)   --->   "%or_ln381_251 = or i1 %and_ln381_312, i1 %and_ln381_314" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6007 'or' 'or_ln381_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6008 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_251)   --->   "%select_ln381_250 = select i1 %and_ln381_312, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6008 'select' 'select_ln381_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6009 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_251 = select i1 %or_ln381_251, i28 %select_ln381_250, i28 %ps_132" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6009 'select' 'select_ln381_251' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6010 [1/1] (0.00ns)   --->   "%shl_ln381_61 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_283, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6010 'bitconcatenate' 'shl_ln381_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6011 [1/1] (0.00ns)   --->   "%sext_ln381_196 = sext i36 %shl_ln381_61" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6011 'sext' 'sext_ln381_196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6012 [1/1] (0.00ns)   --->   "%sext_ln381_197 = sext i32 %mul_ln381_71" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6012 'sext' 'sext_ln381_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6013 [1/1] (0.00ns)   --->   "%sext_ln381_502 = sext i32 %mul_ln381_71" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6013 'sext' 'sext_ln381_502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6014 [1/1] (1.02ns)   --->   "%add_ln381_132 = add i37 %sext_ln381_196, i37 %sext_ln381_197" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6014 'add' 'add_ln381_132' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6015 [1/1] (1.02ns)   --->   "%add_ln381_251 = add i36 %shl_ln381_61, i36 %sext_ln381_502" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6015 'add' 'add_ln381_251' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6016 [1/1] (0.00ns)   --->   "%tmp_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_132, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6016 'bitselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6017 [1/1] (0.00ns) (grouped into LUT with out node ps_151)   --->   "%ps_150 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_251, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6017 'partselect' 'ps_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6018 [1/1] (0.00ns) (grouped into LUT with out node ps_151)   --->   "%tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_251, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6018 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6019 [1/1] (0.00ns) (grouped into LUT with out node ps_151)   --->   "%tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_71, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6019 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6020 [1/1] (0.00ns)   --->   "%tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_251, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6020 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6021 [1/1] (0.00ns) (grouped into LUT with out node ps_151)   --->   "%or_ln381_284 = or i1 %tmp_455, i1 %icmp_ln381_71" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6021 'or' 'or_ln381_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6022 [1/1] (0.00ns) (grouped into LUT with out node ps_151)   --->   "%and_ln381_355 = and i1 %or_ln381_284, i1 %tmp_456" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6022 'and' 'and_ln381_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6023 [1/1] (0.00ns) (grouped into LUT with out node ps_151)   --->   "%zext_ln381_143 = zext i1 %and_ln381_355" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6023 'zext' 'zext_ln381_143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6024 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_151 = add i28 %ps_150, i28 %zext_ln381_143" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6024 'add' 'ps_151' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6025 [1/1] (0.00ns)   --->   "%tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_151, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6025 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6026 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_356)   --->   "%xor_ln381_355 = xor i1 %tmp_458, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6026 'xor' 'xor_ln381_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6027 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_356 = and i1 %tmp_457, i1 %xor_ln381_355" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6027 'and' 'and_ln381_356' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6028 [1/1] (0.28ns)   --->   "%xor_ln381_356 = xor i1 %tmp_454, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6028 'xor' 'xor_ln381_356' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6029 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_357)   --->   "%select_ln381_284 = select i1 %and_ln381_356, i1 %tmp_454, i1 %xor_ln381_356" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6029 'select' 'select_ln381_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_359)   --->   "%select_ln381_285 = select i1 %and_ln381_356, i1 %xor_ln381_356, i1 %tmp_454" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6030 'select' 'select_ln381_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_359)   --->   "%xor_ln381_357 = xor i1 %tmp_457, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6031 'xor' 'xor_ln381_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_359)   --->   "%or_ln381_285 = or i1 %tmp_458, i1 %xor_ln381_357" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6032 'or' 'or_ln381_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6033 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_357)   --->   "%xor_ln381_358 = xor i1 %select_ln381_284, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6033 'xor' 'xor_ln381_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6034 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_357)   --->   "%or_ln381_286 = or i1 %tmp_458, i1 %xor_ln381_358" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6034 'or' 'or_ln381_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6035 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_357 = and i1 %or_ln381_286, i1 %xor_ln381_356" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6035 'and' 'and_ln381_357' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6036 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_359)   --->   "%and_ln381_358 = and i1 %tmp_458, i1 %select_ln381_285" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6036 'and' 'and_ln381_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6037 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_359 = xor i1 %and_ln381_358, i1 %or_ln381_285" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6037 'xor' 'xor_ln381_359' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6038 [1/1] (0.00ns) (grouped into LUT with out node ps_152)   --->   "%and_ln381_359 = and i1 %xor_ln381_359, i1 %tmp_454" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6038 'and' 'and_ln381_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6039 [1/1] (0.00ns) (grouped into LUT with out node ps_152)   --->   "%select_ln381_286 = select i1 %and_ln381_357, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6039 'select' 'select_ln381_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6040 [1/1] (0.00ns) (grouped into LUT with out node ps_152)   --->   "%or_ln381_287 = or i1 %and_ln381_357, i1 %and_ln381_359" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6040 'or' 'or_ln381_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6041 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_152 = select i1 %or_ln381_287, i28 %select_ln381_286, i28 %ps_151" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6041 'select' 'ps_152' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6042 [1/1] (0.00ns)   --->   "%shl_ln381_68 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_315, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6042 'bitconcatenate' 'shl_ln381_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6043 [1/1] (0.00ns)   --->   "%sext_ln381_218 = sext i36 %shl_ln381_68" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6043 'sext' 'sext_ln381_218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6044 [1/1] (0.00ns)   --->   "%sext_ln381_219 = sext i32 %mul_ln381_79" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6044 'sext' 'sext_ln381_219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6045 [1/1] (0.00ns)   --->   "%sext_ln381_509 = sext i32 %mul_ln381_79" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6045 'sext' 'sext_ln381_509' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6046 [1/1] (1.02ns)   --->   "%add_ln381_147 = add i37 %sext_ln381_218, i37 %sext_ln381_219" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6046 'add' 'add_ln381_147' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6047 [1/1] (1.02ns)   --->   "%add_ln381_279 = add i36 %shl_ln381_68, i36 %sext_ln381_509" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6047 'add' 'add_ln381_279' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6048 [1/1] (0.00ns)   --->   "%tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_147, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6048 'bitselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6049 [1/1] (0.00ns) (grouped into LUT with out node ps_168)   --->   "%ps_167 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_279, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6049 'partselect' 'ps_167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6050 [1/1] (0.00ns) (grouped into LUT with out node ps_168)   --->   "%tmp_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_279, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6050 'bitselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6051 [1/1] (0.00ns) (grouped into LUT with out node ps_168)   --->   "%tmp_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_79, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6051 'bitselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6052 [1/1] (0.00ns)   --->   "%tmp_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_279, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6052 'bitselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6053 [1/1] (0.00ns) (grouped into LUT with out node ps_168)   --->   "%or_ln381_316 = or i1 %tmp_497, i1 %icmp_ln381_79" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6053 'or' 'or_ln381_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6054 [1/1] (0.00ns) (grouped into LUT with out node ps_168)   --->   "%and_ln381_395 = and i1 %or_ln381_316, i1 %tmp_498" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6054 'and' 'and_ln381_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6055 [1/1] (0.00ns) (grouped into LUT with out node ps_168)   --->   "%zext_ln381_159 = zext i1 %and_ln381_395" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6055 'zext' 'zext_ln381_159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6056 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_168 = add i28 %ps_167, i28 %zext_ln381_159" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6056 'add' 'ps_168' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6057 [1/1] (0.00ns)   --->   "%tmp_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_168, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6057 'bitselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6058 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_396)   --->   "%xor_ln381_395 = xor i1 %tmp_500, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6058 'xor' 'xor_ln381_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6059 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_396 = and i1 %tmp_499, i1 %xor_ln381_395" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6059 'and' 'and_ln381_396' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6060 [1/1] (0.28ns)   --->   "%xor_ln381_396 = xor i1 %tmp_496, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6060 'xor' 'xor_ln381_396' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6061 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_397)   --->   "%select_ln381_316 = select i1 %and_ln381_396, i1 %tmp_496, i1 %xor_ln381_396" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6061 'select' 'select_ln381_316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6062 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_399)   --->   "%select_ln381_317 = select i1 %and_ln381_396, i1 %xor_ln381_396, i1 %tmp_496" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6062 'select' 'select_ln381_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6063 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_399)   --->   "%xor_ln381_397 = xor i1 %tmp_499, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6063 'xor' 'xor_ln381_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6064 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_399)   --->   "%or_ln381_317 = or i1 %tmp_500, i1 %xor_ln381_397" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6064 'or' 'or_ln381_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6065 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_397)   --->   "%xor_ln381_398 = xor i1 %select_ln381_316, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6065 'xor' 'xor_ln381_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6066 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_397)   --->   "%or_ln381_318 = or i1 %tmp_500, i1 %xor_ln381_398" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6066 'or' 'or_ln381_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6067 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_397 = and i1 %or_ln381_318, i1 %xor_ln381_396" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6067 'and' 'and_ln381_397' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_399)   --->   "%and_ln381_398 = and i1 %tmp_500, i1 %select_ln381_317" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6068 'and' 'and_ln381_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6069 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_399 = xor i1 %and_ln381_398, i1 %or_ln381_317" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6069 'xor' 'xor_ln381_399' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6070 [1/1] (0.00ns) (grouped into LUT with out node ps_169)   --->   "%and_ln381_399 = and i1 %xor_ln381_399, i1 %tmp_496" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6070 'and' 'and_ln381_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6071 [1/1] (0.00ns) (grouped into LUT with out node ps_169)   --->   "%select_ln381_318 = select i1 %and_ln381_397, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6071 'select' 'select_ln381_318' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6072 [1/1] (0.00ns) (grouped into LUT with out node ps_169)   --->   "%or_ln381_319 = or i1 %and_ln381_397, i1 %and_ln381_399" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6072 'or' 'or_ln381_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6073 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_169 = select i1 %or_ln381_319, i28 %select_ln381_318, i28 %ps_168" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6073 'select' 'ps_169' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6074 [1/1] (0.00ns)   --->   "%shl_ln381_73 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_339, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6074 'bitconcatenate' 'shl_ln381_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6075 [1/1] (0.00ns)   --->   "%sext_ln381_234 = sext i36 %shl_ln381_73" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6075 'sext' 'sext_ln381_234' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6076 [1/1] (0.00ns)   --->   "%sext_ln381_235 = sext i32 %mul_ln381_85" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6076 'sext' 'sext_ln381_235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6077 [1/1] (0.00ns)   --->   "%sext_ln381_514 = sext i32 %mul_ln381_85" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6077 'sext' 'sext_ln381_514' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6078 [1/1] (1.02ns)   --->   "%add_ln381_158 = add i37 %sext_ln381_234, i37 %sext_ln381_235" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6078 'add' 'add_ln381_158' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6079 [1/1] (1.02ns)   --->   "%add_ln381_299 = add i36 %shl_ln381_73, i36 %sext_ln381_514" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6079 'add' 'add_ln381_299' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6080 [1/1] (0.00ns)   --->   "%tmp_528 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_158, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6080 'bitselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6081 [1/1] (0.00ns) (grouped into LUT with out node ps_181)   --->   "%ps_180 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_299, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6081 'partselect' 'ps_180' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6082 [1/1] (0.00ns) (grouped into LUT with out node ps_181)   --->   "%tmp_529 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_299, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6082 'bitselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6083 [1/1] (0.00ns) (grouped into LUT with out node ps_181)   --->   "%tmp_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_85, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6083 'bitselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6084 [1/1] (0.00ns)   --->   "%tmp_531 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_299, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6084 'bitselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6085 [1/1] (0.00ns) (grouped into LUT with out node ps_181)   --->   "%or_ln381_340 = or i1 %tmp_529, i1 %icmp_ln381_85" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6085 'or' 'or_ln381_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6086 [1/1] (0.00ns) (grouped into LUT with out node ps_181)   --->   "%and_ln381_425 = and i1 %or_ln381_340, i1 %tmp_530" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6086 'and' 'and_ln381_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6087 [1/1] (0.00ns) (grouped into LUT with out node ps_181)   --->   "%zext_ln381_171 = zext i1 %and_ln381_425" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6087 'zext' 'zext_ln381_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6088 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_181 = add i28 %ps_180, i28 %zext_ln381_171" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6088 'add' 'ps_181' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6089 [1/1] (0.00ns)   --->   "%tmp_532 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_181, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6089 'bitselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6090 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_426)   --->   "%xor_ln381_425 = xor i1 %tmp_532, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6090 'xor' 'xor_ln381_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6091 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_426 = and i1 %tmp_531, i1 %xor_ln381_425" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6091 'and' 'and_ln381_426' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6092 [1/1] (0.28ns)   --->   "%xor_ln381_426 = xor i1 %tmp_528, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6092 'xor' 'xor_ln381_426' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6093 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_427)   --->   "%select_ln381_340 = select i1 %and_ln381_426, i1 %tmp_528, i1 %xor_ln381_426" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6093 'select' 'select_ln381_340' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6094 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_429)   --->   "%select_ln381_341 = select i1 %and_ln381_426, i1 %xor_ln381_426, i1 %tmp_528" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6094 'select' 'select_ln381_341' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6095 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_429)   --->   "%xor_ln381_427 = xor i1 %tmp_531, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6095 'xor' 'xor_ln381_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6096 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_429)   --->   "%or_ln381_341 = or i1 %tmp_532, i1 %xor_ln381_427" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6096 'or' 'or_ln381_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6097 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_427)   --->   "%xor_ln381_428 = xor i1 %select_ln381_340, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6097 'xor' 'xor_ln381_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6098 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_427)   --->   "%or_ln381_342 = or i1 %tmp_532, i1 %xor_ln381_428" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6098 'or' 'or_ln381_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6099 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_427 = and i1 %or_ln381_342, i1 %xor_ln381_426" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6099 'and' 'and_ln381_427' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_429)   --->   "%and_ln381_428 = and i1 %tmp_532, i1 %select_ln381_341" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6100 'and' 'and_ln381_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6101 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_429 = xor i1 %and_ln381_428, i1 %or_ln381_341" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6101 'xor' 'xor_ln381_429' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6102 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_343)   --->   "%and_ln381_429 = and i1 %xor_ln381_429, i1 %tmp_528" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6102 'and' 'and_ln381_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6103 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_343)   --->   "%or_ln381_343 = or i1 %and_ln381_427, i1 %and_ln381_429" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6103 'or' 'or_ln381_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6104 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_343)   --->   "%select_ln381_342 = select i1 %and_ln381_427, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6104 'select' 'select_ln381_342' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6105 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_343 = select i1 %or_ln381_343, i28 %select_ln381_342, i28 %ps_181" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6105 'select' 'select_ln381_343' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6106 [1/1] (0.00ns)   --->   "%shl_ln381_74 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_343, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6106 'bitconcatenate' 'shl_ln381_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6107 [1/1] (0.00ns)   --->   "%sext_ln381_237 = sext i36 %shl_ln381_74" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6107 'sext' 'sext_ln381_237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6108 [1/1] (0.00ns)   --->   "%sext_ln381_238 = sext i32 %mul_ln381_86" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6108 'sext' 'sext_ln381_238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6109 [1/1] (0.00ns)   --->   "%sext_ln381_515 = sext i32 %mul_ln381_86" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6109 'sext' 'sext_ln381_515' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6110 [1/1] (1.02ns)   --->   "%add_ln381_160 = add i37 %sext_ln381_237, i37 %sext_ln381_238" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6110 'add' 'add_ln381_160' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6111 [1/1] (1.02ns)   --->   "%add_ln381_301 = add i36 %shl_ln381_74, i36 %sext_ln381_515" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6111 'add' 'add_ln381_301' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6112 [1/1] (0.00ns)   --->   "%tmp_533 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_160, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6112 'bitselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6113 [1/1] (0.00ns) (grouped into LUT with out node ps_183)   --->   "%ps_182 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_301, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6113 'partselect' 'ps_182' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6114 [1/1] (0.00ns) (grouped into LUT with out node ps_183)   --->   "%tmp_534 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_301, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6114 'bitselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6115 [1/1] (0.00ns) (grouped into LUT with out node ps_183)   --->   "%tmp_535 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_86, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6115 'bitselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6116 [1/1] (0.00ns)   --->   "%tmp_536 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_301, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6116 'bitselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6117 [1/1] (0.00ns) (grouped into LUT with out node ps_183)   --->   "%or_ln381_344 = or i1 %tmp_534, i1 %icmp_ln381_86" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6117 'or' 'or_ln381_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6118 [1/1] (0.00ns) (grouped into LUT with out node ps_183)   --->   "%and_ln381_430 = and i1 %or_ln381_344, i1 %tmp_535" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6118 'and' 'and_ln381_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6119 [1/1] (0.00ns) (grouped into LUT with out node ps_183)   --->   "%zext_ln381_173 = zext i1 %and_ln381_430" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6119 'zext' 'zext_ln381_173' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6120 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_183 = add i28 %ps_182, i28 %zext_ln381_173" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6120 'add' 'ps_183' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6121 [1/1] (0.00ns)   --->   "%tmp_537 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_183, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6121 'bitselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6122 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_431)   --->   "%xor_ln381_430 = xor i1 %tmp_537, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6122 'xor' 'xor_ln381_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6123 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_431 = and i1 %tmp_536, i1 %xor_ln381_430" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6123 'and' 'and_ln381_431' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6124 [1/1] (0.28ns)   --->   "%xor_ln381_431 = xor i1 %tmp_533, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6124 'xor' 'xor_ln381_431' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6125 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_432)   --->   "%select_ln381_344 = select i1 %and_ln381_431, i1 %tmp_533, i1 %xor_ln381_431" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6125 'select' 'select_ln381_344' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_434)   --->   "%select_ln381_345 = select i1 %and_ln381_431, i1 %xor_ln381_431, i1 %tmp_533" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6126 'select' 'select_ln381_345' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_434)   --->   "%xor_ln381_432 = xor i1 %tmp_536, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6127 'xor' 'xor_ln381_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_434)   --->   "%or_ln381_345 = or i1 %tmp_537, i1 %xor_ln381_432" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6128 'or' 'or_ln381_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6129 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_432)   --->   "%xor_ln381_433 = xor i1 %select_ln381_344, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6129 'xor' 'xor_ln381_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6130 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_432)   --->   "%or_ln381_346 = or i1 %tmp_537, i1 %xor_ln381_433" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6130 'or' 'or_ln381_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6131 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_432 = and i1 %or_ln381_346, i1 %xor_ln381_431" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6131 'and' 'and_ln381_432' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_434)   --->   "%and_ln381_433 = and i1 %tmp_537, i1 %select_ln381_345" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6132 'and' 'and_ln381_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6133 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_434 = xor i1 %and_ln381_433, i1 %or_ln381_345" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6133 'xor' 'xor_ln381_434' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6134 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_347)   --->   "%and_ln381_434 = and i1 %xor_ln381_434, i1 %tmp_533" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6134 'and' 'and_ln381_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6135 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_347)   --->   "%or_ln381_347 = or i1 %and_ln381_432, i1 %and_ln381_434" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6135 'or' 'or_ln381_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6136 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_347)   --->   "%select_ln381_346 = select i1 %and_ln381_432, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6136 'select' 'select_ln381_346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6137 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_347 = select i1 %or_ln381_347, i28 %select_ln381_346, i28 %ps_183" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6137 'select' 'select_ln381_347' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6138 [1/1] (0.00ns)   --->   "%shl_ln381_80 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_371, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6138 'bitconcatenate' 'shl_ln381_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6139 [1/1] (0.00ns)   --->   "%sext_ln381_256 = sext i36 %shl_ln381_80" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6139 'sext' 'sext_ln381_256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6140 [1/1] (0.00ns)   --->   "%sext_ln381_257 = sext i32 %mul_ln381_93" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6140 'sext' 'sext_ln381_257' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6141 [1/1] (0.00ns)   --->   "%sext_ln381_521 = sext i32 %mul_ln381_93" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6141 'sext' 'sext_ln381_521' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6142 [1/1] (1.02ns)   --->   "%add_ln381_173 = add i37 %sext_ln381_256, i37 %sext_ln381_257" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6142 'add' 'add_ln381_173' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6143 [1/1] (1.02ns)   --->   "%add_ln381_314 = add i36 %shl_ln381_80, i36 %sext_ln381_521" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6143 'add' 'add_ln381_314' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6144 [1/1] (0.00ns)   --->   "%tmp_570 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_173, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6144 'bitselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6145 [1/1] (0.00ns) (grouped into LUT with out node ps_198)   --->   "%ps_197 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_314, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6145 'partselect' 'ps_197' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6146 [1/1] (0.00ns) (grouped into LUT with out node ps_198)   --->   "%tmp_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_314, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6146 'bitselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6147 [1/1] (0.00ns) (grouped into LUT with out node ps_198)   --->   "%tmp_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_93, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6147 'bitselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6148 [1/1] (0.00ns)   --->   "%tmp_573 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_314, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6148 'bitselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6149 [1/1] (0.00ns) (grouped into LUT with out node ps_198)   --->   "%or_ln381_372 = or i1 %tmp_571, i1 %icmp_ln381_93" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6149 'or' 'or_ln381_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6150 [1/1] (0.00ns) (grouped into LUT with out node ps_198)   --->   "%and_ln381_465 = and i1 %or_ln381_372, i1 %tmp_572" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6150 'and' 'and_ln381_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6151 [1/1] (0.00ns) (grouped into LUT with out node ps_198)   --->   "%zext_ln381_187 = zext i1 %and_ln381_465" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6151 'zext' 'zext_ln381_187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6152 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_198 = add i28 %ps_197, i28 %zext_ln381_187" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6152 'add' 'ps_198' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6153 [1/1] (0.00ns)   --->   "%tmp_574 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_198, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6153 'bitselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6154 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_466)   --->   "%xor_ln381_465 = xor i1 %tmp_574, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6154 'xor' 'xor_ln381_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6155 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_466 = and i1 %tmp_573, i1 %xor_ln381_465" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6155 'and' 'and_ln381_466' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6156 [1/1] (0.28ns)   --->   "%xor_ln381_466 = xor i1 %tmp_570, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6156 'xor' 'xor_ln381_466' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6157 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_467)   --->   "%select_ln381_372 = select i1 %and_ln381_466, i1 %tmp_570, i1 %xor_ln381_466" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6157 'select' 'select_ln381_372' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_469)   --->   "%select_ln381_373 = select i1 %and_ln381_466, i1 %xor_ln381_466, i1 %tmp_570" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6158 'select' 'select_ln381_373' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_469)   --->   "%xor_ln381_467 = xor i1 %tmp_573, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6159 'xor' 'xor_ln381_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_469)   --->   "%or_ln381_373 = or i1 %tmp_574, i1 %xor_ln381_467" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6160 'or' 'or_ln381_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6161 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_467)   --->   "%xor_ln381_468 = xor i1 %select_ln381_372, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6161 'xor' 'xor_ln381_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6162 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_467)   --->   "%or_ln381_374 = or i1 %tmp_574, i1 %xor_ln381_468" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6162 'or' 'or_ln381_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6163 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_467 = and i1 %or_ln381_374, i1 %xor_ln381_466" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6163 'and' 'and_ln381_467' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_469)   --->   "%and_ln381_468 = and i1 %tmp_574, i1 %select_ln381_373" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6164 'and' 'and_ln381_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6165 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_469 = xor i1 %and_ln381_468, i1 %or_ln381_373" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6165 'xor' 'xor_ln381_469' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6166 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_375)   --->   "%and_ln381_469 = and i1 %xor_ln381_469, i1 %tmp_570" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6166 'and' 'and_ln381_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6167 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_375)   --->   "%or_ln381_375 = or i1 %and_ln381_467, i1 %and_ln381_469" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6167 'or' 'or_ln381_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6168 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_375)   --->   "%select_ln381_374 = select i1 %and_ln381_467, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6168 'select' 'select_ln381_374' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6169 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_375 = select i1 %or_ln381_375, i28 %select_ln381_374, i28 %ps_198" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6169 'select' 'select_ln381_375' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6170 [1/1] (0.00ns)   --->   "%shl_ln381_81 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_375, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6170 'bitconcatenate' 'shl_ln381_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6171 [1/1] (0.00ns)   --->   "%sext_ln381_259 = sext i36 %shl_ln381_81" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6171 'sext' 'sext_ln381_259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6172 [1/1] (0.00ns)   --->   "%sext_ln381_260 = sext i32 %mul_ln381_94" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6172 'sext' 'sext_ln381_260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6173 [1/1] (0.00ns)   --->   "%sext_ln381_522 = sext i32 %mul_ln381_94" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6173 'sext' 'sext_ln381_522' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6174 [1/1] (1.02ns)   --->   "%add_ln381_175 = add i37 %sext_ln381_259, i37 %sext_ln381_260" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6174 'add' 'add_ln381_175' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6175 [1/1] (1.02ns)   --->   "%add_ln381_316 = add i36 %shl_ln381_81, i36 %sext_ln381_522" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6175 'add' 'add_ln381_316' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6176 [1/1] (0.00ns)   --->   "%tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_175, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6176 'bitselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6177 [1/1] (0.00ns) (grouped into LUT with out node ps_200)   --->   "%ps_199 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_316, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6177 'partselect' 'ps_199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6178 [1/1] (0.00ns) (grouped into LUT with out node ps_200)   --->   "%tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_316, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6178 'bitselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6179 [1/1] (0.00ns) (grouped into LUT with out node ps_200)   --->   "%tmp_577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_94, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6179 'bitselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6180 [1/1] (0.00ns)   --->   "%tmp_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_316, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6180 'bitselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6181 [1/1] (0.00ns) (grouped into LUT with out node ps_200)   --->   "%or_ln381_376 = or i1 %tmp_576, i1 %icmp_ln381_94" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6181 'or' 'or_ln381_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6182 [1/1] (0.00ns) (grouped into LUT with out node ps_200)   --->   "%and_ln381_470 = and i1 %or_ln381_376, i1 %tmp_577" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6182 'and' 'and_ln381_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6183 [1/1] (0.00ns) (grouped into LUT with out node ps_200)   --->   "%zext_ln381_189 = zext i1 %and_ln381_470" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6183 'zext' 'zext_ln381_189' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6184 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_200 = add i28 %ps_199, i28 %zext_ln381_189" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6184 'add' 'ps_200' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6185 [1/1] (0.00ns)   --->   "%tmp_579 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_200, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6185 'bitselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6186 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_471)   --->   "%xor_ln381_470 = xor i1 %tmp_579, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6186 'xor' 'xor_ln381_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6187 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_471 = and i1 %tmp_578, i1 %xor_ln381_470" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6187 'and' 'and_ln381_471' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6188 [1/1] (0.28ns)   --->   "%xor_ln381_471 = xor i1 %tmp_575, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6188 'xor' 'xor_ln381_471' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6189 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_472)   --->   "%select_ln381_376 = select i1 %and_ln381_471, i1 %tmp_575, i1 %xor_ln381_471" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6189 'select' 'select_ln381_376' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_474)   --->   "%select_ln381_377 = select i1 %and_ln381_471, i1 %xor_ln381_471, i1 %tmp_575" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6190 'select' 'select_ln381_377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_474)   --->   "%xor_ln381_472 = xor i1 %tmp_578, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6191 'xor' 'xor_ln381_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_474)   --->   "%or_ln381_377 = or i1 %tmp_579, i1 %xor_ln381_472" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6192 'or' 'or_ln381_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6193 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_472)   --->   "%xor_ln381_473 = xor i1 %select_ln381_376, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6193 'xor' 'xor_ln381_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6194 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_472)   --->   "%or_ln381_378 = or i1 %tmp_579, i1 %xor_ln381_473" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6194 'or' 'or_ln381_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6195 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_472 = and i1 %or_ln381_378, i1 %xor_ln381_471" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6195 'and' 'and_ln381_472' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_474)   --->   "%and_ln381_473 = and i1 %tmp_579, i1 %select_ln381_377" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6196 'and' 'and_ln381_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6197 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_474 = xor i1 %and_ln381_473, i1 %or_ln381_377" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6197 'xor' 'xor_ln381_474' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6198 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_379)   --->   "%and_ln381_474 = and i1 %xor_ln381_474, i1 %tmp_575" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6198 'and' 'and_ln381_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6199 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_379)   --->   "%or_ln381_379 = or i1 %and_ln381_472, i1 %and_ln381_474" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6199 'or' 'or_ln381_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6200 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_379)   --->   "%select_ln381_378 = select i1 %and_ln381_472, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6200 'select' 'select_ln381_378' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6201 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_379 = select i1 %or_ln381_379, i28 %select_ln381_378, i28 %ps_200" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6201 'select' 'select_ln381_379' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6202 [1/1] (0.00ns)   --->   "%shl_ln381_89 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_411, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6202 'bitconcatenate' 'shl_ln381_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6203 [1/1] (0.00ns)   --->   "%sext_ln381_284 = sext i36 %shl_ln381_89" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6203 'sext' 'sext_ln381_284' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6204 [1/1] (0.00ns)   --->   "%sext_ln381_285 = sext i32 %mul_ln381_103" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6204 'sext' 'sext_ln381_285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6205 [1/1] (0.00ns)   --->   "%sext_ln381_530 = sext i32 %mul_ln381_103" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6205 'sext' 'sext_ln381_530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6206 [1/1] (1.02ns)   --->   "%add_ln381_192 = add i37 %sext_ln381_284, i37 %sext_ln381_285" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6206 'add' 'add_ln381_192' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6207 [1/1] (1.02ns)   --->   "%add_ln381_333 = add i36 %shl_ln381_89, i36 %sext_ln381_530" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6207 'add' 'add_ln381_333' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6208 [1/1] (0.00ns)   --->   "%tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_192, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6208 'bitselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6209 [1/1] (0.00ns) (grouped into LUT with out node ps_219)   --->   "%ps_218 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_333, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6209 'partselect' 'ps_218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6210 [1/1] (0.00ns) (grouped into LUT with out node ps_219)   --->   "%tmp_623 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_333, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6210 'bitselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6211 [1/1] (0.00ns) (grouped into LUT with out node ps_219)   --->   "%tmp_624 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_103, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6211 'bitselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6212 [1/1] (0.00ns)   --->   "%tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_333, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6212 'bitselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6213 [1/1] (0.00ns) (grouped into LUT with out node ps_219)   --->   "%or_ln381_412 = or i1 %tmp_623, i1 %icmp_ln381_103" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6213 'or' 'or_ln381_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6214 [1/1] (0.00ns) (grouped into LUT with out node ps_219)   --->   "%and_ln381_515 = and i1 %or_ln381_412, i1 %tmp_624" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6214 'and' 'and_ln381_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6215 [1/1] (0.00ns) (grouped into LUT with out node ps_219)   --->   "%zext_ln381_207 = zext i1 %and_ln381_515" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6215 'zext' 'zext_ln381_207' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6216 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_219 = add i28 %ps_218, i28 %zext_ln381_207" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6216 'add' 'ps_219' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6217 [1/1] (0.00ns)   --->   "%tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_219, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6217 'bitselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6218 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_516)   --->   "%xor_ln381_515 = xor i1 %tmp_626, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6218 'xor' 'xor_ln381_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6219 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_516 = and i1 %tmp_625, i1 %xor_ln381_515" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6219 'and' 'and_ln381_516' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6220 [1/1] (0.28ns)   --->   "%xor_ln381_516 = xor i1 %tmp_622, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6220 'xor' 'xor_ln381_516' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6221 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_517)   --->   "%select_ln381_412 = select i1 %and_ln381_516, i1 %tmp_622, i1 %xor_ln381_516" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6221 'select' 'select_ln381_412' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_519)   --->   "%select_ln381_413 = select i1 %and_ln381_516, i1 %xor_ln381_516, i1 %tmp_622" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6222 'select' 'select_ln381_413' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_519)   --->   "%xor_ln381_517 = xor i1 %tmp_625, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6223 'xor' 'xor_ln381_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_519)   --->   "%or_ln381_413 = or i1 %tmp_626, i1 %xor_ln381_517" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6224 'or' 'or_ln381_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6225 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_517)   --->   "%xor_ln381_518 = xor i1 %select_ln381_412, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6225 'xor' 'xor_ln381_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6226 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_517)   --->   "%or_ln381_414 = or i1 %tmp_626, i1 %xor_ln381_518" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6226 'or' 'or_ln381_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6227 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_517 = and i1 %or_ln381_414, i1 %xor_ln381_516" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6227 'and' 'and_ln381_517' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_519)   --->   "%and_ln381_518 = and i1 %tmp_626, i1 %select_ln381_413" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6228 'and' 'and_ln381_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6229 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_519 = xor i1 %and_ln381_518, i1 %or_ln381_413" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6229 'xor' 'xor_ln381_519' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6230 [1/1] (0.00ns) (grouped into LUT with out node ps_220)   --->   "%and_ln381_519 = and i1 %xor_ln381_519, i1 %tmp_622" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6230 'and' 'and_ln381_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6231 [1/1] (0.00ns) (grouped into LUT with out node ps_220)   --->   "%select_ln381_414 = select i1 %and_ln381_517, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6231 'select' 'select_ln381_414' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6232 [1/1] (0.00ns) (grouped into LUT with out node ps_220)   --->   "%or_ln381_415 = or i1 %and_ln381_517, i1 %and_ln381_519" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6232 'or' 'or_ln381_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6233 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_220 = select i1 %or_ln381_415, i28 %select_ln381_414, i28 %ps_219" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6233 'select' 'ps_220' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6234 [1/1] (0.00ns)   --->   "%shl_ln381_95 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_439, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6234 'bitconcatenate' 'shl_ln381_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6235 [1/1] (0.00ns)   --->   "%sext_ln381_303 = sext i36 %shl_ln381_95" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6235 'sext' 'sext_ln381_303' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6236 [1/1] (0.00ns)   --->   "%sext_ln381_304 = sext i32 %mul_ln381_110" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6236 'sext' 'sext_ln381_304' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6237 [1/1] (0.00ns)   --->   "%sext_ln381_536 = sext i32 %mul_ln381_110" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6237 'sext' 'sext_ln381_536' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6238 [1/1] (1.02ns)   --->   "%add_ln381_205 = add i37 %sext_ln381_303, i37 %sext_ln381_304" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6238 'add' 'add_ln381_205' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6239 [1/1] (1.02ns)   --->   "%add_ln381_346 = add i36 %shl_ln381_95, i36 %sext_ln381_536" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6239 'add' 'add_ln381_346' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6240 [1/1] (0.00ns)   --->   "%tmp_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_205, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6240 'bitselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6241 [1/1] (0.00ns) (grouped into LUT with out node ps_234)   --->   "%ps_233 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_346, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6241 'partselect' 'ps_233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6242 [1/1] (0.00ns) (grouped into LUT with out node ps_234)   --->   "%tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_346, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6242 'bitselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6243 [1/1] (0.00ns) (grouped into LUT with out node ps_234)   --->   "%tmp_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_110, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6243 'bitselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6244 [1/1] (0.00ns)   --->   "%tmp_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_346, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6244 'bitselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6245 [1/1] (0.00ns) (grouped into LUT with out node ps_234)   --->   "%or_ln381_440 = or i1 %tmp_660, i1 %icmp_ln381_110" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6245 'or' 'or_ln381_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6246 [1/1] (0.00ns) (grouped into LUT with out node ps_234)   --->   "%and_ln381_550 = and i1 %or_ln381_440, i1 %tmp_661" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6246 'and' 'and_ln381_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6247 [1/1] (0.00ns) (grouped into LUT with out node ps_234)   --->   "%zext_ln381_221 = zext i1 %and_ln381_550" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6247 'zext' 'zext_ln381_221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6248 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_234 = add i28 %ps_233, i28 %zext_ln381_221" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6248 'add' 'ps_234' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6249 [1/1] (0.00ns)   --->   "%tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_234, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6249 'bitselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6250 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_551)   --->   "%xor_ln381_550 = xor i1 %tmp_663, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6250 'xor' 'xor_ln381_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6251 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_551 = and i1 %tmp_662, i1 %xor_ln381_550" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6251 'and' 'and_ln381_551' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6252 [1/1] (0.28ns)   --->   "%xor_ln381_551 = xor i1 %tmp_659, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6252 'xor' 'xor_ln381_551' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6253 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_552)   --->   "%select_ln381_440 = select i1 %and_ln381_551, i1 %tmp_659, i1 %xor_ln381_551" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6253 'select' 'select_ln381_440' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_554)   --->   "%select_ln381_441 = select i1 %and_ln381_551, i1 %xor_ln381_551, i1 %tmp_659" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6254 'select' 'select_ln381_441' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_554)   --->   "%xor_ln381_552 = xor i1 %tmp_662, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6255 'xor' 'xor_ln381_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_554)   --->   "%or_ln381_441 = or i1 %tmp_663, i1 %xor_ln381_552" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6256 'or' 'or_ln381_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6257 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_552)   --->   "%xor_ln381_553 = xor i1 %select_ln381_440, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6257 'xor' 'xor_ln381_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6258 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_552)   --->   "%or_ln381_442 = or i1 %tmp_663, i1 %xor_ln381_553" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6258 'or' 'or_ln381_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6259 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_552 = and i1 %or_ln381_442, i1 %xor_ln381_551" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6259 'and' 'and_ln381_552' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_554)   --->   "%and_ln381_553 = and i1 %tmp_663, i1 %select_ln381_441" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6260 'and' 'and_ln381_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6261 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_554 = xor i1 %and_ln381_553, i1 %or_ln381_441" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6261 'xor' 'xor_ln381_554' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6262 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_443)   --->   "%and_ln381_554 = and i1 %xor_ln381_554, i1 %tmp_659" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6262 'and' 'and_ln381_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6263 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_443)   --->   "%or_ln381_443 = or i1 %and_ln381_552, i1 %and_ln381_554" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6263 'or' 'or_ln381_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6264 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_443)   --->   "%select_ln381_442 = select i1 %and_ln381_552, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6264 'select' 'select_ln381_442' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6265 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_443 = select i1 %or_ln381_443, i28 %select_ln381_442, i28 %ps_234" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6265 'select' 'select_ln381_443' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6266 [1/1] (0.00ns)   --->   "%shl_ln381_96 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_443, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6266 'bitconcatenate' 'shl_ln381_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6267 [1/1] (0.00ns)   --->   "%sext_ln381_306 = sext i36 %shl_ln381_96" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6267 'sext' 'sext_ln381_306' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6268 [1/1] (0.00ns)   --->   "%sext_ln381_307 = sext i32 %mul_ln381_111" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6268 'sext' 'sext_ln381_307' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6269 [1/1] (0.00ns)   --->   "%sext_ln381_537 = sext i32 %mul_ln381_111" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6269 'sext' 'sext_ln381_537' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6270 [1/1] (1.02ns)   --->   "%add_ln381_207 = add i37 %sext_ln381_306, i37 %sext_ln381_307" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6270 'add' 'add_ln381_207' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6271 [1/1] (1.02ns)   --->   "%add_ln381_348 = add i36 %shl_ln381_96, i36 %sext_ln381_537" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6271 'add' 'add_ln381_348' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6272 [1/1] (0.00ns)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_207, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6272 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6273 [1/1] (0.00ns) (grouped into LUT with out node ps_236)   --->   "%ps_235 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_348, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6273 'partselect' 'ps_235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6274 [1/1] (0.00ns) (grouped into LUT with out node ps_236)   --->   "%tmp_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_348, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6274 'bitselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6275 [1/1] (0.00ns) (grouped into LUT with out node ps_236)   --->   "%tmp_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_111, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6275 'bitselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6276 [1/1] (0.00ns)   --->   "%tmp_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_348, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6276 'bitselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6277 [1/1] (0.00ns) (grouped into LUT with out node ps_236)   --->   "%or_ln381_444 = or i1 %tmp_665, i1 %icmp_ln381_111" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6277 'or' 'or_ln381_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6278 [1/1] (0.00ns) (grouped into LUT with out node ps_236)   --->   "%and_ln381_555 = and i1 %or_ln381_444, i1 %tmp_666" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6278 'and' 'and_ln381_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6279 [1/1] (0.00ns) (grouped into LUT with out node ps_236)   --->   "%zext_ln381_223 = zext i1 %and_ln381_555" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6279 'zext' 'zext_ln381_223' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6280 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_236 = add i28 %ps_235, i28 %zext_ln381_223" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6280 'add' 'ps_236' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6281 [1/1] (0.00ns)   --->   "%tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_236, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6281 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6282 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_556)   --->   "%xor_ln381_555 = xor i1 %tmp_668, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6282 'xor' 'xor_ln381_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6283 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_556 = and i1 %tmp_667, i1 %xor_ln381_555" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6283 'and' 'and_ln381_556' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6284 [1/1] (0.28ns)   --->   "%xor_ln381_556 = xor i1 %tmp_664, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6284 'xor' 'xor_ln381_556' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6285 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_557)   --->   "%select_ln381_444 = select i1 %and_ln381_556, i1 %tmp_664, i1 %xor_ln381_556" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6285 'select' 'select_ln381_444' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_559)   --->   "%select_ln381_445 = select i1 %and_ln381_556, i1 %xor_ln381_556, i1 %tmp_664" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6286 'select' 'select_ln381_445' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6287 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_559)   --->   "%xor_ln381_557 = xor i1 %tmp_667, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6287 'xor' 'xor_ln381_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_559)   --->   "%or_ln381_445 = or i1 %tmp_668, i1 %xor_ln381_557" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6288 'or' 'or_ln381_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6289 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_557)   --->   "%xor_ln381_558 = xor i1 %select_ln381_444, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6289 'xor' 'xor_ln381_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6290 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_557)   --->   "%or_ln381_446 = or i1 %tmp_668, i1 %xor_ln381_558" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6290 'or' 'or_ln381_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6291 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_557 = and i1 %or_ln381_446, i1 %xor_ln381_556" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6291 'and' 'and_ln381_557' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_559)   --->   "%and_ln381_558 = and i1 %tmp_668, i1 %select_ln381_445" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6292 'and' 'and_ln381_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6293 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_559 = xor i1 %and_ln381_558, i1 %or_ln381_445" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6293 'xor' 'xor_ln381_559' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6294 [1/1] (0.00ns) (grouped into LUT with out node ps_237)   --->   "%and_ln381_559 = and i1 %xor_ln381_559, i1 %tmp_664" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6294 'and' 'and_ln381_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6295 [1/1] (0.00ns) (grouped into LUT with out node ps_237)   --->   "%select_ln381_446 = select i1 %and_ln381_557, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6295 'select' 'select_ln381_446' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6296 [1/1] (0.00ns) (grouped into LUT with out node ps_237)   --->   "%or_ln381_447 = or i1 %and_ln381_557, i1 %and_ln381_559" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6296 'or' 'or_ln381_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6297 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_237 = select i1 %or_ln381_447, i28 %select_ln381_446, i28 %ps_236" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6297 'select' 'ps_237' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6298 [1/1] (0.00ns)   --->   "%shl_ln381_100 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_463, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6298 'bitconcatenate' 'shl_ln381_100' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6299 [1/1] (0.00ns)   --->   "%sext_ln381_319 = sext i36 %shl_ln381_100" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6299 'sext' 'sext_ln381_319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6300 [1/1] (0.00ns)   --->   "%sext_ln381_320 = sext i32 %mul_ln381_116" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6300 'sext' 'sext_ln381_320' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6301 [1/1] (0.00ns)   --->   "%sext_ln381_541 = sext i32 %mul_ln381_116" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6301 'sext' 'sext_ln381_541' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6302 [1/1] (1.02ns)   --->   "%add_ln381_216 = add i37 %sext_ln381_319, i37 %sext_ln381_320" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6302 'add' 'add_ln381_216' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6303 [1/1] (1.02ns)   --->   "%add_ln381_357 = add i36 %shl_ln381_100, i36 %sext_ln381_541" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6303 'add' 'add_ln381_357' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6304 [1/1] (0.00ns)   --->   "%tmp_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_216, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6304 'bitselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6305 [1/1] (0.00ns) (grouped into LUT with out node ps_247)   --->   "%ps_246 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_357, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6305 'partselect' 'ps_246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6306 [1/1] (0.00ns) (grouped into LUT with out node ps_247)   --->   "%tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_357, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6306 'bitselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6307 [1/1] (0.00ns) (grouped into LUT with out node ps_247)   --->   "%tmp_693 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_116, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6307 'bitselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6308 [1/1] (0.00ns)   --->   "%tmp_694 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_357, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6308 'bitselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6309 [1/1] (0.00ns) (grouped into LUT with out node ps_247)   --->   "%or_ln381_464 = or i1 %tmp_692, i1 %icmp_ln381_116" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6309 'or' 'or_ln381_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6310 [1/1] (0.00ns) (grouped into LUT with out node ps_247)   --->   "%and_ln381_580 = and i1 %or_ln381_464, i1 %tmp_693" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6310 'and' 'and_ln381_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6311 [1/1] (0.00ns) (grouped into LUT with out node ps_247)   --->   "%zext_ln381_233 = zext i1 %and_ln381_580" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6311 'zext' 'zext_ln381_233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6312 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_247 = add i28 %ps_246, i28 %zext_ln381_233" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6312 'add' 'ps_247' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6313 [1/1] (0.00ns)   --->   "%tmp_695 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_247, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6313 'bitselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6314 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_581)   --->   "%xor_ln381_580 = xor i1 %tmp_695, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6314 'xor' 'xor_ln381_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6315 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_581 = and i1 %tmp_694, i1 %xor_ln381_580" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6315 'and' 'and_ln381_581' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6316 [1/1] (0.28ns)   --->   "%xor_ln381_581 = xor i1 %tmp_691, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6316 'xor' 'xor_ln381_581' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6317 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_582)   --->   "%select_ln381_464 = select i1 %and_ln381_581, i1 %tmp_691, i1 %xor_ln381_581" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6317 'select' 'select_ln381_464' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_584)   --->   "%select_ln381_465 = select i1 %and_ln381_581, i1 %xor_ln381_581, i1 %tmp_691" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6318 'select' 'select_ln381_465' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_584)   --->   "%xor_ln381_582 = xor i1 %tmp_694, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6319 'xor' 'xor_ln381_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_584)   --->   "%or_ln381_465 = or i1 %tmp_695, i1 %xor_ln381_582" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6320 'or' 'or_ln381_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6321 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_582)   --->   "%xor_ln381_583 = xor i1 %select_ln381_464, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6321 'xor' 'xor_ln381_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6322 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_582)   --->   "%or_ln381_466 = or i1 %tmp_695, i1 %xor_ln381_583" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6322 'or' 'or_ln381_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6323 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_582 = and i1 %or_ln381_466, i1 %xor_ln381_581" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6323 'and' 'and_ln381_582' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_584)   --->   "%and_ln381_583 = and i1 %tmp_695, i1 %select_ln381_465" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6324 'and' 'and_ln381_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6325 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_584 = xor i1 %and_ln381_583, i1 %or_ln381_465" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6325 'xor' 'xor_ln381_584' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6326 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_467)   --->   "%and_ln381_584 = and i1 %xor_ln381_584, i1 %tmp_691" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6326 'and' 'and_ln381_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6327 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_467)   --->   "%or_ln381_467 = or i1 %and_ln381_582, i1 %and_ln381_584" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6327 'or' 'or_ln381_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6328 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_467)   --->   "%select_ln381_466 = select i1 %and_ln381_582, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6328 'select' 'select_ln381_466' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6329 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_467 = select i1 %or_ln381_467, i28 %select_ln381_466, i28 %ps_247" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6329 'select' 'select_ln381_467' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6330 [1/1] (0.00ns)   --->   "%shl_ln381_101 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_467, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6330 'bitconcatenate' 'shl_ln381_101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6331 [1/1] (0.00ns)   --->   "%sext_ln381_322 = sext i36 %shl_ln381_101" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6331 'sext' 'sext_ln381_322' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6332 [1/1] (0.00ns)   --->   "%sext_ln381_323 = sext i32 %mul_ln381_117" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6332 'sext' 'sext_ln381_323' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6333 [1/1] (0.00ns)   --->   "%sext_ln381_542 = sext i32 %mul_ln381_117" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6333 'sext' 'sext_ln381_542' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6334 [1/1] (1.02ns)   --->   "%add_ln381_218 = add i37 %sext_ln381_322, i37 %sext_ln381_323" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6334 'add' 'add_ln381_218' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6335 [1/1] (1.02ns)   --->   "%add_ln381_359 = add i36 %shl_ln381_101, i36 %sext_ln381_542" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6335 'add' 'add_ln381_359' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6336 [1/1] (0.00ns)   --->   "%tmp_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_218, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6336 'bitselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6337 [1/1] (0.00ns) (grouped into LUT with out node ps_249)   --->   "%ps_248 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_359, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6337 'partselect' 'ps_248' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6338 [1/1] (0.00ns) (grouped into LUT with out node ps_249)   --->   "%tmp_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_359, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6338 'bitselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6339 [1/1] (0.00ns) (grouped into LUT with out node ps_249)   --->   "%tmp_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_117, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6339 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6340 [1/1] (0.00ns)   --->   "%tmp_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_359, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6340 'bitselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6341 [1/1] (0.00ns) (grouped into LUT with out node ps_249)   --->   "%or_ln381_468 = or i1 %tmp_697, i1 %icmp_ln381_117" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6341 'or' 'or_ln381_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6342 [1/1] (0.00ns) (grouped into LUT with out node ps_249)   --->   "%and_ln381_585 = and i1 %or_ln381_468, i1 %tmp_698" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6342 'and' 'and_ln381_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6343 [1/1] (0.00ns) (grouped into LUT with out node ps_249)   --->   "%zext_ln381_235 = zext i1 %and_ln381_585" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6343 'zext' 'zext_ln381_235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6344 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_249 = add i28 %ps_248, i28 %zext_ln381_235" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6344 'add' 'ps_249' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6345 [1/1] (0.00ns)   --->   "%tmp_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_249, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6345 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6346 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_586)   --->   "%xor_ln381_585 = xor i1 %tmp_700, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6346 'xor' 'xor_ln381_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6347 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_586 = and i1 %tmp_699, i1 %xor_ln381_585" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6347 'and' 'and_ln381_586' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6348 [1/1] (0.28ns)   --->   "%xor_ln381_586 = xor i1 %tmp_696, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6348 'xor' 'xor_ln381_586' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6349 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_587)   --->   "%select_ln381_468 = select i1 %and_ln381_586, i1 %tmp_696, i1 %xor_ln381_586" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6349 'select' 'select_ln381_468' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_589)   --->   "%select_ln381_469 = select i1 %and_ln381_586, i1 %xor_ln381_586, i1 %tmp_696" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6350 'select' 'select_ln381_469' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_589)   --->   "%xor_ln381_587 = xor i1 %tmp_699, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6351 'xor' 'xor_ln381_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_589)   --->   "%or_ln381_469 = or i1 %tmp_700, i1 %xor_ln381_587" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6352 'or' 'or_ln381_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6353 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_587)   --->   "%xor_ln381_588 = xor i1 %select_ln381_468, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6353 'xor' 'xor_ln381_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6354 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_587)   --->   "%or_ln381_470 = or i1 %tmp_700, i1 %xor_ln381_588" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6354 'or' 'or_ln381_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6355 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_587 = and i1 %or_ln381_470, i1 %xor_ln381_586" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6355 'and' 'and_ln381_587' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6356 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_589)   --->   "%and_ln381_588 = and i1 %tmp_700, i1 %select_ln381_469" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6356 'and' 'and_ln381_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6357 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_589 = xor i1 %and_ln381_588, i1 %or_ln381_469" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6357 'xor' 'xor_ln381_589' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6358 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_471)   --->   "%and_ln381_589 = and i1 %xor_ln381_589, i1 %tmp_696" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6358 'and' 'and_ln381_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6359 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_471)   --->   "%or_ln381_471 = or i1 %and_ln381_587, i1 %and_ln381_589" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6359 'or' 'or_ln381_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6360 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_471)   --->   "%select_ln381_470 = select i1 %and_ln381_587, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6360 'select' 'select_ln381_470' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6361 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_471 = select i1 %or_ln381_471, i28 %select_ln381_470, i28 %ps_249" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6361 'select' 'select_ln381_471' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6362 [1/1] (0.00ns)   --->   "%shl_ln381_107 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_495, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6362 'bitconcatenate' 'shl_ln381_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6363 [1/1] (0.00ns)   --->   "%sext_ln381_341 = sext i36 %shl_ln381_107" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6363 'sext' 'sext_ln381_341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6364 [1/1] (0.00ns)   --->   "%sext_ln381_342 = sext i32 %mul_ln381_124" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6364 'sext' 'sext_ln381_342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6365 [1/1] (0.00ns)   --->   "%sext_ln381_548 = sext i32 %mul_ln381_124" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6365 'sext' 'sext_ln381_548' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6366 [1/1] (1.02ns)   --->   "%add_ln381_231 = add i37 %sext_ln381_341, i37 %sext_ln381_342" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6366 'add' 'add_ln381_231' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6367 [1/1] (1.02ns)   --->   "%add_ln381_372 = add i36 %shl_ln381_107, i36 %sext_ln381_548" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6367 'add' 'add_ln381_372' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6368 [1/1] (0.00ns)   --->   "%tmp_733 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_231, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6368 'bitselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6369 [1/1] (0.00ns) (grouped into LUT with out node ps_264)   --->   "%ps_263 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_372, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6369 'partselect' 'ps_263' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6370 [1/1] (0.00ns) (grouped into LUT with out node ps_264)   --->   "%tmp_734 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_372, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6370 'bitselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6371 [1/1] (0.00ns) (grouped into LUT with out node ps_264)   --->   "%tmp_735 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_124, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6371 'bitselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6372 [1/1] (0.00ns)   --->   "%tmp_736 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_372, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6372 'bitselect' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6373 [1/1] (0.00ns) (grouped into LUT with out node ps_264)   --->   "%or_ln381_496 = or i1 %tmp_734, i1 %icmp_ln381_124" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6373 'or' 'or_ln381_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6374 [1/1] (0.00ns) (grouped into LUT with out node ps_264)   --->   "%and_ln381_620 = and i1 %or_ln381_496, i1 %tmp_735" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6374 'and' 'and_ln381_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6375 [1/1] (0.00ns) (grouped into LUT with out node ps_264)   --->   "%zext_ln381_249 = zext i1 %and_ln381_620" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6375 'zext' 'zext_ln381_249' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6376 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_264 = add i28 %ps_263, i28 %zext_ln381_249" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6376 'add' 'ps_264' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6377 [1/1] (0.00ns)   --->   "%tmp_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_264, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6377 'bitselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6378 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_621)   --->   "%xor_ln381_620 = xor i1 %tmp_737, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6378 'xor' 'xor_ln381_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6379 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_621 = and i1 %tmp_736, i1 %xor_ln381_620" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6379 'and' 'and_ln381_621' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6380 [1/1] (0.28ns)   --->   "%xor_ln381_621 = xor i1 %tmp_733, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6380 'xor' 'xor_ln381_621' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6381 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_622)   --->   "%select_ln381_496 = select i1 %and_ln381_621, i1 %tmp_733, i1 %xor_ln381_621" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6381 'select' 'select_ln381_496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_624)   --->   "%select_ln381_497 = select i1 %and_ln381_621, i1 %xor_ln381_621, i1 %tmp_733" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6382 'select' 'select_ln381_497' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_624)   --->   "%xor_ln381_622 = xor i1 %tmp_736, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6383 'xor' 'xor_ln381_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_624)   --->   "%or_ln381_497 = or i1 %tmp_737, i1 %xor_ln381_622" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6384 'or' 'or_ln381_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6385 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_622)   --->   "%xor_ln381_623 = xor i1 %select_ln381_496, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6385 'xor' 'xor_ln381_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6386 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_622)   --->   "%or_ln381_498 = or i1 %tmp_737, i1 %xor_ln381_623" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6386 'or' 'or_ln381_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6387 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_622 = and i1 %or_ln381_498, i1 %xor_ln381_621" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6387 'and' 'and_ln381_622' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_624)   --->   "%and_ln381_623 = and i1 %tmp_737, i1 %select_ln381_497" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6388 'and' 'and_ln381_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6389 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_624 = xor i1 %and_ln381_623, i1 %or_ln381_497" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6389 'xor' 'xor_ln381_624' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6390 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_499)   --->   "%and_ln381_624 = and i1 %xor_ln381_624, i1 %tmp_733" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6390 'and' 'and_ln381_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6391 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_499)   --->   "%or_ln381_499 = or i1 %and_ln381_622, i1 %and_ln381_624" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6391 'or' 'or_ln381_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6392 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_499)   --->   "%select_ln381_498 = select i1 %and_ln381_622, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6392 'select' 'select_ln381_498' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6393 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_499 = select i1 %or_ln381_499, i28 %select_ln381_498, i28 %ps_264" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6393 'select' 'select_ln381_499' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6394 [1/1] (0.00ns)   --->   "%shl_ln381_108 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_499, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6394 'bitconcatenate' 'shl_ln381_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6395 [1/1] (0.00ns)   --->   "%sext_ln381_344 = sext i36 %shl_ln381_108" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6395 'sext' 'sext_ln381_344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6396 [1/1] (0.00ns)   --->   "%sext_ln381_345 = sext i32 %mul_ln381_125" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6396 'sext' 'sext_ln381_345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6397 [1/1] (0.00ns)   --->   "%sext_ln381_549 = sext i32 %mul_ln381_125" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6397 'sext' 'sext_ln381_549' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6398 [1/1] (1.02ns)   --->   "%add_ln381_233 = add i37 %sext_ln381_344, i37 %sext_ln381_345" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6398 'add' 'add_ln381_233' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6399 [1/1] (1.02ns)   --->   "%add_ln381_374 = add i36 %shl_ln381_108, i36 %sext_ln381_549" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6399 'add' 'add_ln381_374' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6400 [1/1] (0.00ns)   --->   "%tmp_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_233, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6400 'bitselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6401 [1/1] (0.00ns) (grouped into LUT with out node ps_266)   --->   "%ps_265 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_374, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6401 'partselect' 'ps_265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6402 [1/1] (0.00ns) (grouped into LUT with out node ps_266)   --->   "%tmp_739 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_374, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6402 'bitselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6403 [1/1] (0.00ns) (grouped into LUT with out node ps_266)   --->   "%tmp_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_125, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6403 'bitselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6404 [1/1] (0.00ns)   --->   "%tmp_741 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_374, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6404 'bitselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6405 [1/1] (0.00ns) (grouped into LUT with out node ps_266)   --->   "%or_ln381_500 = or i1 %tmp_739, i1 %icmp_ln381_125" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6405 'or' 'or_ln381_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6406 [1/1] (0.00ns) (grouped into LUT with out node ps_266)   --->   "%and_ln381_625 = and i1 %or_ln381_500, i1 %tmp_740" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6406 'and' 'and_ln381_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6407 [1/1] (0.00ns) (grouped into LUT with out node ps_266)   --->   "%zext_ln381_251 = zext i1 %and_ln381_625" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6407 'zext' 'zext_ln381_251' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6408 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_266 = add i28 %ps_265, i28 %zext_ln381_251" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6408 'add' 'ps_266' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6409 [1/1] (0.00ns)   --->   "%tmp_742 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_266, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6409 'bitselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6410 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_626)   --->   "%xor_ln381_625 = xor i1 %tmp_742, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6410 'xor' 'xor_ln381_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6411 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_626 = and i1 %tmp_741, i1 %xor_ln381_625" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6411 'and' 'and_ln381_626' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6412 [1/1] (0.28ns)   --->   "%xor_ln381_626 = xor i1 %tmp_738, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6412 'xor' 'xor_ln381_626' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6413 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_627)   --->   "%select_ln381_500 = select i1 %and_ln381_626, i1 %tmp_738, i1 %xor_ln381_626" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6413 'select' 'select_ln381_500' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6414 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_629)   --->   "%select_ln381_501 = select i1 %and_ln381_626, i1 %xor_ln381_626, i1 %tmp_738" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6414 'select' 'select_ln381_501' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_629)   --->   "%xor_ln381_627 = xor i1 %tmp_741, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6415 'xor' 'xor_ln381_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_629)   --->   "%or_ln381_501 = or i1 %tmp_742, i1 %xor_ln381_627" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6416 'or' 'or_ln381_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6417 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_627)   --->   "%xor_ln381_628 = xor i1 %select_ln381_500, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6417 'xor' 'xor_ln381_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6418 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_627)   --->   "%or_ln381_502 = or i1 %tmp_742, i1 %xor_ln381_628" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6418 'or' 'or_ln381_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6419 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_627 = and i1 %or_ln381_502, i1 %xor_ln381_626" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6419 'and' 'and_ln381_627' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6420 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_629)   --->   "%and_ln381_628 = and i1 %tmp_742, i1 %select_ln381_501" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6420 'and' 'and_ln381_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6421 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_629 = xor i1 %and_ln381_628, i1 %or_ln381_501" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6421 'xor' 'xor_ln381_629' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6422 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_503)   --->   "%and_ln381_629 = and i1 %xor_ln381_629, i1 %tmp_738" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6422 'and' 'and_ln381_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6423 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_503)   --->   "%or_ln381_503 = or i1 %and_ln381_627, i1 %and_ln381_629" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6423 'or' 'or_ln381_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6424 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_503)   --->   "%select_ln381_502 = select i1 %and_ln381_627, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6424 'select' 'select_ln381_502' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6425 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_503 = select i1 %or_ln381_503, i28 %select_ln381_502, i28 %ps_266" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6425 'select' 'select_ln381_503' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6426 [1/1] (0.00ns)   --->   "%shl_ln381_114 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_527, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6426 'bitconcatenate' 'shl_ln381_114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6427 [1/1] (0.00ns)   --->   "%sext_ln381_363 = sext i36 %shl_ln381_114" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6427 'sext' 'sext_ln381_363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6428 [1/1] (0.00ns)   --->   "%sext_ln381_364 = sext i32 %mul_ln381_132" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6428 'sext' 'sext_ln381_364' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6429 [1/1] (0.00ns)   --->   "%sext_ln381_555 = sext i32 %mul_ln381_132" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6429 'sext' 'sext_ln381_555' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6430 [1/1] (1.02ns)   --->   "%add_ln381_246 = add i37 %sext_ln381_363, i37 %sext_ln381_364" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6430 'add' 'add_ln381_246' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6431 [1/1] (1.02ns)   --->   "%add_ln381_387 = add i36 %shl_ln381_114, i36 %sext_ln381_555" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6431 'add' 'add_ln381_387' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6432 [1/1] (0.00ns)   --->   "%tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_246, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6432 'bitselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6433 [1/1] (0.00ns) (grouped into LUT with out node ps_281)   --->   "%ps_280 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_387, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6433 'partselect' 'ps_280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6434 [1/1] (0.00ns) (grouped into LUT with out node ps_281)   --->   "%tmp_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_387, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6434 'bitselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6435 [1/1] (0.00ns) (grouped into LUT with out node ps_281)   --->   "%tmp_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_132, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6435 'bitselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6436 [1/1] (0.00ns)   --->   "%tmp_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_387, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6436 'bitselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6437 [1/1] (0.00ns) (grouped into LUT with out node ps_281)   --->   "%or_ln381_528 = or i1 %tmp_776, i1 %icmp_ln381_132" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6437 'or' 'or_ln381_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6438 [1/1] (0.00ns) (grouped into LUT with out node ps_281)   --->   "%and_ln381_660 = and i1 %or_ln381_528, i1 %tmp_777" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6438 'and' 'and_ln381_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6439 [1/1] (0.00ns) (grouped into LUT with out node ps_281)   --->   "%zext_ln381_265 = zext i1 %and_ln381_660" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6439 'zext' 'zext_ln381_265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6440 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_281 = add i28 %ps_280, i28 %zext_ln381_265" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6440 'add' 'ps_281' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6441 [1/1] (0.00ns)   --->   "%tmp_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_281, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6441 'bitselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6442 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_661)   --->   "%xor_ln381_660 = xor i1 %tmp_779, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6442 'xor' 'xor_ln381_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6443 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_661 = and i1 %tmp_778, i1 %xor_ln381_660" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6443 'and' 'and_ln381_661' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6444 [1/1] (0.28ns)   --->   "%xor_ln381_661 = xor i1 %tmp_775, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6444 'xor' 'xor_ln381_661' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6445 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_662)   --->   "%select_ln381_528 = select i1 %and_ln381_661, i1 %tmp_775, i1 %xor_ln381_661" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6445 'select' 'select_ln381_528' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6446 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_664)   --->   "%select_ln381_529 = select i1 %and_ln381_661, i1 %xor_ln381_661, i1 %tmp_775" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6446 'select' 'select_ln381_529' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6447 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_664)   --->   "%xor_ln381_662 = xor i1 %tmp_778, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6447 'xor' 'xor_ln381_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_664)   --->   "%or_ln381_529 = or i1 %tmp_779, i1 %xor_ln381_662" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6448 'or' 'or_ln381_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6449 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_662)   --->   "%xor_ln381_663 = xor i1 %select_ln381_528, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6449 'xor' 'xor_ln381_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6450 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_662)   --->   "%or_ln381_530 = or i1 %tmp_779, i1 %xor_ln381_663" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6450 'or' 'or_ln381_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6451 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_662 = and i1 %or_ln381_530, i1 %xor_ln381_661" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6451 'and' 'and_ln381_662' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_664)   --->   "%and_ln381_663 = and i1 %tmp_779, i1 %select_ln381_529" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6452 'and' 'and_ln381_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6453 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_664 = xor i1 %and_ln381_663, i1 %or_ln381_529" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6453 'xor' 'xor_ln381_664' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6454 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_531)   --->   "%and_ln381_664 = and i1 %xor_ln381_664, i1 %tmp_775" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6454 'and' 'and_ln381_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6455 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_531)   --->   "%or_ln381_531 = or i1 %and_ln381_662, i1 %and_ln381_664" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6455 'or' 'or_ln381_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6456 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_531)   --->   "%select_ln381_530 = select i1 %and_ln381_662, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6456 'select' 'select_ln381_530' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6457 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_531 = select i1 %or_ln381_531, i28 %select_ln381_530, i28 %ps_281" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6457 'select' 'select_ln381_531' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6458 [1/1] (0.00ns)   --->   "%shl_ln381_115 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_531, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6458 'bitconcatenate' 'shl_ln381_115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6459 [1/1] (0.00ns)   --->   "%sext_ln381_366 = sext i36 %shl_ln381_115" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6459 'sext' 'sext_ln381_366' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6460 [1/1] (0.00ns)   --->   "%sext_ln381_367 = sext i32 %mul_ln381_133" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6460 'sext' 'sext_ln381_367' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6461 [1/1] (0.00ns)   --->   "%sext_ln381_556 = sext i32 %mul_ln381_133" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6461 'sext' 'sext_ln381_556' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6462 [1/1] (1.02ns)   --->   "%add_ln381_248 = add i37 %sext_ln381_366, i37 %sext_ln381_367" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6462 'add' 'add_ln381_248' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6463 [1/1] (1.02ns)   --->   "%add_ln381_389 = add i36 %shl_ln381_115, i36 %sext_ln381_556" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6463 'add' 'add_ln381_389' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6464 [1/1] (0.00ns)   --->   "%tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_248, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6464 'bitselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6465 [1/1] (0.00ns) (grouped into LUT with out node ps_283)   --->   "%ps_282 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_389, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6465 'partselect' 'ps_282' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6466 [1/1] (0.00ns) (grouped into LUT with out node ps_283)   --->   "%tmp_781 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_389, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6466 'bitselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6467 [1/1] (0.00ns) (grouped into LUT with out node ps_283)   --->   "%tmp_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_133, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6467 'bitselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6468 [1/1] (0.00ns)   --->   "%tmp_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_389, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6468 'bitselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6469 [1/1] (0.00ns) (grouped into LUT with out node ps_283)   --->   "%or_ln381_532 = or i1 %tmp_781, i1 %icmp_ln381_133" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6469 'or' 'or_ln381_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6470 [1/1] (0.00ns) (grouped into LUT with out node ps_283)   --->   "%and_ln381_665 = and i1 %or_ln381_532, i1 %tmp_782" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6470 'and' 'and_ln381_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6471 [1/1] (0.00ns) (grouped into LUT with out node ps_283)   --->   "%zext_ln381_267 = zext i1 %and_ln381_665" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6471 'zext' 'zext_ln381_267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6472 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_283 = add i28 %ps_282, i28 %zext_ln381_267" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6472 'add' 'ps_283' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6473 [1/1] (0.00ns)   --->   "%tmp_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_283, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6473 'bitselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6474 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_666)   --->   "%xor_ln381_665 = xor i1 %tmp_784, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6474 'xor' 'xor_ln381_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6475 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_666 = and i1 %tmp_783, i1 %xor_ln381_665" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6475 'and' 'and_ln381_666' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6476 [1/1] (0.28ns)   --->   "%xor_ln381_666 = xor i1 %tmp_780, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6476 'xor' 'xor_ln381_666' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6477 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_667)   --->   "%select_ln381_532 = select i1 %and_ln381_666, i1 %tmp_780, i1 %xor_ln381_666" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6477 'select' 'select_ln381_532' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_669)   --->   "%select_ln381_533 = select i1 %and_ln381_666, i1 %xor_ln381_666, i1 %tmp_780" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6478 'select' 'select_ln381_533' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6479 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_669)   --->   "%xor_ln381_667 = xor i1 %tmp_783, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6479 'xor' 'xor_ln381_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_669)   --->   "%or_ln381_533 = or i1 %tmp_784, i1 %xor_ln381_667" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6480 'or' 'or_ln381_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6481 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_667)   --->   "%xor_ln381_668 = xor i1 %select_ln381_532, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6481 'xor' 'xor_ln381_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6482 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_667)   --->   "%or_ln381_534 = or i1 %tmp_784, i1 %xor_ln381_668" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6482 'or' 'or_ln381_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6483 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_667 = and i1 %or_ln381_534, i1 %xor_ln381_666" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6483 'and' 'and_ln381_667' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_669)   --->   "%and_ln381_668 = and i1 %tmp_784, i1 %select_ln381_533" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6484 'and' 'and_ln381_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6485 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_669 = xor i1 %and_ln381_668, i1 %or_ln381_533" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6485 'xor' 'xor_ln381_669' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6486 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_535)   --->   "%and_ln381_669 = and i1 %xor_ln381_669, i1 %tmp_780" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6486 'and' 'and_ln381_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6487 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_535)   --->   "%or_ln381_535 = or i1 %and_ln381_667, i1 %and_ln381_669" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6487 'or' 'or_ln381_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6488 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_535)   --->   "%select_ln381_534 = select i1 %and_ln381_667, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6488 'select' 'select_ln381_534' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6489 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_535 = select i1 %or_ln381_535, i28 %select_ln381_534, i28 %ps_283" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6489 'select' 'select_ln381_535' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6490 [1/1] (0.00ns)   --->   "%shl_ln381_121 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_559, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6490 'bitconcatenate' 'shl_ln381_121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6491 [1/1] (0.00ns)   --->   "%sext_ln381_385 = sext i36 %shl_ln381_121" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6491 'sext' 'sext_ln381_385' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6492 [1/1] (0.00ns)   --->   "%sext_ln381_386 = sext i32 %mul_ln381_140" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6492 'sext' 'sext_ln381_386' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6493 [1/1] (0.00ns)   --->   "%sext_ln381_562 = sext i32 %mul_ln381_140" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6493 'sext' 'sext_ln381_562' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6494 [1/1] (1.02ns)   --->   "%add_ln381_261 = add i37 %sext_ln381_385, i37 %sext_ln381_386" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6494 'add' 'add_ln381_261' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6495 [1/1] (1.02ns)   --->   "%add_ln381_402 = add i36 %shl_ln381_121, i36 %sext_ln381_562" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6495 'add' 'add_ln381_402' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6496 [1/1] (0.00ns)   --->   "%tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_261, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6496 'bitselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6497 [1/1] (0.00ns) (grouped into LUT with out node ps_298)   --->   "%ps_297 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_402, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6497 'partselect' 'ps_297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6498 [1/1] (0.00ns) (grouped into LUT with out node ps_298)   --->   "%tmp_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_402, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6498 'bitselect' 'tmp_818' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6499 [1/1] (0.00ns) (grouped into LUT with out node ps_298)   --->   "%tmp_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_140, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6499 'bitselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6500 [1/1] (0.00ns)   --->   "%tmp_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_402, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6500 'bitselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6501 [1/1] (0.00ns) (grouped into LUT with out node ps_298)   --->   "%or_ln381_560 = or i1 %tmp_818, i1 %icmp_ln381_140" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6501 'or' 'or_ln381_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6502 [1/1] (0.00ns) (grouped into LUT with out node ps_298)   --->   "%and_ln381_700 = and i1 %or_ln381_560, i1 %tmp_819" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6502 'and' 'and_ln381_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6503 [1/1] (0.00ns) (grouped into LUT with out node ps_298)   --->   "%zext_ln381_281 = zext i1 %and_ln381_700" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6503 'zext' 'zext_ln381_281' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6504 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_298 = add i28 %ps_297, i28 %zext_ln381_281" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6504 'add' 'ps_298' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6505 [1/1] (0.00ns)   --->   "%tmp_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_298, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6505 'bitselect' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6506 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_701)   --->   "%xor_ln381_700 = xor i1 %tmp_821, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6506 'xor' 'xor_ln381_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6507 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_701 = and i1 %tmp_820, i1 %xor_ln381_700" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6507 'and' 'and_ln381_701' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6508 [1/1] (0.28ns)   --->   "%xor_ln381_701 = xor i1 %tmp_817, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6508 'xor' 'xor_ln381_701' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6509 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_702)   --->   "%select_ln381_560 = select i1 %and_ln381_701, i1 %tmp_817, i1 %xor_ln381_701" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6509 'select' 'select_ln381_560' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6510 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_704)   --->   "%select_ln381_561 = select i1 %and_ln381_701, i1 %xor_ln381_701, i1 %tmp_817" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6510 'select' 'select_ln381_561' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_704)   --->   "%xor_ln381_702 = xor i1 %tmp_820, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6511 'xor' 'xor_ln381_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_704)   --->   "%or_ln381_561 = or i1 %tmp_821, i1 %xor_ln381_702" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6512 'or' 'or_ln381_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6513 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_702)   --->   "%xor_ln381_703 = xor i1 %select_ln381_560, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6513 'xor' 'xor_ln381_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6514 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_702)   --->   "%or_ln381_562 = or i1 %tmp_821, i1 %xor_ln381_703" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6514 'or' 'or_ln381_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6515 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_702 = and i1 %or_ln381_562, i1 %xor_ln381_701" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6515 'and' 'and_ln381_702' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6516 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_704)   --->   "%and_ln381_703 = and i1 %tmp_821, i1 %select_ln381_561" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6516 'and' 'and_ln381_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6517 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_704 = xor i1 %and_ln381_703, i1 %or_ln381_561" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6517 'xor' 'xor_ln381_704' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6518 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_563)   --->   "%and_ln381_704 = and i1 %xor_ln381_704, i1 %tmp_817" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6518 'and' 'and_ln381_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6519 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_563)   --->   "%or_ln381_563 = or i1 %and_ln381_702, i1 %and_ln381_704" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6519 'or' 'or_ln381_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6520 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_563)   --->   "%select_ln381_562 = select i1 %and_ln381_702, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6520 'select' 'select_ln381_562' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6521 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_563 = select i1 %or_ln381_563, i28 %select_ln381_562, i28 %ps_298" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6521 'select' 'select_ln381_563' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6522 [1/1] (0.00ns)   --->   "%shl_ln381_122 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_563, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6522 'bitconcatenate' 'shl_ln381_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6523 [1/1] (0.00ns)   --->   "%sext_ln381_388 = sext i36 %shl_ln381_122" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6523 'sext' 'sext_ln381_388' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6524 [1/1] (0.00ns)   --->   "%sext_ln381_389 = sext i32 %mul_ln381_141" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6524 'sext' 'sext_ln381_389' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6525 [1/1] (0.00ns)   --->   "%sext_ln381_563 = sext i32 %mul_ln381_141" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6525 'sext' 'sext_ln381_563' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6526 [1/1] (1.02ns)   --->   "%add_ln381_263 = add i37 %sext_ln381_388, i37 %sext_ln381_389" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6526 'add' 'add_ln381_263' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6527 [1/1] (1.02ns)   --->   "%add_ln381_404 = add i36 %shl_ln381_122, i36 %sext_ln381_563" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6527 'add' 'add_ln381_404' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6528 [1/1] (0.00ns)   --->   "%tmp_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_263, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6528 'bitselect' 'tmp_822' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6529 [1/1] (0.00ns) (grouped into LUT with out node ps_300)   --->   "%ps_299 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_404, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6529 'partselect' 'ps_299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6530 [1/1] (0.00ns) (grouped into LUT with out node ps_300)   --->   "%tmp_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_404, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6530 'bitselect' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6531 [1/1] (0.00ns) (grouped into LUT with out node ps_300)   --->   "%tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_141, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6531 'bitselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6532 [1/1] (0.00ns)   --->   "%tmp_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_404, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6532 'bitselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6533 [1/1] (0.00ns) (grouped into LUT with out node ps_300)   --->   "%or_ln381_564 = or i1 %tmp_823, i1 %icmp_ln381_141" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6533 'or' 'or_ln381_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6534 [1/1] (0.00ns) (grouped into LUT with out node ps_300)   --->   "%and_ln381_705 = and i1 %or_ln381_564, i1 %tmp_824" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6534 'and' 'and_ln381_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6535 [1/1] (0.00ns) (grouped into LUT with out node ps_300)   --->   "%zext_ln381_283 = zext i1 %and_ln381_705" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6535 'zext' 'zext_ln381_283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6536 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_300 = add i28 %ps_299, i28 %zext_ln381_283" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6536 'add' 'ps_300' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6537 [1/1] (0.00ns)   --->   "%tmp_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_300, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6537 'bitselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6538 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_706)   --->   "%xor_ln381_705 = xor i1 %tmp_826, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6538 'xor' 'xor_ln381_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6539 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_706 = and i1 %tmp_825, i1 %xor_ln381_705" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6539 'and' 'and_ln381_706' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6540 [1/1] (0.28ns)   --->   "%xor_ln381_706 = xor i1 %tmp_822, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6540 'xor' 'xor_ln381_706' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6541 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_707)   --->   "%select_ln381_564 = select i1 %and_ln381_706, i1 %tmp_822, i1 %xor_ln381_706" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6541 'select' 'select_ln381_564' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6542 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_709)   --->   "%select_ln381_565 = select i1 %and_ln381_706, i1 %xor_ln381_706, i1 %tmp_822" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6542 'select' 'select_ln381_565' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6543 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_709)   --->   "%xor_ln381_707 = xor i1 %tmp_825, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6543 'xor' 'xor_ln381_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6544 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_709)   --->   "%or_ln381_565 = or i1 %tmp_826, i1 %xor_ln381_707" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6544 'or' 'or_ln381_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6545 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_707)   --->   "%xor_ln381_708 = xor i1 %select_ln381_564, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6545 'xor' 'xor_ln381_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6546 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_707)   --->   "%or_ln381_566 = or i1 %tmp_826, i1 %xor_ln381_708" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6546 'or' 'or_ln381_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6547 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_707 = and i1 %or_ln381_566, i1 %xor_ln381_706" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6547 'and' 'and_ln381_707' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6548 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_709)   --->   "%and_ln381_708 = and i1 %tmp_826, i1 %select_ln381_565" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6548 'and' 'and_ln381_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6549 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_709 = xor i1 %and_ln381_708, i1 %or_ln381_565" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6549 'xor' 'xor_ln381_709' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6550 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_567)   --->   "%and_ln381_709 = and i1 %xor_ln381_709, i1 %tmp_822" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6550 'and' 'and_ln381_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6551 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_567)   --->   "%or_ln381_567 = or i1 %and_ln381_707, i1 %and_ln381_709" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6551 'or' 'or_ln381_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6552 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_567)   --->   "%select_ln381_566 = select i1 %and_ln381_707, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6552 'select' 'select_ln381_566' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6553 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_567 = select i1 %or_ln381_567, i28 %select_ln381_566, i28 %ps_300" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6553 'select' 'select_ln381_567' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6554 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_736)   --->   "%xor_ln381_735 = xor i1 %tmp_858, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6554 'xor' 'xor_ln381_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6555 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_736 = and i1 %tmp_857, i1 %xor_ln381_735" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6555 'and' 'and_ln381_736' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6556 [1/1] (0.28ns)   --->   "%xor_ln381_736 = xor i1 %tmp_854, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6556 'xor' 'xor_ln381_736' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6557 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_737)   --->   "%select_ln381_588 = select i1 %and_ln381_736, i1 %tmp_854, i1 %xor_ln381_736" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6557 'select' 'select_ln381_588' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_739)   --->   "%select_ln381_589 = select i1 %and_ln381_736, i1 %xor_ln381_736, i1 %tmp_854" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6558 'select' 'select_ln381_589' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6559 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_739)   --->   "%xor_ln381_737 = xor i1 %tmp_857, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6559 'xor' 'xor_ln381_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6560 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_739)   --->   "%or_ln381_589 = or i1 %tmp_858, i1 %xor_ln381_737" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6560 'or' 'or_ln381_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6561 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_737)   --->   "%xor_ln381_738 = xor i1 %select_ln381_588, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6561 'xor' 'xor_ln381_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6562 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_737)   --->   "%or_ln381_590 = or i1 %tmp_858, i1 %xor_ln381_738" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6562 'or' 'or_ln381_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6563 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_737 = and i1 %or_ln381_590, i1 %xor_ln381_736" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6563 'and' 'and_ln381_737' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_739)   --->   "%and_ln381_738 = and i1 %tmp_858, i1 %select_ln381_589" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6564 'and' 'and_ln381_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6565 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_739 = xor i1 %and_ln381_738, i1 %or_ln381_589" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6565 'xor' 'xor_ln381_739' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6566 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_591)   --->   "%and_ln381_739 = and i1 %xor_ln381_739, i1 %tmp_854" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6566 'and' 'and_ln381_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6567 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_591)   --->   "%or_ln381_591 = or i1 %and_ln381_737, i1 %and_ln381_739" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6567 'or' 'or_ln381_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6568 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_591)   --->   "%select_ln381_590 = select i1 %and_ln381_737, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6568 'select' 'select_ln381_590' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6569 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_591 = select i1 %or_ln381_591, i28 %select_ln381_590, i28 %ps_313" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6569 'select' 'select_ln381_591' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6570 [1/1] (0.00ns)   --->   "%shl_ln381_128 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_591, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6570 'bitconcatenate' 'shl_ln381_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6571 [1/1] (0.00ns)   --->   "%sext_ln381_407 = sext i36 %shl_ln381_128" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6571 'sext' 'sext_ln381_407' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6572 [1/1] (0.00ns)   --->   "%sext_ln381_408 = sext i32 %mul_ln381_148" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6572 'sext' 'sext_ln381_408' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6573 [1/1] (0.00ns)   --->   "%sext_ln381_569 = sext i32 %mul_ln381_148" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6573 'sext' 'sext_ln381_569' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6574 [1/1] (1.02ns)   --->   "%add_ln381_276 = add i37 %sext_ln381_407, i37 %sext_ln381_408" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6574 'add' 'add_ln381_276' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6575 [1/1] (1.02ns)   --->   "%add_ln381_417 = add i36 %shl_ln381_128, i36 %sext_ln381_569" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6575 'add' 'add_ln381_417' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6576 [1/1] (0.00ns)   --->   "%tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_276, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6576 'bitselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6577 [1/1] (0.00ns) (grouped into LUT with out node ps_315)   --->   "%ps_314 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_417, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6577 'partselect' 'ps_314' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6578 [1/1] (0.00ns) (grouped into LUT with out node ps_315)   --->   "%tmp_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_417, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6578 'bitselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6579 [1/1] (0.00ns) (grouped into LUT with out node ps_315)   --->   "%tmp_861 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_148, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6579 'bitselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6580 [1/1] (0.00ns)   --->   "%tmp_862 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_417, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6580 'bitselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6581 [1/1] (0.00ns) (grouped into LUT with out node ps_315)   --->   "%or_ln381_592 = or i1 %tmp_860, i1 %icmp_ln381_148" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6581 'or' 'or_ln381_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6582 [1/1] (0.00ns) (grouped into LUT with out node ps_315)   --->   "%and_ln381_740 = and i1 %or_ln381_592, i1 %tmp_861" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6582 'and' 'and_ln381_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6583 [1/1] (0.00ns) (grouped into LUT with out node ps_315)   --->   "%zext_ln381_297 = zext i1 %and_ln381_740" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6583 'zext' 'zext_ln381_297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6584 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_315 = add i28 %ps_314, i28 %zext_ln381_297" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6584 'add' 'ps_315' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6585 [1/1] (0.00ns)   --->   "%tmp_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_315, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6585 'bitselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6586 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_741)   --->   "%xor_ln381_740 = xor i1 %tmp_863, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6586 'xor' 'xor_ln381_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6587 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_741 = and i1 %tmp_862, i1 %xor_ln381_740" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6587 'and' 'and_ln381_741' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6588 [1/1] (0.28ns)   --->   "%xor_ln381_741 = xor i1 %tmp_859, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6588 'xor' 'xor_ln381_741' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6589 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_742)   --->   "%select_ln381_592 = select i1 %and_ln381_741, i1 %tmp_859, i1 %xor_ln381_741" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6589 'select' 'select_ln381_592' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_744)   --->   "%select_ln381_593 = select i1 %and_ln381_741, i1 %xor_ln381_741, i1 %tmp_859" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6590 'select' 'select_ln381_593' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6591 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_744)   --->   "%xor_ln381_742 = xor i1 %tmp_862, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6591 'xor' 'xor_ln381_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6592 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_744)   --->   "%or_ln381_593 = or i1 %tmp_863, i1 %xor_ln381_742" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6592 'or' 'or_ln381_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6593 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_742)   --->   "%xor_ln381_743 = xor i1 %select_ln381_592, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6593 'xor' 'xor_ln381_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6594 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_742)   --->   "%or_ln381_594 = or i1 %tmp_863, i1 %xor_ln381_743" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6594 'or' 'or_ln381_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6595 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_742 = and i1 %or_ln381_594, i1 %xor_ln381_741" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6595 'and' 'and_ln381_742' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6596 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_744)   --->   "%and_ln381_743 = and i1 %tmp_863, i1 %select_ln381_593" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6596 'and' 'and_ln381_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6597 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_744 = xor i1 %and_ln381_743, i1 %or_ln381_593" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6597 'xor' 'xor_ln381_744' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6598 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_595)   --->   "%and_ln381_744 = and i1 %xor_ln381_744, i1 %tmp_859" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6598 'and' 'and_ln381_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6599 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_595)   --->   "%or_ln381_595 = or i1 %and_ln381_742, i1 %and_ln381_744" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6599 'or' 'or_ln381_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6600 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_595)   --->   "%select_ln381_594 = select i1 %and_ln381_742, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6600 'select' 'select_ln381_594' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6601 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_595 = select i1 %or_ln381_595, i28 %select_ln381_594, i28 %ps_315" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6601 'select' 'select_ln381_595' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6602 [1/1] (0.00ns)   --->   "%shl_ln381_129 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_595, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6602 'bitconcatenate' 'shl_ln381_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6603 [1/1] (0.00ns)   --->   "%sext_ln381_410 = sext i36 %shl_ln381_129" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6603 'sext' 'sext_ln381_410' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6604 [1/1] (0.00ns)   --->   "%sext_ln381_411 = sext i32 %mul_ln381_149" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6604 'sext' 'sext_ln381_411' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6605 [1/1] (0.00ns)   --->   "%sext_ln381_570 = sext i32 %mul_ln381_149" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6605 'sext' 'sext_ln381_570' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6606 [1/1] (1.02ns)   --->   "%add_ln381_278 = add i37 %sext_ln381_410, i37 %sext_ln381_411" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6606 'add' 'add_ln381_278' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6607 [1/1] (1.02ns)   --->   "%add_ln381_419 = add i36 %shl_ln381_129, i36 %sext_ln381_570" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6607 'add' 'add_ln381_419' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6608 [1/1] (0.00ns)   --->   "%tmp_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_278, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6608 'bitselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6609 [1/1] (0.00ns) (grouped into LUT with out node ps_317)   --->   "%ps_316 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_419, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6609 'partselect' 'ps_316' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6610 [1/1] (0.00ns) (grouped into LUT with out node ps_317)   --->   "%tmp_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_419, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6610 'bitselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6611 [1/1] (0.00ns) (grouped into LUT with out node ps_317)   --->   "%tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_149, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6611 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6612 [1/1] (0.00ns)   --->   "%tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_419, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6612 'bitselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6613 [1/1] (0.00ns) (grouped into LUT with out node ps_317)   --->   "%or_ln381_596 = or i1 %tmp_865, i1 %icmp_ln381_149" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6613 'or' 'or_ln381_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6614 [1/1] (0.00ns) (grouped into LUT with out node ps_317)   --->   "%and_ln381_745 = and i1 %or_ln381_596, i1 %tmp_866" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6614 'and' 'and_ln381_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6615 [1/1] (0.00ns) (grouped into LUT with out node ps_317)   --->   "%zext_ln381_299 = zext i1 %and_ln381_745" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6615 'zext' 'zext_ln381_299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6616 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_317 = add i28 %ps_316, i28 %zext_ln381_299" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6616 'add' 'ps_317' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6617 [1/1] (0.00ns)   --->   "%tmp_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_317, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6617 'bitselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6618 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_746)   --->   "%xor_ln381_745 = xor i1 %tmp_868, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6618 'xor' 'xor_ln381_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6619 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_746 = and i1 %tmp_867, i1 %xor_ln381_745" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6619 'and' 'and_ln381_746' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6620 [1/1] (0.28ns)   --->   "%xor_ln381_746 = xor i1 %tmp_864, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6620 'xor' 'xor_ln381_746' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6621 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_747)   --->   "%select_ln381_596 = select i1 %and_ln381_746, i1 %tmp_864, i1 %xor_ln381_746" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6621 'select' 'select_ln381_596' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6622 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_749)   --->   "%select_ln381_597 = select i1 %and_ln381_746, i1 %xor_ln381_746, i1 %tmp_864" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6622 'select' 'select_ln381_597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6623 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_749)   --->   "%xor_ln381_747 = xor i1 %tmp_867, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6623 'xor' 'xor_ln381_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_749)   --->   "%or_ln381_597 = or i1 %tmp_868, i1 %xor_ln381_747" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6624 'or' 'or_ln381_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6625 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_747)   --->   "%xor_ln381_748 = xor i1 %select_ln381_596, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6625 'xor' 'xor_ln381_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6626 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_747)   --->   "%or_ln381_598 = or i1 %tmp_868, i1 %xor_ln381_748" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6626 'or' 'or_ln381_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6627 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_747 = and i1 %or_ln381_598, i1 %xor_ln381_746" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6627 'and' 'and_ln381_747' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_749)   --->   "%and_ln381_748 = and i1 %tmp_868, i1 %select_ln381_597" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6628 'and' 'and_ln381_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6629 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_749 = xor i1 %and_ln381_748, i1 %or_ln381_597" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6629 'xor' 'xor_ln381_749' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6630 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_599)   --->   "%and_ln381_749 = and i1 %xor_ln381_749, i1 %tmp_864" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6630 'and' 'and_ln381_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6631 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_599)   --->   "%or_ln381_599 = or i1 %and_ln381_747, i1 %and_ln381_749" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6631 'or' 'or_ln381_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6632 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_599)   --->   "%select_ln381_598 = select i1 %and_ln381_747, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6632 'select' 'select_ln381_598' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6633 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_599 = select i1 %or_ln381_599, i28 %select_ln381_598, i28 %ps_317" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6633 'select' 'select_ln381_599' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6634 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_766)   --->   "%xor_ln381_765 = xor i1 %tmp_890, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6634 'xor' 'xor_ln381_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6635 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_766 = and i1 %tmp_889, i1 %xor_ln381_765" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6635 'and' 'and_ln381_766' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6636 [1/1] (0.28ns)   --->   "%xor_ln381_766 = xor i1 %tmp_886, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6636 'xor' 'xor_ln381_766' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6637 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_767)   --->   "%select_ln381_612 = select i1 %and_ln381_766, i1 %tmp_886, i1 %xor_ln381_766" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6637 'select' 'select_ln381_612' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6638 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_769)   --->   "%select_ln381_613 = select i1 %and_ln381_766, i1 %xor_ln381_766, i1 %tmp_886" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6638 'select' 'select_ln381_613' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6639 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_769)   --->   "%xor_ln381_767 = xor i1 %tmp_889, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6639 'xor' 'xor_ln381_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_769)   --->   "%or_ln381_613 = or i1 %tmp_890, i1 %xor_ln381_767" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6640 'or' 'or_ln381_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6641 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_767)   --->   "%xor_ln381_768 = xor i1 %select_ln381_612, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6641 'xor' 'xor_ln381_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6642 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_767)   --->   "%or_ln381_614 = or i1 %tmp_890, i1 %xor_ln381_768" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6642 'or' 'or_ln381_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6643 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_767 = and i1 %or_ln381_614, i1 %xor_ln381_766" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6643 'and' 'and_ln381_767' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_769)   --->   "%and_ln381_768 = and i1 %tmp_890, i1 %select_ln381_613" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6644 'and' 'and_ln381_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6645 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_769 = xor i1 %and_ln381_768, i1 %or_ln381_613" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6645 'xor' 'xor_ln381_769' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6646 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_615)   --->   "%and_ln381_769 = and i1 %xor_ln381_769, i1 %tmp_886" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6646 'and' 'and_ln381_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6647 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_615)   --->   "%or_ln381_615 = or i1 %and_ln381_767, i1 %and_ln381_769" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6647 'or' 'or_ln381_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6648 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_615)   --->   "%select_ln381_614 = select i1 %and_ln381_767, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6648 'select' 'select_ln381_614' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6649 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_615 = select i1 %or_ln381_615, i28 %select_ln381_614, i28 %ps_326" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6649 'select' 'select_ln381_615' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6650 [1/1] (0.00ns)   --->   "%shl_ln381_133 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_615, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6650 'bitconcatenate' 'shl_ln381_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6651 [1/1] (0.00ns)   --->   "%sext_ln381_423 = sext i36 %shl_ln381_133" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6651 'sext' 'sext_ln381_423' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6652 [1/1] (0.00ns)   --->   "%sext_ln381_424 = sext i32 %mul_ln381_154" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6652 'sext' 'sext_ln381_424' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6653 [1/1] (0.00ns)   --->   "%sext_ln381_574 = sext i32 %mul_ln381_154" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6653 'sext' 'sext_ln381_574' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6654 [1/1] (1.02ns)   --->   "%add_ln381_287 = add i37 %sext_ln381_423, i37 %sext_ln381_424" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6654 'add' 'add_ln381_287' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6655 [1/1] (1.02ns)   --->   "%add_ln381_428 = add i36 %shl_ln381_133, i36 %sext_ln381_574" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6655 'add' 'add_ln381_428' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6656 [1/1] (0.00ns)   --->   "%tmp_891 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_287, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6656 'bitselect' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6657 [1/1] (0.00ns) (grouped into LUT with out node ps_328)   --->   "%ps_327 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_428, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6657 'partselect' 'ps_327' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6658 [1/1] (0.00ns) (grouped into LUT with out node ps_328)   --->   "%tmp_892 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_428, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6658 'bitselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6659 [1/1] (0.00ns) (grouped into LUT with out node ps_328)   --->   "%tmp_893 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_154, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6659 'bitselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6660 [1/1] (0.00ns)   --->   "%tmp_894 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_428, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6660 'bitselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6661 [1/1] (0.00ns) (grouped into LUT with out node ps_328)   --->   "%or_ln381_616 = or i1 %tmp_892, i1 %icmp_ln381_154" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6661 'or' 'or_ln381_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6662 [1/1] (0.00ns) (grouped into LUT with out node ps_328)   --->   "%and_ln381_770 = and i1 %or_ln381_616, i1 %tmp_893" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6662 'and' 'and_ln381_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6663 [1/1] (0.00ns) (grouped into LUT with out node ps_328)   --->   "%zext_ln381_309 = zext i1 %and_ln381_770" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6663 'zext' 'zext_ln381_309' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6664 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_328 = add i28 %ps_327, i28 %zext_ln381_309" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6664 'add' 'ps_328' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6665 [1/1] (0.00ns)   --->   "%tmp_895 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_328, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6665 'bitselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6666 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_771)   --->   "%xor_ln381_770 = xor i1 %tmp_895, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6666 'xor' 'xor_ln381_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6667 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_771 = and i1 %tmp_894, i1 %xor_ln381_770" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6667 'and' 'and_ln381_771' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6668 [1/1] (0.28ns)   --->   "%xor_ln381_771 = xor i1 %tmp_891, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6668 'xor' 'xor_ln381_771' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6669 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_772)   --->   "%select_ln381_616 = select i1 %and_ln381_771, i1 %tmp_891, i1 %xor_ln381_771" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6669 'select' 'select_ln381_616' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6670 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_774)   --->   "%select_ln381_617 = select i1 %and_ln381_771, i1 %xor_ln381_771, i1 %tmp_891" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6670 'select' 'select_ln381_617' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6671 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_774)   --->   "%xor_ln381_772 = xor i1 %tmp_894, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6671 'xor' 'xor_ln381_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6672 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_774)   --->   "%or_ln381_617 = or i1 %tmp_895, i1 %xor_ln381_772" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6672 'or' 'or_ln381_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6673 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_772)   --->   "%xor_ln381_773 = xor i1 %select_ln381_616, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6673 'xor' 'xor_ln381_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6674 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_772)   --->   "%or_ln381_618 = or i1 %tmp_895, i1 %xor_ln381_773" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6674 'or' 'or_ln381_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6675 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_772 = and i1 %or_ln381_618, i1 %xor_ln381_771" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6675 'and' 'and_ln381_772' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_774)   --->   "%and_ln381_773 = and i1 %tmp_895, i1 %select_ln381_617" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6676 'and' 'and_ln381_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6677 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_774 = xor i1 %and_ln381_773, i1 %or_ln381_617" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6677 'xor' 'xor_ln381_774' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6678 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_619)   --->   "%and_ln381_774 = and i1 %xor_ln381_774, i1 %tmp_891" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6678 'and' 'and_ln381_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6679 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_619)   --->   "%or_ln381_619 = or i1 %and_ln381_772, i1 %and_ln381_774" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6679 'or' 'or_ln381_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6680 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_619)   --->   "%select_ln381_618 = select i1 %and_ln381_772, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6680 'select' 'select_ln381_618' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6681 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_619 = select i1 %or_ln381_619, i28 %select_ln381_618, i28 %ps_328" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6681 'select' 'select_ln381_619' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6682 [1/1] (0.00ns)   --->   "%shl_ln381_134 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_619, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6682 'bitconcatenate' 'shl_ln381_134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6683 [1/1] (0.00ns)   --->   "%sext_ln381_426 = sext i36 %shl_ln381_134" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6683 'sext' 'sext_ln381_426' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6684 [1/1] (0.00ns)   --->   "%sext_ln381_427 = sext i32 %mul_ln381_155" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6684 'sext' 'sext_ln381_427' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6685 [1/1] (0.00ns)   --->   "%sext_ln381_575 = sext i32 %mul_ln381_155" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6685 'sext' 'sext_ln381_575' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6686 [1/1] (1.02ns)   --->   "%add_ln381_289 = add i37 %sext_ln381_426, i37 %sext_ln381_427" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6686 'add' 'add_ln381_289' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6687 [1/1] (1.02ns)   --->   "%add_ln381_430 = add i36 %shl_ln381_134, i36 %sext_ln381_575" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6687 'add' 'add_ln381_430' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6688 [1/1] (0.00ns)   --->   "%tmp_896 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_289, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6688 'bitselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6689 [1/1] (0.00ns) (grouped into LUT with out node ps_330)   --->   "%ps_329 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_430, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6689 'partselect' 'ps_329' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6690 [1/1] (0.00ns) (grouped into LUT with out node ps_330)   --->   "%tmp_897 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_430, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6690 'bitselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6691 [1/1] (0.00ns) (grouped into LUT with out node ps_330)   --->   "%tmp_898 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_155, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6691 'bitselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6692 [1/1] (0.00ns)   --->   "%tmp_899 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_430, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6692 'bitselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6693 [1/1] (0.00ns) (grouped into LUT with out node ps_330)   --->   "%or_ln381_620 = or i1 %tmp_897, i1 %icmp_ln381_155" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6693 'or' 'or_ln381_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6694 [1/1] (0.00ns) (grouped into LUT with out node ps_330)   --->   "%and_ln381_775 = and i1 %or_ln381_620, i1 %tmp_898" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6694 'and' 'and_ln381_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6695 [1/1] (0.00ns) (grouped into LUT with out node ps_330)   --->   "%zext_ln381_311 = zext i1 %and_ln381_775" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6695 'zext' 'zext_ln381_311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6696 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_330 = add i28 %ps_329, i28 %zext_ln381_311" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6696 'add' 'ps_330' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6697 [1/1] (0.00ns)   --->   "%tmp_900 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_330, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6697 'bitselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6698 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_776)   --->   "%xor_ln381_775 = xor i1 %tmp_900, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6698 'xor' 'xor_ln381_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6699 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_776 = and i1 %tmp_899, i1 %xor_ln381_775" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6699 'and' 'and_ln381_776' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6700 [1/1] (0.28ns)   --->   "%xor_ln381_776 = xor i1 %tmp_896, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6700 'xor' 'xor_ln381_776' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6701 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_777)   --->   "%select_ln381_620 = select i1 %and_ln381_776, i1 %tmp_896, i1 %xor_ln381_776" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6701 'select' 'select_ln381_620' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6702 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_779)   --->   "%select_ln381_621 = select i1 %and_ln381_776, i1 %xor_ln381_776, i1 %tmp_896" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6702 'select' 'select_ln381_621' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6703 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_779)   --->   "%xor_ln381_777 = xor i1 %tmp_899, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6703 'xor' 'xor_ln381_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_779)   --->   "%or_ln381_621 = or i1 %tmp_900, i1 %xor_ln381_777" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6704 'or' 'or_ln381_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6705 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_777)   --->   "%xor_ln381_778 = xor i1 %select_ln381_620, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6705 'xor' 'xor_ln381_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6706 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_777)   --->   "%or_ln381_622 = or i1 %tmp_900, i1 %xor_ln381_778" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6706 'or' 'or_ln381_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6707 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_777 = and i1 %or_ln381_622, i1 %xor_ln381_776" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6707 'and' 'and_ln381_777' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6708 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_779)   --->   "%and_ln381_778 = and i1 %tmp_900, i1 %select_ln381_621" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6708 'and' 'and_ln381_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6709 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_779 = xor i1 %and_ln381_778, i1 %or_ln381_621" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6709 'xor' 'xor_ln381_779' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6710 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_623)   --->   "%and_ln381_779 = and i1 %xor_ln381_779, i1 %tmp_896" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6710 'and' 'and_ln381_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6711 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_623)   --->   "%or_ln381_623 = or i1 %and_ln381_777, i1 %and_ln381_779" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6711 'or' 'or_ln381_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 6712 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_623)   --->   "%select_ln381_622 = select i1 %and_ln381_777, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6712 'select' 'select_ln381_622' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 6713 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_623 = select i1 %or_ln381_623, i28 %select_ln381_622, i28 %ps_330" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6713 'select' 'select_ln381_623' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 7580 [1/1] (0.00ns)   --->   "%acc_load = load i28 %acc"   --->   Operation 7580 'load' 'acc_load' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_6 : Operation 7581 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i28P0A, i28 %acc_1_out, i28 %acc_load"   --->   Operation 7581 'write' 'write_ln0' <Predicate = (icmp_ln361)> <Delay = 0.00>
ST_6 : Operation 7582 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 7582 'ret' 'ret_ln0' <Predicate = (icmp_ln361)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.80>
ST_7 : Operation 6714 [1/1] (0.00ns)   --->   "%acc_load_1 = load i28 %acc" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6714 'load' 'acc_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6715 [1/1] (0.00ns)   --->   "%sext_ln383 = sext i28 %acc_load_1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6715 'sext' 'sext_ln383' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6716 [1/1] (0.00ns)   --->   "%sext_ln383_1 = sext i28 %ps_16" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6716 'sext' 'sext_ln383_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6717 [1/1] (0.97ns)   --->   "%add_ln383 = add i29 %sext_ln383_1, i29 %sext_ln383" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6717 'add' 'add_ln383' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6718 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6718 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6719 [1/1] (0.97ns)   --->   "%acc_1 = add i28 %ps_16, i28 %acc_load_1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6719 'add' 'acc_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6720 [1/1] (0.00ns)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_1, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6720 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6721 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%xor_ln383 = xor i1 %tmp_123, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6721 'xor' 'xor_ln383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6722 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%and_ln383 = and i1 %tmp_124, i1 %xor_ln383" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6722 'and' 'and_ln383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6723 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%xor_ln383_1 = xor i1 %tmp_123, i1 %tmp_124" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6723 'xor' 'xor_ln383_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6724 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%select_ln383 = select i1 %and_ln383, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6724 'select' 'select_ln383' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6725 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_2 = select i1 %xor_ln383_1, i28 %select_ln383, i28 %acc_1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6725 'select' 'acc_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6726 [1/1] (0.00ns)   --->   "%sext_ln383_2 = sext i28 %acc_2" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6726 'sext' 'sext_ln383_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6727 [1/1] (0.00ns)   --->   "%sext_ln383_3 = sext i28 %ps_33" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6727 'sext' 'sext_ln383_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6728 [1/1] (0.97ns)   --->   "%add_ln383_2 = add i29 %sext_ln383_3, i29 %sext_ln383_2" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6728 'add' 'add_ln383_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6729 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_2, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6729 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6730 [1/1] (0.97ns)   --->   "%acc_3 = add i28 %ps_33, i28 %acc_2" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6730 'add' 'acc_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6731 [1/1] (0.00ns)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_3, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6731 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6732 [1/1] (0.00ns) (grouped into LUT with out node acc_4)   --->   "%xor_ln383_2 = xor i1 %tmp_165, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6732 'xor' 'xor_ln383_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6733 [1/1] (0.00ns) (grouped into LUT with out node acc_4)   --->   "%and_ln383_1 = and i1 %tmp_166, i1 %xor_ln383_2" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6733 'and' 'and_ln383_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6734 [1/1] (0.00ns) (grouped into LUT with out node acc_4)   --->   "%xor_ln383_3 = xor i1 %tmp_165, i1 %tmp_166" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6734 'xor' 'xor_ln383_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6735 [1/1] (0.00ns) (grouped into LUT with out node acc_4)   --->   "%select_ln383_2 = select i1 %and_ln383_1, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6735 'select' 'select_ln383_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6736 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_4 = select i1 %xor_ln383_3, i28 %select_ln383_2, i28 %acc_3" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6736 'select' 'acc_4' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6737 [1/1] (0.00ns)   --->   "%shl_ln381_19 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_91, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6737 'bitconcatenate' 'shl_ln381_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6738 [1/1] (0.00ns)   --->   "%sext_ln381_64 = sext i36 %shl_ln381_19" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6738 'sext' 'sext_ln381_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6739 [1/1] (0.00ns)   --->   "%sext_ln381_65 = sext i32 %mul_ln381_23" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6739 'sext' 'sext_ln381_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6740 [1/1] (0.00ns)   --->   "%sext_ln381_460 = sext i32 %mul_ln381_23" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6740 'sext' 'sext_ln381_460' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6741 [1/1] (1.02ns)   --->   "%add_ln381_42 = add i37 %sext_ln381_64, i37 %sext_ln381_65" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6741 'add' 'add_ln381_42' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6742 [1/1] (1.02ns)   --->   "%add_ln381_82 = add i36 %shl_ln381_19, i36 %sext_ln381_460" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6742 'add' 'add_ln381_82' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6743 [1/1] (0.00ns)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_42, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6743 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6744 [1/1] (0.00ns) (grouped into LUT with out node ps_49)   --->   "%ps_48 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_82, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6744 'partselect' 'ps_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6745 [1/1] (0.00ns) (grouped into LUT with out node ps_49)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_82, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6745 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6746 [1/1] (0.00ns) (grouped into LUT with out node ps_49)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_23, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6746 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6747 [1/1] (0.00ns)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_82, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6747 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6748 [1/1] (0.00ns) (grouped into LUT with out node ps_49)   --->   "%or_ln381_92 = or i1 %tmp_203, i1 %icmp_ln381_23" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6748 'or' 'or_ln381_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6749 [1/1] (0.00ns) (grouped into LUT with out node ps_49)   --->   "%and_ln381_115 = and i1 %or_ln381_92, i1 %tmp_204" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6749 'and' 'and_ln381_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6750 [1/1] (0.00ns) (grouped into LUT with out node ps_49)   --->   "%zext_ln381_47 = zext i1 %and_ln381_115" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6750 'zext' 'zext_ln381_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6751 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_49 = add i28 %ps_48, i28 %zext_ln381_47" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6751 'add' 'ps_49' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6752 [1/1] (0.00ns)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_49, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6752 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6753 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_116)   --->   "%xor_ln381_115 = xor i1 %tmp_206, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6753 'xor' 'xor_ln381_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6754 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_116 = and i1 %tmp_205, i1 %xor_ln381_115" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6754 'and' 'and_ln381_116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6755 [1/1] (0.28ns)   --->   "%xor_ln381_116 = xor i1 %tmp_202, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6755 'xor' 'xor_ln381_116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6756 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_117)   --->   "%select_ln381_92 = select i1 %and_ln381_116, i1 %tmp_202, i1 %xor_ln381_116" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6756 'select' 'select_ln381_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6757 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_119)   --->   "%select_ln381_93 = select i1 %and_ln381_116, i1 %xor_ln381_116, i1 %tmp_202" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6757 'select' 'select_ln381_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6758 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_119)   --->   "%xor_ln381_117 = xor i1 %tmp_205, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6758 'xor' 'xor_ln381_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6759 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_119)   --->   "%or_ln381_93 = or i1 %tmp_206, i1 %xor_ln381_117" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6759 'or' 'or_ln381_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6760 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_117)   --->   "%xor_ln381_118 = xor i1 %select_ln381_92, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6760 'xor' 'xor_ln381_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6761 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_117)   --->   "%or_ln381_94 = or i1 %tmp_206, i1 %xor_ln381_118" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6761 'or' 'or_ln381_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6762 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_117 = and i1 %or_ln381_94, i1 %xor_ln381_116" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6762 'and' 'and_ln381_117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6763 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_119)   --->   "%and_ln381_118 = and i1 %tmp_206, i1 %select_ln381_93" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6763 'and' 'and_ln381_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6764 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_119 = xor i1 %and_ln381_118, i1 %or_ln381_93" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6764 'xor' 'xor_ln381_119' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6765 [1/1] (0.00ns) (grouped into LUT with out node ps_50)   --->   "%and_ln381_119 = and i1 %xor_ln381_119, i1 %tmp_202" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6765 'and' 'and_ln381_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6766 [1/1] (0.00ns) (grouped into LUT with out node ps_50)   --->   "%select_ln381_94 = select i1 %and_ln381_117, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6766 'select' 'select_ln381_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6767 [1/1] (0.00ns) (grouped into LUT with out node ps_50)   --->   "%or_ln381_95 = or i1 %and_ln381_117, i1 %and_ln381_119" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6767 'or' 'or_ln381_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6768 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_50 = select i1 %or_ln381_95, i28 %select_ln381_94, i28 %ps_49" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6768 'select' 'ps_50' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6769 [1/1] (0.00ns)   --->   "%sext_ln383_4 = sext i28 %acc_4" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6769 'sext' 'sext_ln383_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6770 [1/1] (0.00ns)   --->   "%sext_ln383_5 = sext i28 %ps_50" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6770 'sext' 'sext_ln383_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6771 [1/1] (0.97ns)   --->   "%add_ln383_4 = add i29 %sext_ln383_5, i29 %sext_ln383_4" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6771 'add' 'add_ln383_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6772 [1/1] (0.00ns)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_4, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6772 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6773 [1/1] (0.97ns)   --->   "%acc_5 = add i28 %ps_50, i28 %acc_4" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6773 'add' 'acc_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6774 [1/1] (0.00ns)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_5, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6774 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6775 [1/1] (0.00ns) (grouped into LUT with out node acc_6)   --->   "%xor_ln383_4 = xor i1 %tmp_207, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6775 'xor' 'xor_ln383_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6776 [1/1] (0.00ns) (grouped into LUT with out node acc_6)   --->   "%and_ln383_2 = and i1 %tmp_208, i1 %xor_ln383_4" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6776 'and' 'and_ln383_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6777 [1/1] (0.00ns) (grouped into LUT with out node acc_6)   --->   "%xor_ln383_5 = xor i1 %tmp_207, i1 %tmp_208" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6777 'xor' 'xor_ln383_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6778 [1/1] (0.00ns) (grouped into LUT with out node acc_6)   --->   "%select_ln383_4 = select i1 %and_ln383_2, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6778 'select' 'select_ln383_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6779 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_6 = select i1 %xor_ln383_5, i28 %select_ln383_4, i28 %acc_5" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6779 'select' 'acc_6' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6780 [1/1] (0.00ns)   --->   "%shl_ln381_26 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_123, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6780 'bitconcatenate' 'shl_ln381_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6781 [1/1] (0.00ns)   --->   "%sext_ln381_86 = sext i36 %shl_ln381_26" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6781 'sext' 'sext_ln381_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6782 [1/1] (0.00ns)   --->   "%sext_ln381_87 = sext i32 %mul_ln381_31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6782 'sext' 'sext_ln381_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6783 [1/1] (0.00ns)   --->   "%sext_ln381_467 = sext i32 %mul_ln381_31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6783 'sext' 'sext_ln381_467' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6784 [1/1] (1.02ns)   --->   "%add_ln381_57 = add i37 %sext_ln381_86, i37 %sext_ln381_87" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6784 'add' 'add_ln381_57' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6785 [1/1] (1.02ns)   --->   "%add_ln381_110 = add i36 %shl_ln381_26, i36 %sext_ln381_467" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6785 'add' 'add_ln381_110' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6786 [1/1] (0.00ns)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_57, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6786 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6787 [1/1] (0.00ns) (grouped into LUT with out node ps_66)   --->   "%ps_65 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_110, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6787 'partselect' 'ps_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6788 [1/1] (0.00ns) (grouped into LUT with out node ps_66)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_110, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6788 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6789 [1/1] (0.00ns) (grouped into LUT with out node ps_66)   --->   "%tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_31, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6789 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6790 [1/1] (0.00ns)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_110, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6790 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6791 [1/1] (0.00ns) (grouped into LUT with out node ps_66)   --->   "%or_ln381_124 = or i1 %tmp_245, i1 %icmp_ln381_31" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6791 'or' 'or_ln381_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6792 [1/1] (0.00ns) (grouped into LUT with out node ps_66)   --->   "%and_ln381_155 = and i1 %or_ln381_124, i1 %tmp_246" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6792 'and' 'and_ln381_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6793 [1/1] (0.00ns) (grouped into LUT with out node ps_66)   --->   "%zext_ln381_63 = zext i1 %and_ln381_155" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6793 'zext' 'zext_ln381_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6794 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_66 = add i28 %ps_65, i28 %zext_ln381_63" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6794 'add' 'ps_66' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6795 [1/1] (0.00ns)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_66, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6795 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6796 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_156)   --->   "%xor_ln381_155 = xor i1 %tmp_248, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6796 'xor' 'xor_ln381_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6797 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_156 = and i1 %tmp_247, i1 %xor_ln381_155" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6797 'and' 'and_ln381_156' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6798 [1/1] (0.28ns)   --->   "%xor_ln381_156 = xor i1 %tmp_244, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6798 'xor' 'xor_ln381_156' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6799 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_157)   --->   "%select_ln381_124 = select i1 %and_ln381_156, i1 %tmp_244, i1 %xor_ln381_156" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6799 'select' 'select_ln381_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_159)   --->   "%select_ln381_125 = select i1 %and_ln381_156, i1 %xor_ln381_156, i1 %tmp_244" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6800 'select' 'select_ln381_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6801 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_159)   --->   "%xor_ln381_157 = xor i1 %tmp_247, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6801 'xor' 'xor_ln381_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6802 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_159)   --->   "%or_ln381_125 = or i1 %tmp_248, i1 %xor_ln381_157" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6802 'or' 'or_ln381_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6803 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_157)   --->   "%xor_ln381_158 = xor i1 %select_ln381_124, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6803 'xor' 'xor_ln381_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6804 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_157)   --->   "%or_ln381_126 = or i1 %tmp_248, i1 %xor_ln381_158" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6804 'or' 'or_ln381_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6805 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_157 = and i1 %or_ln381_126, i1 %xor_ln381_156" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6805 'and' 'and_ln381_157' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_159)   --->   "%and_ln381_158 = and i1 %tmp_248, i1 %select_ln381_125" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6806 'and' 'and_ln381_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6807 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_159 = xor i1 %and_ln381_158, i1 %or_ln381_125" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6807 'xor' 'xor_ln381_159' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6808 [1/1] (0.00ns) (grouped into LUT with out node ps_67)   --->   "%and_ln381_159 = and i1 %xor_ln381_159, i1 %tmp_244" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6808 'and' 'and_ln381_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6809 [1/1] (0.00ns) (grouped into LUT with out node ps_67)   --->   "%select_ln381_126 = select i1 %and_ln381_157, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6809 'select' 'select_ln381_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6810 [1/1] (0.00ns) (grouped into LUT with out node ps_67)   --->   "%or_ln381_127 = or i1 %and_ln381_157, i1 %and_ln381_159" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6810 'or' 'or_ln381_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6811 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_67 = select i1 %or_ln381_127, i28 %select_ln381_126, i28 %ps_66" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6811 'select' 'ps_67' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6812 [1/1] (0.00ns)   --->   "%sext_ln383_6 = sext i28 %acc_6" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6812 'sext' 'sext_ln383_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6813 [1/1] (0.00ns)   --->   "%sext_ln383_7 = sext i28 %ps_67" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6813 'sext' 'sext_ln383_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6814 [1/1] (0.97ns)   --->   "%add_ln383_6 = add i29 %sext_ln383_7, i29 %sext_ln383_6" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6814 'add' 'add_ln383_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6815 [1/1] (0.00ns)   --->   "%tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_6, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6815 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6816 [1/1] (0.97ns)   --->   "%acc_7 = add i28 %ps_67, i28 %acc_6" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6816 'add' 'acc_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6817 [1/1] (0.00ns)   --->   "%tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_7, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6817 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6818 [1/1] (0.00ns) (grouped into LUT with out node acc_8)   --->   "%xor_ln383_6 = xor i1 %tmp_249, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6818 'xor' 'xor_ln383_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6819 [1/1] (0.00ns) (grouped into LUT with out node acc_8)   --->   "%and_ln383_3 = and i1 %tmp_250, i1 %xor_ln383_6" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6819 'and' 'and_ln383_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6820 [1/1] (0.00ns) (grouped into LUT with out node acc_8)   --->   "%xor_ln383_7 = xor i1 %tmp_249, i1 %tmp_250" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6820 'xor' 'xor_ln383_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6821 [1/1] (0.00ns) (grouped into LUT with out node acc_8)   --->   "%select_ln383_6 = select i1 %and_ln383_3, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6821 'select' 'select_ln383_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6822 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_8 = select i1 %xor_ln383_7, i28 %select_ln383_6, i28 %acc_7" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6822 'select' 'acc_8' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6823 [1/1] (0.00ns)   --->   "%sext_ln383_8 = sext i28 %acc_8" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6823 'sext' 'sext_ln383_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6824 [1/1] (0.00ns)   --->   "%sext_ln383_9 = sext i28 %ps_84" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6824 'sext' 'sext_ln383_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6825 [1/1] (0.97ns)   --->   "%add_ln383_8 = add i29 %sext_ln383_9, i29 %sext_ln383_8" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6825 'add' 'add_ln383_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6826 [1/1] (0.00ns)   --->   "%tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_8, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6826 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6827 [1/1] (0.97ns)   --->   "%acc_9 = add i28 %ps_84, i28 %acc_8" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6827 'add' 'acc_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6828 [1/1] (0.00ns)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_9, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6828 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6829 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%xor_ln383_8 = xor i1 %tmp_291, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6829 'xor' 'xor_ln383_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6830 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%and_ln383_4 = and i1 %tmp_292, i1 %xor_ln383_8" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6830 'and' 'and_ln383_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6831 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%xor_ln383_9 = xor i1 %tmp_291, i1 %tmp_292" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6831 'xor' 'xor_ln383_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6832 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%select_ln383_8 = select i1 %and_ln383_4, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6832 'select' 'select_ln383_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6833 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_10 = select i1 %xor_ln383_9, i28 %select_ln383_8, i28 %acc_9" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6833 'select' 'acc_10' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6834 [1/1] (0.00ns)   --->   "%shl_ln381_47 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_219, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6834 'bitconcatenate' 'shl_ln381_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6835 [1/1] (0.00ns)   --->   "%sext_ln381_152 = sext i36 %shl_ln381_47" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6835 'sext' 'sext_ln381_152' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6836 [1/1] (0.00ns)   --->   "%sext_ln381_153 = sext i32 %mul_ln381_55" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6836 'sext' 'sext_ln381_153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6837 [1/1] (0.00ns)   --->   "%sext_ln381_488 = sext i32 %mul_ln381_55" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6837 'sext' 'sext_ln381_488' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6838 [1/1] (1.02ns)   --->   "%add_ln381_102 = add i37 %sext_ln381_152, i37 %sext_ln381_153" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6838 'add' 'add_ln381_102' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6839 [1/1] (1.02ns)   --->   "%add_ln381_194 = add i36 %shl_ln381_47, i36 %sext_ln381_488" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6839 'add' 'add_ln381_194' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6840 [1/1] (0.00ns)   --->   "%tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_102, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6840 'bitselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6841 [1/1] (0.00ns) (grouped into LUT with out node ps_117)   --->   "%ps_116 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_194, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6841 'partselect' 'ps_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6842 [1/1] (0.00ns) (grouped into LUT with out node ps_117)   --->   "%tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_194, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6842 'bitselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6843 [1/1] (0.00ns) (grouped into LUT with out node ps_117)   --->   "%tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_55, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6843 'bitselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6844 [1/1] (0.00ns)   --->   "%tmp_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_194, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6844 'bitselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6845 [1/1] (0.00ns) (grouped into LUT with out node ps_117)   --->   "%or_ln381_220 = or i1 %tmp_371, i1 %icmp_ln381_55" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6845 'or' 'or_ln381_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6846 [1/1] (0.00ns) (grouped into LUT with out node ps_117)   --->   "%and_ln381_275 = and i1 %or_ln381_220, i1 %tmp_372" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6846 'and' 'and_ln381_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6847 [1/1] (0.00ns) (grouped into LUT with out node ps_117)   --->   "%zext_ln381_111 = zext i1 %and_ln381_275" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6847 'zext' 'zext_ln381_111' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6848 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_117 = add i28 %ps_116, i28 %zext_ln381_111" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6848 'add' 'ps_117' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6849 [1/1] (0.00ns)   --->   "%tmp_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_117, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6849 'bitselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6850 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_276)   --->   "%xor_ln381_275 = xor i1 %tmp_374, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6850 'xor' 'xor_ln381_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6851 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_276 = and i1 %tmp_373, i1 %xor_ln381_275" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6851 'and' 'and_ln381_276' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6852 [1/1] (0.28ns)   --->   "%xor_ln381_276 = xor i1 %tmp_370, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6852 'xor' 'xor_ln381_276' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6853 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_277)   --->   "%select_ln381_220 = select i1 %and_ln381_276, i1 %tmp_370, i1 %xor_ln381_276" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6853 'select' 'select_ln381_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6854 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_279)   --->   "%select_ln381_221 = select i1 %and_ln381_276, i1 %xor_ln381_276, i1 %tmp_370" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6854 'select' 'select_ln381_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6855 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_279)   --->   "%xor_ln381_277 = xor i1 %tmp_373, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6855 'xor' 'xor_ln381_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6856 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_279)   --->   "%or_ln381_221 = or i1 %tmp_374, i1 %xor_ln381_277" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6856 'or' 'or_ln381_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6857 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_277)   --->   "%xor_ln381_278 = xor i1 %select_ln381_220, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6857 'xor' 'xor_ln381_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6858 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_277)   --->   "%or_ln381_222 = or i1 %tmp_374, i1 %xor_ln381_278" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6858 'or' 'or_ln381_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6859 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_277 = and i1 %or_ln381_222, i1 %xor_ln381_276" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6859 'and' 'and_ln381_277' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6860 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_279)   --->   "%and_ln381_278 = and i1 %tmp_374, i1 %select_ln381_221" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6860 'and' 'and_ln381_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6861 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_279 = xor i1 %and_ln381_278, i1 %or_ln381_221" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6861 'xor' 'xor_ln381_279' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6862 [1/1] (0.00ns) (grouped into LUT with out node ps_118)   --->   "%and_ln381_279 = and i1 %xor_ln381_279, i1 %tmp_370" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6862 'and' 'and_ln381_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6863 [1/1] (0.00ns) (grouped into LUT with out node ps_118)   --->   "%select_ln381_222 = select i1 %and_ln381_277, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6863 'select' 'select_ln381_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6864 [1/1] (0.00ns) (grouped into LUT with out node ps_118)   --->   "%or_ln381_223 = or i1 %and_ln381_277, i1 %and_ln381_279" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6864 'or' 'or_ln381_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6865 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_118 = select i1 %or_ln381_223, i28 %select_ln381_222, i28 %ps_117" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6865 'select' 'ps_118' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6866 [1/1] (0.00ns)   --->   "%shl_ln381_54 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_251, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6866 'bitconcatenate' 'shl_ln381_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6867 [1/1] (0.00ns)   --->   "%sext_ln381_174 = sext i36 %shl_ln381_54" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6867 'sext' 'sext_ln381_174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6868 [1/1] (0.00ns)   --->   "%sext_ln381_175 = sext i32 %mul_ln381_63" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6868 'sext' 'sext_ln381_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6869 [1/1] (0.00ns)   --->   "%sext_ln381_495 = sext i32 %mul_ln381_63" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6869 'sext' 'sext_ln381_495' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6870 [1/1] (1.02ns)   --->   "%add_ln381_117 = add i37 %sext_ln381_174, i37 %sext_ln381_175" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6870 'add' 'add_ln381_117' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6871 [1/1] (1.02ns)   --->   "%add_ln381_223 = add i36 %shl_ln381_54, i36 %sext_ln381_495" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6871 'add' 'add_ln381_223' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6872 [1/1] (0.00ns)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_117, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6872 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6873 [1/1] (0.00ns) (grouped into LUT with out node ps_134)   --->   "%ps_133 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_223, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6873 'partselect' 'ps_133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6874 [1/1] (0.00ns) (grouped into LUT with out node ps_134)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_223, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6874 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6875 [1/1] (0.00ns) (grouped into LUT with out node ps_134)   --->   "%tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_63, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6875 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6876 [1/1] (0.00ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_223, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6876 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6877 [1/1] (0.00ns) (grouped into LUT with out node ps_134)   --->   "%or_ln381_252 = or i1 %tmp_413, i1 %icmp_ln381_63" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6877 'or' 'or_ln381_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6878 [1/1] (0.00ns) (grouped into LUT with out node ps_134)   --->   "%and_ln381_315 = and i1 %or_ln381_252, i1 %tmp_414" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6878 'and' 'and_ln381_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6879 [1/1] (0.00ns) (grouped into LUT with out node ps_134)   --->   "%zext_ln381_127 = zext i1 %and_ln381_315" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6879 'zext' 'zext_ln381_127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6880 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_134 = add i28 %ps_133, i28 %zext_ln381_127" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6880 'add' 'ps_134' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6881 [1/1] (0.00ns)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_134, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6881 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6882 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_316)   --->   "%xor_ln381_315 = xor i1 %tmp_416, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6882 'xor' 'xor_ln381_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6883 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_316 = and i1 %tmp_415, i1 %xor_ln381_315" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6883 'and' 'and_ln381_316' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6884 [1/1] (0.28ns)   --->   "%xor_ln381_316 = xor i1 %tmp_412, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6884 'xor' 'xor_ln381_316' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6885 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_317)   --->   "%select_ln381_252 = select i1 %and_ln381_316, i1 %tmp_412, i1 %xor_ln381_316" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6885 'select' 'select_ln381_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6886 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_319)   --->   "%select_ln381_253 = select i1 %and_ln381_316, i1 %xor_ln381_316, i1 %tmp_412" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6886 'select' 'select_ln381_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6887 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_319)   --->   "%xor_ln381_317 = xor i1 %tmp_415, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6887 'xor' 'xor_ln381_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6888 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_319)   --->   "%or_ln381_253 = or i1 %tmp_416, i1 %xor_ln381_317" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6888 'or' 'or_ln381_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6889 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_317)   --->   "%xor_ln381_318 = xor i1 %select_ln381_252, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6889 'xor' 'xor_ln381_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6890 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_317)   --->   "%or_ln381_254 = or i1 %tmp_416, i1 %xor_ln381_318" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6890 'or' 'or_ln381_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6891 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_317 = and i1 %or_ln381_254, i1 %xor_ln381_316" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6891 'and' 'and_ln381_317' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6892 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_319)   --->   "%and_ln381_318 = and i1 %tmp_416, i1 %select_ln381_253" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6892 'and' 'and_ln381_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6893 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_319 = xor i1 %and_ln381_318, i1 %or_ln381_253" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6893 'xor' 'xor_ln381_319' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6894 [1/1] (0.00ns) (grouped into LUT with out node ps_135)   --->   "%and_ln381_319 = and i1 %xor_ln381_319, i1 %tmp_412" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6894 'and' 'and_ln381_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6895 [1/1] (0.00ns) (grouped into LUT with out node ps_135)   --->   "%select_ln381_254 = select i1 %and_ln381_317, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6895 'select' 'select_ln381_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6896 [1/1] (0.00ns) (grouped into LUT with out node ps_135)   --->   "%or_ln381_255 = or i1 %and_ln381_317, i1 %and_ln381_319" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6896 'or' 'or_ln381_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6897 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_135 = select i1 %or_ln381_255, i28 %select_ln381_254, i28 %ps_134" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6897 'select' 'ps_135' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6898 [1/1] (0.00ns)   --->   "%shl_ln381_75 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_347, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6898 'bitconcatenate' 'shl_ln381_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6899 [1/1] (0.00ns)   --->   "%sext_ln381_240 = sext i36 %shl_ln381_75" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6899 'sext' 'sext_ln381_240' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6900 [1/1] (0.00ns)   --->   "%sext_ln381_241 = sext i32 %mul_ln381_87" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6900 'sext' 'sext_ln381_241' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6901 [1/1] (0.00ns)   --->   "%sext_ln381_516 = sext i32 %mul_ln381_87" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6901 'sext' 'sext_ln381_516' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6902 [1/1] (1.02ns)   --->   "%add_ln381_162 = add i37 %sext_ln381_240, i37 %sext_ln381_241" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6902 'add' 'add_ln381_162' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6903 [1/1] (1.02ns)   --->   "%add_ln381_303 = add i36 %shl_ln381_75, i36 %sext_ln381_516" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6903 'add' 'add_ln381_303' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6904 [1/1] (0.00ns)   --->   "%tmp_538 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_162, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6904 'bitselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6905 [1/1] (0.00ns) (grouped into LUT with out node ps_185)   --->   "%ps_184 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_303, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6905 'partselect' 'ps_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6906 [1/1] (0.00ns) (grouped into LUT with out node ps_185)   --->   "%tmp_539 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_303, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6906 'bitselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6907 [1/1] (0.00ns) (grouped into LUT with out node ps_185)   --->   "%tmp_540 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_87, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6907 'bitselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6908 [1/1] (0.00ns)   --->   "%tmp_541 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_303, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6908 'bitselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6909 [1/1] (0.00ns) (grouped into LUT with out node ps_185)   --->   "%or_ln381_348 = or i1 %tmp_539, i1 %icmp_ln381_87" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6909 'or' 'or_ln381_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6910 [1/1] (0.00ns) (grouped into LUT with out node ps_185)   --->   "%and_ln381_435 = and i1 %or_ln381_348, i1 %tmp_540" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6910 'and' 'and_ln381_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6911 [1/1] (0.00ns) (grouped into LUT with out node ps_185)   --->   "%zext_ln381_175 = zext i1 %and_ln381_435" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6911 'zext' 'zext_ln381_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6912 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_185 = add i28 %ps_184, i28 %zext_ln381_175" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6912 'add' 'ps_185' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6913 [1/1] (0.00ns)   --->   "%tmp_542 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_185, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6913 'bitselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6914 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_436)   --->   "%xor_ln381_435 = xor i1 %tmp_542, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6914 'xor' 'xor_ln381_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6915 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_436 = and i1 %tmp_541, i1 %xor_ln381_435" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6915 'and' 'and_ln381_436' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6916 [1/1] (0.28ns)   --->   "%xor_ln381_436 = xor i1 %tmp_538, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6916 'xor' 'xor_ln381_436' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6917 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_437)   --->   "%select_ln381_348 = select i1 %and_ln381_436, i1 %tmp_538, i1 %xor_ln381_436" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6917 'select' 'select_ln381_348' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6918 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_439)   --->   "%select_ln381_349 = select i1 %and_ln381_436, i1 %xor_ln381_436, i1 %tmp_538" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6918 'select' 'select_ln381_349' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6919 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_439)   --->   "%xor_ln381_437 = xor i1 %tmp_541, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6919 'xor' 'xor_ln381_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6920 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_439)   --->   "%or_ln381_349 = or i1 %tmp_542, i1 %xor_ln381_437" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6920 'or' 'or_ln381_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6921 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_437)   --->   "%xor_ln381_438 = xor i1 %select_ln381_348, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6921 'xor' 'xor_ln381_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6922 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_437)   --->   "%or_ln381_350 = or i1 %tmp_542, i1 %xor_ln381_438" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6922 'or' 'or_ln381_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6923 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_437 = and i1 %or_ln381_350, i1 %xor_ln381_436" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6923 'and' 'and_ln381_437' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_439)   --->   "%and_ln381_438 = and i1 %tmp_542, i1 %select_ln381_349" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6924 'and' 'and_ln381_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6925 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_439 = xor i1 %and_ln381_438, i1 %or_ln381_349" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6925 'xor' 'xor_ln381_439' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6926 [1/1] (0.00ns) (grouped into LUT with out node ps_186)   --->   "%and_ln381_439 = and i1 %xor_ln381_439, i1 %tmp_538" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6926 'and' 'and_ln381_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6927 [1/1] (0.00ns) (grouped into LUT with out node ps_186)   --->   "%select_ln381_350 = select i1 %and_ln381_437, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6927 'select' 'select_ln381_350' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6928 [1/1] (0.00ns) (grouped into LUT with out node ps_186)   --->   "%or_ln381_351 = or i1 %and_ln381_437, i1 %and_ln381_439" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6928 'or' 'or_ln381_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6929 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_186 = select i1 %or_ln381_351, i28 %select_ln381_350, i28 %ps_185" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6929 'select' 'ps_186' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6930 [1/1] (0.00ns)   --->   "%shl_ln381_82 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_379, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6930 'bitconcatenate' 'shl_ln381_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6931 [1/1] (0.00ns)   --->   "%sext_ln381_262 = sext i36 %shl_ln381_82" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6931 'sext' 'sext_ln381_262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6932 [1/1] (0.00ns)   --->   "%sext_ln381_263 = sext i32 %mul_ln381_95" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6932 'sext' 'sext_ln381_263' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6933 [1/1] (0.00ns)   --->   "%sext_ln381_523 = sext i32 %mul_ln381_95" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6933 'sext' 'sext_ln381_523' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6934 [1/1] (1.02ns)   --->   "%add_ln381_177 = add i37 %sext_ln381_262, i37 %sext_ln381_263" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6934 'add' 'add_ln381_177' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6935 [1/1] (1.02ns)   --->   "%add_ln381_318 = add i36 %shl_ln381_82, i36 %sext_ln381_523" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6935 'add' 'add_ln381_318' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6936 [1/1] (0.00ns)   --->   "%tmp_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_177, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6936 'bitselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6937 [1/1] (0.00ns) (grouped into LUT with out node ps_202)   --->   "%ps_201 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_318, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6937 'partselect' 'ps_201' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6938 [1/1] (0.00ns) (grouped into LUT with out node ps_202)   --->   "%tmp_581 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_318, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6938 'bitselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6939 [1/1] (0.00ns) (grouped into LUT with out node ps_202)   --->   "%tmp_582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_95, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6939 'bitselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6940 [1/1] (0.00ns)   --->   "%tmp_583 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_318, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6940 'bitselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6941 [1/1] (0.00ns) (grouped into LUT with out node ps_202)   --->   "%or_ln381_380 = or i1 %tmp_581, i1 %icmp_ln381_95" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6941 'or' 'or_ln381_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6942 [1/1] (0.00ns) (grouped into LUT with out node ps_202)   --->   "%and_ln381_475 = and i1 %or_ln381_380, i1 %tmp_582" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6942 'and' 'and_ln381_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6943 [1/1] (0.00ns) (grouped into LUT with out node ps_202)   --->   "%zext_ln381_191 = zext i1 %and_ln381_475" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6943 'zext' 'zext_ln381_191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6944 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_202 = add i28 %ps_201, i28 %zext_ln381_191" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6944 'add' 'ps_202' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6945 [1/1] (0.00ns)   --->   "%tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_202, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6945 'bitselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6946 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_476)   --->   "%xor_ln381_475 = xor i1 %tmp_584, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6946 'xor' 'xor_ln381_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6947 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_476 = and i1 %tmp_583, i1 %xor_ln381_475" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6947 'and' 'and_ln381_476' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6948 [1/1] (0.28ns)   --->   "%xor_ln381_476 = xor i1 %tmp_580, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6948 'xor' 'xor_ln381_476' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6949 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_477)   --->   "%select_ln381_380 = select i1 %and_ln381_476, i1 %tmp_580, i1 %xor_ln381_476" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6949 'select' 'select_ln381_380' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_479)   --->   "%select_ln381_381 = select i1 %and_ln381_476, i1 %xor_ln381_476, i1 %tmp_580" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6950 'select' 'select_ln381_381' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6951 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_479)   --->   "%xor_ln381_477 = xor i1 %tmp_583, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6951 'xor' 'xor_ln381_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6952 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_479)   --->   "%or_ln381_381 = or i1 %tmp_584, i1 %xor_ln381_477" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6952 'or' 'or_ln381_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6953 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_477)   --->   "%xor_ln381_478 = xor i1 %select_ln381_380, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6953 'xor' 'xor_ln381_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6954 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_477)   --->   "%or_ln381_382 = or i1 %tmp_584, i1 %xor_ln381_478" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6954 'or' 'or_ln381_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6955 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_477 = and i1 %or_ln381_382, i1 %xor_ln381_476" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6955 'and' 'and_ln381_477' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6956 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_479)   --->   "%and_ln381_478 = and i1 %tmp_584, i1 %select_ln381_381" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6956 'and' 'and_ln381_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6957 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_479 = xor i1 %and_ln381_478, i1 %or_ln381_381" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6957 'xor' 'xor_ln381_479' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6958 [1/1] (0.00ns) (grouped into LUT with out node ps_203)   --->   "%and_ln381_479 = and i1 %xor_ln381_479, i1 %tmp_580" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6958 'and' 'and_ln381_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6959 [1/1] (0.00ns) (grouped into LUT with out node ps_203)   --->   "%select_ln381_382 = select i1 %and_ln381_477, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6959 'select' 'select_ln381_382' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6960 [1/1] (0.00ns) (grouped into LUT with out node ps_203)   --->   "%or_ln381_383 = or i1 %and_ln381_477, i1 %and_ln381_479" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6960 'or' 'or_ln381_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6961 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_203 = select i1 %or_ln381_383, i28 %select_ln381_382, i28 %ps_202" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6961 'select' 'ps_203' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6962 [1/1] (0.00ns)   --->   "%shl_ln381_102 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_471, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6962 'bitconcatenate' 'shl_ln381_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6963 [1/1] (0.00ns)   --->   "%sext_ln381_325 = sext i36 %shl_ln381_102" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6963 'sext' 'sext_ln381_325' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6964 [1/1] (0.00ns)   --->   "%sext_ln381_326 = sext i32 %mul_ln381_118" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6964 'sext' 'sext_ln381_326' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6965 [1/1] (0.00ns)   --->   "%sext_ln381_543 = sext i32 %mul_ln381_118" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6965 'sext' 'sext_ln381_543' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6966 [1/1] (1.02ns)   --->   "%add_ln381_220 = add i37 %sext_ln381_325, i37 %sext_ln381_326" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6966 'add' 'add_ln381_220' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6967 [1/1] (1.02ns)   --->   "%add_ln381_361 = add i36 %shl_ln381_102, i36 %sext_ln381_543" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6967 'add' 'add_ln381_361' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6968 [1/1] (0.00ns)   --->   "%tmp_701 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_220, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6968 'bitselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6969 [1/1] (0.00ns) (grouped into LUT with out node ps_251)   --->   "%ps_250 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_361, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6969 'partselect' 'ps_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6970 [1/1] (0.00ns) (grouped into LUT with out node ps_251)   --->   "%tmp_702 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_361, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6970 'bitselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6971 [1/1] (0.00ns) (grouped into LUT with out node ps_251)   --->   "%tmp_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_118, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6971 'bitselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6972 [1/1] (0.00ns)   --->   "%tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_361, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6972 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6973 [1/1] (0.00ns) (grouped into LUT with out node ps_251)   --->   "%or_ln381_472 = or i1 %tmp_702, i1 %icmp_ln381_118" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6973 'or' 'or_ln381_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6974 [1/1] (0.00ns) (grouped into LUT with out node ps_251)   --->   "%and_ln381_590 = and i1 %or_ln381_472, i1 %tmp_703" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6974 'and' 'and_ln381_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6975 [1/1] (0.00ns) (grouped into LUT with out node ps_251)   --->   "%zext_ln381_237 = zext i1 %and_ln381_590" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6975 'zext' 'zext_ln381_237' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6976 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_251 = add i28 %ps_250, i28 %zext_ln381_237" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6976 'add' 'ps_251' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6977 [1/1] (0.00ns)   --->   "%tmp_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_251, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6977 'bitselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6978 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_591)   --->   "%xor_ln381_590 = xor i1 %tmp_705, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6978 'xor' 'xor_ln381_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6979 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_591 = and i1 %tmp_704, i1 %xor_ln381_590" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6979 'and' 'and_ln381_591' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6980 [1/1] (0.28ns)   --->   "%xor_ln381_591 = xor i1 %tmp_701, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6980 'xor' 'xor_ln381_591' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6981 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_592)   --->   "%select_ln381_472 = select i1 %and_ln381_591, i1 %tmp_701, i1 %xor_ln381_591" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6981 'select' 'select_ln381_472' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6982 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_594)   --->   "%select_ln381_473 = select i1 %and_ln381_591, i1 %xor_ln381_591, i1 %tmp_701" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6982 'select' 'select_ln381_473' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6983 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_594)   --->   "%xor_ln381_592 = xor i1 %tmp_704, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6983 'xor' 'xor_ln381_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6984 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_594)   --->   "%or_ln381_473 = or i1 %tmp_705, i1 %xor_ln381_592" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6984 'or' 'or_ln381_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6985 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_592)   --->   "%xor_ln381_593 = xor i1 %select_ln381_472, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6985 'xor' 'xor_ln381_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6986 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_592)   --->   "%or_ln381_474 = or i1 %tmp_705, i1 %xor_ln381_593" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6986 'or' 'or_ln381_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6987 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_592 = and i1 %or_ln381_474, i1 %xor_ln381_591" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6987 'and' 'and_ln381_592' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_594)   --->   "%and_ln381_593 = and i1 %tmp_705, i1 %select_ln381_473" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6988 'and' 'and_ln381_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6989 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_594 = xor i1 %and_ln381_593, i1 %or_ln381_473" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6989 'xor' 'xor_ln381_594' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6990 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_475)   --->   "%and_ln381_594 = and i1 %xor_ln381_594, i1 %tmp_701" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6990 'and' 'and_ln381_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6991 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_475)   --->   "%or_ln381_475 = or i1 %and_ln381_592, i1 %and_ln381_594" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6991 'or' 'or_ln381_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6992 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_475)   --->   "%select_ln381_474 = select i1 %and_ln381_592, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6992 'select' 'select_ln381_474' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6993 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_475 = select i1 %or_ln381_475, i28 %select_ln381_474, i28 %ps_251" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6993 'select' 'select_ln381_475' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 6994 [1/1] (0.00ns)   --->   "%shl_ln381_103 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_475, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6994 'bitconcatenate' 'shl_ln381_103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6995 [1/1] (0.00ns)   --->   "%sext_ln381_328 = sext i36 %shl_ln381_103" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6995 'sext' 'sext_ln381_328' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6996 [1/1] (0.00ns)   --->   "%sext_ln381_329 = sext i32 %mul_ln381_119" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6996 'sext' 'sext_ln381_329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6997 [1/1] (0.00ns)   --->   "%sext_ln381_544 = sext i32 %mul_ln381_119" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6997 'sext' 'sext_ln381_544' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 6998 [1/1] (1.02ns)   --->   "%add_ln381_222 = add i37 %sext_ln381_328, i37 %sext_ln381_329" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6998 'add' 'add_ln381_222' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 6999 [1/1] (1.02ns)   --->   "%add_ln381_363 = add i36 %shl_ln381_103, i36 %sext_ln381_544" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 6999 'add' 'add_ln381_363' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7000 [1/1] (0.00ns)   --->   "%tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_222, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7000 'bitselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7001 [1/1] (0.00ns) (grouped into LUT with out node ps_253)   --->   "%ps_252 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_363, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7001 'partselect' 'ps_252' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7002 [1/1] (0.00ns) (grouped into LUT with out node ps_253)   --->   "%tmp_707 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_363, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7002 'bitselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7003 [1/1] (0.00ns) (grouped into LUT with out node ps_253)   --->   "%tmp_708 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_119, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7003 'bitselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7004 [1/1] (0.00ns)   --->   "%tmp_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_363, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7004 'bitselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7005 [1/1] (0.00ns) (grouped into LUT with out node ps_253)   --->   "%or_ln381_476 = or i1 %tmp_707, i1 %icmp_ln381_119" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7005 'or' 'or_ln381_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7006 [1/1] (0.00ns) (grouped into LUT with out node ps_253)   --->   "%and_ln381_595 = and i1 %or_ln381_476, i1 %tmp_708" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7006 'and' 'and_ln381_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7007 [1/1] (0.00ns) (grouped into LUT with out node ps_253)   --->   "%zext_ln381_239 = zext i1 %and_ln381_595" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7007 'zext' 'zext_ln381_239' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7008 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_253 = add i28 %ps_252, i28 %zext_ln381_239" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7008 'add' 'ps_253' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7009 [1/1] (0.00ns)   --->   "%tmp_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_253, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7009 'bitselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7010 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_596)   --->   "%xor_ln381_595 = xor i1 %tmp_710, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7010 'xor' 'xor_ln381_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7011 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_596 = and i1 %tmp_709, i1 %xor_ln381_595" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7011 'and' 'and_ln381_596' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7012 [1/1] (0.28ns)   --->   "%xor_ln381_596 = xor i1 %tmp_706, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7012 'xor' 'xor_ln381_596' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7013 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_597)   --->   "%select_ln381_476 = select i1 %and_ln381_596, i1 %tmp_706, i1 %xor_ln381_596" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7013 'select' 'select_ln381_476' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7014 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_599)   --->   "%select_ln381_477 = select i1 %and_ln381_596, i1 %xor_ln381_596, i1 %tmp_706" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7014 'select' 'select_ln381_477' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7015 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_599)   --->   "%xor_ln381_597 = xor i1 %tmp_709, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7015 'xor' 'xor_ln381_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7016 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_599)   --->   "%or_ln381_477 = or i1 %tmp_710, i1 %xor_ln381_597" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7016 'or' 'or_ln381_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7017 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_597)   --->   "%xor_ln381_598 = xor i1 %select_ln381_476, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7017 'xor' 'xor_ln381_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7018 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_597)   --->   "%or_ln381_478 = or i1 %tmp_710, i1 %xor_ln381_598" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7018 'or' 'or_ln381_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7019 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_597 = and i1 %or_ln381_478, i1 %xor_ln381_596" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7019 'and' 'and_ln381_597' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7020 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_599)   --->   "%and_ln381_598 = and i1 %tmp_710, i1 %select_ln381_477" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7020 'and' 'and_ln381_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7021 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_599 = xor i1 %and_ln381_598, i1 %or_ln381_477" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7021 'xor' 'xor_ln381_599' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7022 [1/1] (0.00ns) (grouped into LUT with out node ps_254)   --->   "%and_ln381_599 = and i1 %xor_ln381_599, i1 %tmp_706" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7022 'and' 'and_ln381_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7023 [1/1] (0.00ns) (grouped into LUT with out node ps_254)   --->   "%select_ln381_478 = select i1 %and_ln381_597, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7023 'select' 'select_ln381_478' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7024 [1/1] (0.00ns) (grouped into LUT with out node ps_254)   --->   "%or_ln381_479 = or i1 %and_ln381_597, i1 %and_ln381_599" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7024 'or' 'or_ln381_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7025 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_254 = select i1 %or_ln381_479, i28 %select_ln381_478, i28 %ps_253" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7025 'select' 'ps_254' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7026 [1/1] (0.00ns)   --->   "%shl_ln381_109 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_503, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7026 'bitconcatenate' 'shl_ln381_109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7027 [1/1] (0.00ns)   --->   "%sext_ln381_347 = sext i36 %shl_ln381_109" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7027 'sext' 'sext_ln381_347' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7028 [1/1] (0.00ns)   --->   "%sext_ln381_348 = sext i32 %mul_ln381_126" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7028 'sext' 'sext_ln381_348' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7029 [1/1] (0.00ns)   --->   "%sext_ln381_550 = sext i32 %mul_ln381_126" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7029 'sext' 'sext_ln381_550' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7030 [1/1] (1.02ns)   --->   "%add_ln381_235 = add i37 %sext_ln381_347, i37 %sext_ln381_348" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7030 'add' 'add_ln381_235' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7031 [1/1] (1.02ns)   --->   "%add_ln381_376 = add i36 %shl_ln381_109, i36 %sext_ln381_550" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7031 'add' 'add_ln381_376' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7032 [1/1] (0.00ns)   --->   "%tmp_743 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_235, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7032 'bitselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7033 [1/1] (0.00ns) (grouped into LUT with out node ps_268)   --->   "%ps_267 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_376, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7033 'partselect' 'ps_267' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7034 [1/1] (0.00ns) (grouped into LUT with out node ps_268)   --->   "%tmp_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_376, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7034 'bitselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7035 [1/1] (0.00ns) (grouped into LUT with out node ps_268)   --->   "%tmp_745 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_126, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7035 'bitselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7036 [1/1] (0.00ns)   --->   "%tmp_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_376, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7036 'bitselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7037 [1/1] (0.00ns) (grouped into LUT with out node ps_268)   --->   "%or_ln381_504 = or i1 %tmp_744, i1 %icmp_ln381_126" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7037 'or' 'or_ln381_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7038 [1/1] (0.00ns) (grouped into LUT with out node ps_268)   --->   "%and_ln381_630 = and i1 %or_ln381_504, i1 %tmp_745" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7038 'and' 'and_ln381_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7039 [1/1] (0.00ns) (grouped into LUT with out node ps_268)   --->   "%zext_ln381_253 = zext i1 %and_ln381_630" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7039 'zext' 'zext_ln381_253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7040 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_268 = add i28 %ps_267, i28 %zext_ln381_253" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7040 'add' 'ps_268' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7041 [1/1] (0.00ns)   --->   "%tmp_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_268, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7041 'bitselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7042 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_631)   --->   "%xor_ln381_630 = xor i1 %tmp_747, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7042 'xor' 'xor_ln381_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7043 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_631 = and i1 %tmp_746, i1 %xor_ln381_630" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7043 'and' 'and_ln381_631' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7044 [1/1] (0.28ns)   --->   "%xor_ln381_631 = xor i1 %tmp_743, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7044 'xor' 'xor_ln381_631' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7045 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_632)   --->   "%select_ln381_504 = select i1 %and_ln381_631, i1 %tmp_743, i1 %xor_ln381_631" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7045 'select' 'select_ln381_504' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7046 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_634)   --->   "%select_ln381_505 = select i1 %and_ln381_631, i1 %xor_ln381_631, i1 %tmp_743" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7046 'select' 'select_ln381_505' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7047 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_634)   --->   "%xor_ln381_632 = xor i1 %tmp_746, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7047 'xor' 'xor_ln381_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7048 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_634)   --->   "%or_ln381_505 = or i1 %tmp_747, i1 %xor_ln381_632" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7048 'or' 'or_ln381_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7049 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_632)   --->   "%xor_ln381_633 = xor i1 %select_ln381_504, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7049 'xor' 'xor_ln381_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7050 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_632)   --->   "%or_ln381_506 = or i1 %tmp_747, i1 %xor_ln381_633" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7050 'or' 'or_ln381_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7051 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_632 = and i1 %or_ln381_506, i1 %xor_ln381_631" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7051 'and' 'and_ln381_632' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7052 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_634)   --->   "%and_ln381_633 = and i1 %tmp_747, i1 %select_ln381_505" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7052 'and' 'and_ln381_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7053 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_634 = xor i1 %and_ln381_633, i1 %or_ln381_505" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7053 'xor' 'xor_ln381_634' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7054 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_507)   --->   "%and_ln381_634 = and i1 %xor_ln381_634, i1 %tmp_743" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7054 'and' 'and_ln381_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7055 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_507)   --->   "%or_ln381_507 = or i1 %and_ln381_632, i1 %and_ln381_634" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7055 'or' 'or_ln381_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7056 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_507)   --->   "%select_ln381_506 = select i1 %and_ln381_632, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7056 'select' 'select_ln381_506' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7057 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_507 = select i1 %or_ln381_507, i28 %select_ln381_506, i28 %ps_268" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7057 'select' 'select_ln381_507' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7058 [1/1] (0.00ns)   --->   "%shl_ln381_110 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_507, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7058 'bitconcatenate' 'shl_ln381_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7059 [1/1] (0.00ns)   --->   "%sext_ln381_350 = sext i36 %shl_ln381_110" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7059 'sext' 'sext_ln381_350' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7060 [1/1] (0.00ns)   --->   "%sext_ln381_351 = sext i32 %mul_ln381_127" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7060 'sext' 'sext_ln381_351' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7061 [1/1] (0.00ns)   --->   "%sext_ln381_551 = sext i32 %mul_ln381_127" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7061 'sext' 'sext_ln381_551' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7062 [1/1] (1.02ns)   --->   "%add_ln381_237 = add i37 %sext_ln381_350, i37 %sext_ln381_351" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7062 'add' 'add_ln381_237' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7063 [1/1] (1.02ns)   --->   "%add_ln381_378 = add i36 %shl_ln381_110, i36 %sext_ln381_551" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7063 'add' 'add_ln381_378' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7064 [1/1] (0.00ns)   --->   "%tmp_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_237, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7064 'bitselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7065 [1/1] (0.00ns) (grouped into LUT with out node ps_270)   --->   "%ps_269 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_378, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7065 'partselect' 'ps_269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7066 [1/1] (0.00ns) (grouped into LUT with out node ps_270)   --->   "%tmp_749 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_378, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7066 'bitselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7067 [1/1] (0.00ns) (grouped into LUT with out node ps_270)   --->   "%tmp_750 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_127, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7067 'bitselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7068 [1/1] (0.00ns)   --->   "%tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_378, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7068 'bitselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7069 [1/1] (0.00ns) (grouped into LUT with out node ps_270)   --->   "%or_ln381_508 = or i1 %tmp_749, i1 %icmp_ln381_127" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7069 'or' 'or_ln381_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7070 [1/1] (0.00ns) (grouped into LUT with out node ps_270)   --->   "%and_ln381_635 = and i1 %or_ln381_508, i1 %tmp_750" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7070 'and' 'and_ln381_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7071 [1/1] (0.00ns) (grouped into LUT with out node ps_270)   --->   "%zext_ln381_255 = zext i1 %and_ln381_635" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7071 'zext' 'zext_ln381_255' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7072 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_270 = add i28 %ps_269, i28 %zext_ln381_255" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7072 'add' 'ps_270' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7073 [1/1] (0.00ns)   --->   "%tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_270, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7073 'bitselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7074 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_636)   --->   "%xor_ln381_635 = xor i1 %tmp_752, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7074 'xor' 'xor_ln381_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7075 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_636 = and i1 %tmp_751, i1 %xor_ln381_635" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7075 'and' 'and_ln381_636' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7076 [1/1] (0.28ns)   --->   "%xor_ln381_636 = xor i1 %tmp_748, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7076 'xor' 'xor_ln381_636' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7077 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_637)   --->   "%select_ln381_508 = select i1 %and_ln381_636, i1 %tmp_748, i1 %xor_ln381_636" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7077 'select' 'select_ln381_508' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_639)   --->   "%select_ln381_509 = select i1 %and_ln381_636, i1 %xor_ln381_636, i1 %tmp_748" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7078 'select' 'select_ln381_509' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_639)   --->   "%xor_ln381_637 = xor i1 %tmp_751, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7079 'xor' 'xor_ln381_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_639)   --->   "%or_ln381_509 = or i1 %tmp_752, i1 %xor_ln381_637" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7080 'or' 'or_ln381_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7081 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_637)   --->   "%xor_ln381_638 = xor i1 %select_ln381_508, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7081 'xor' 'xor_ln381_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7082 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_637)   --->   "%or_ln381_510 = or i1 %tmp_752, i1 %xor_ln381_638" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7082 'or' 'or_ln381_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7083 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_637 = and i1 %or_ln381_510, i1 %xor_ln381_636" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7083 'and' 'and_ln381_637' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_639)   --->   "%and_ln381_638 = and i1 %tmp_752, i1 %select_ln381_509" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7084 'and' 'and_ln381_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7085 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_639 = xor i1 %and_ln381_638, i1 %or_ln381_509" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7085 'xor' 'xor_ln381_639' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7086 [1/1] (0.00ns) (grouped into LUT with out node ps_271)   --->   "%and_ln381_639 = and i1 %xor_ln381_639, i1 %tmp_748" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7086 'and' 'and_ln381_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7087 [1/1] (0.00ns) (grouped into LUT with out node ps_271)   --->   "%select_ln381_510 = select i1 %and_ln381_637, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7087 'select' 'select_ln381_510' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7088 [1/1] (0.00ns) (grouped into LUT with out node ps_271)   --->   "%or_ln381_511 = or i1 %and_ln381_637, i1 %and_ln381_639" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7088 'or' 'or_ln381_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7089 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_271 = select i1 %or_ln381_511, i28 %select_ln381_510, i28 %ps_270" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7089 'select' 'ps_271' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7090 [1/1] (0.00ns)   --->   "%shl_ln381_116 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_535, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7090 'bitconcatenate' 'shl_ln381_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7091 [1/1] (0.00ns)   --->   "%sext_ln381_369 = sext i36 %shl_ln381_116" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7091 'sext' 'sext_ln381_369' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7092 [1/1] (0.00ns)   --->   "%sext_ln381_370 = sext i32 %mul_ln381_134" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7092 'sext' 'sext_ln381_370' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7093 [1/1] (0.00ns)   --->   "%sext_ln381_557 = sext i32 %mul_ln381_134" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7093 'sext' 'sext_ln381_557' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7094 [1/1] (1.02ns)   --->   "%add_ln381_250 = add i37 %sext_ln381_369, i37 %sext_ln381_370" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7094 'add' 'add_ln381_250' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7095 [1/1] (1.02ns)   --->   "%add_ln381_391 = add i36 %shl_ln381_116, i36 %sext_ln381_557" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7095 'add' 'add_ln381_391' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7096 [1/1] (0.00ns)   --->   "%tmp_785 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_250, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7096 'bitselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7097 [1/1] (0.00ns) (grouped into LUT with out node ps_285)   --->   "%ps_284 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_391, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7097 'partselect' 'ps_284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7098 [1/1] (0.00ns) (grouped into LUT with out node ps_285)   --->   "%tmp_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_391, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7098 'bitselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7099 [1/1] (0.00ns) (grouped into LUT with out node ps_285)   --->   "%tmp_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_134, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7099 'bitselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7100 [1/1] (0.00ns)   --->   "%tmp_788 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_391, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7100 'bitselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7101 [1/1] (0.00ns) (grouped into LUT with out node ps_285)   --->   "%or_ln381_536 = or i1 %tmp_786, i1 %icmp_ln381_134" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7101 'or' 'or_ln381_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7102 [1/1] (0.00ns) (grouped into LUT with out node ps_285)   --->   "%and_ln381_670 = and i1 %or_ln381_536, i1 %tmp_787" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7102 'and' 'and_ln381_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7103 [1/1] (0.00ns) (grouped into LUT with out node ps_285)   --->   "%zext_ln381_269 = zext i1 %and_ln381_670" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7103 'zext' 'zext_ln381_269' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7104 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_285 = add i28 %ps_284, i28 %zext_ln381_269" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7104 'add' 'ps_285' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7105 [1/1] (0.00ns)   --->   "%tmp_789 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_285, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7105 'bitselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7106 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_671)   --->   "%xor_ln381_670 = xor i1 %tmp_789, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7106 'xor' 'xor_ln381_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7107 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_671 = and i1 %tmp_788, i1 %xor_ln381_670" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7107 'and' 'and_ln381_671' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7108 [1/1] (0.28ns)   --->   "%xor_ln381_671 = xor i1 %tmp_785, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7108 'xor' 'xor_ln381_671' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7109 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_672)   --->   "%select_ln381_536 = select i1 %and_ln381_671, i1 %tmp_785, i1 %xor_ln381_671" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7109 'select' 'select_ln381_536' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_674)   --->   "%select_ln381_537 = select i1 %and_ln381_671, i1 %xor_ln381_671, i1 %tmp_785" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7110 'select' 'select_ln381_537' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_674)   --->   "%xor_ln381_672 = xor i1 %tmp_788, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7111 'xor' 'xor_ln381_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_674)   --->   "%or_ln381_537 = or i1 %tmp_789, i1 %xor_ln381_672" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7112 'or' 'or_ln381_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7113 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_672)   --->   "%xor_ln381_673 = xor i1 %select_ln381_536, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7113 'xor' 'xor_ln381_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7114 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_672)   --->   "%or_ln381_538 = or i1 %tmp_789, i1 %xor_ln381_673" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7114 'or' 'or_ln381_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7115 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_672 = and i1 %or_ln381_538, i1 %xor_ln381_671" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7115 'and' 'and_ln381_672' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_674)   --->   "%and_ln381_673 = and i1 %tmp_789, i1 %select_ln381_537" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7116 'and' 'and_ln381_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7117 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_674 = xor i1 %and_ln381_673, i1 %or_ln381_537" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7117 'xor' 'xor_ln381_674' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7118 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_539)   --->   "%and_ln381_674 = and i1 %xor_ln381_674, i1 %tmp_785" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7118 'and' 'and_ln381_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7119 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_539)   --->   "%or_ln381_539 = or i1 %and_ln381_672, i1 %and_ln381_674" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7119 'or' 'or_ln381_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7120 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_539)   --->   "%select_ln381_538 = select i1 %and_ln381_672, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7120 'select' 'select_ln381_538' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7121 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_539 = select i1 %or_ln381_539, i28 %select_ln381_538, i28 %ps_285" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7121 'select' 'select_ln381_539' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7122 [1/1] (0.00ns)   --->   "%shl_ln381_123 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_567, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7122 'bitconcatenate' 'shl_ln381_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7123 [1/1] (0.00ns)   --->   "%sext_ln381_391 = sext i36 %shl_ln381_123" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7123 'sext' 'sext_ln381_391' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7124 [1/1] (0.00ns)   --->   "%sext_ln381_392 = sext i32 %mul_ln381_142" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7124 'sext' 'sext_ln381_392' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7125 [1/1] (0.00ns)   --->   "%sext_ln381_564 = sext i32 %mul_ln381_142" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7125 'sext' 'sext_ln381_564' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7126 [1/1] (1.02ns)   --->   "%add_ln381_265 = add i37 %sext_ln381_391, i37 %sext_ln381_392" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7126 'add' 'add_ln381_265' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7127 [1/1] (1.02ns)   --->   "%add_ln381_406 = add i36 %shl_ln381_123, i36 %sext_ln381_564" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7127 'add' 'add_ln381_406' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7128 [1/1] (0.00ns)   --->   "%tmp_827 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_265, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7128 'bitselect' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7129 [1/1] (0.00ns) (grouped into LUT with out node ps_302)   --->   "%ps_301 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_406, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7129 'partselect' 'ps_301' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7130 [1/1] (0.00ns) (grouped into LUT with out node ps_302)   --->   "%tmp_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_406, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7130 'bitselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7131 [1/1] (0.00ns) (grouped into LUT with out node ps_302)   --->   "%tmp_829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_142, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7131 'bitselect' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7132 [1/1] (0.00ns)   --->   "%tmp_830 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_406, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7132 'bitselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7133 [1/1] (0.00ns) (grouped into LUT with out node ps_302)   --->   "%or_ln381_568 = or i1 %tmp_828, i1 %icmp_ln381_142" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7133 'or' 'or_ln381_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7134 [1/1] (0.00ns) (grouped into LUT with out node ps_302)   --->   "%and_ln381_710 = and i1 %or_ln381_568, i1 %tmp_829" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7134 'and' 'and_ln381_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7135 [1/1] (0.00ns) (grouped into LUT with out node ps_302)   --->   "%zext_ln381_285 = zext i1 %and_ln381_710" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7135 'zext' 'zext_ln381_285' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7136 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_302 = add i28 %ps_301, i28 %zext_ln381_285" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7136 'add' 'ps_302' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7137 [1/1] (0.00ns)   --->   "%tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_302, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7137 'bitselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7138 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_711)   --->   "%xor_ln381_710 = xor i1 %tmp_831, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7138 'xor' 'xor_ln381_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7139 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_711 = and i1 %tmp_830, i1 %xor_ln381_710" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7139 'and' 'and_ln381_711' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7140 [1/1] (0.28ns)   --->   "%xor_ln381_711 = xor i1 %tmp_827, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7140 'xor' 'xor_ln381_711' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7141 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_712)   --->   "%select_ln381_568 = select i1 %and_ln381_711, i1 %tmp_827, i1 %xor_ln381_711" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7141 'select' 'select_ln381_568' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_714)   --->   "%select_ln381_569 = select i1 %and_ln381_711, i1 %xor_ln381_711, i1 %tmp_827" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7142 'select' 'select_ln381_569' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_714)   --->   "%xor_ln381_712 = xor i1 %tmp_830, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7143 'xor' 'xor_ln381_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_714)   --->   "%or_ln381_569 = or i1 %tmp_831, i1 %xor_ln381_712" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7144 'or' 'or_ln381_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7145 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_712)   --->   "%xor_ln381_713 = xor i1 %select_ln381_568, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7145 'xor' 'xor_ln381_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7146 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_712)   --->   "%or_ln381_570 = or i1 %tmp_831, i1 %xor_ln381_713" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7146 'or' 'or_ln381_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7147 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_712 = and i1 %or_ln381_570, i1 %xor_ln381_711" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7147 'and' 'and_ln381_712' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_714)   --->   "%and_ln381_713 = and i1 %tmp_831, i1 %select_ln381_569" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7148 'and' 'and_ln381_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7149 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_714 = xor i1 %and_ln381_713, i1 %or_ln381_569" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7149 'xor' 'xor_ln381_714' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7150 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_571)   --->   "%and_ln381_714 = and i1 %xor_ln381_714, i1 %tmp_827" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7150 'and' 'and_ln381_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7151 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_571)   --->   "%or_ln381_571 = or i1 %and_ln381_712, i1 %and_ln381_714" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7151 'or' 'or_ln381_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7152 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_571)   --->   "%select_ln381_570 = select i1 %and_ln381_712, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7152 'select' 'select_ln381_570' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7153 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_571 = select i1 %or_ln381_571, i28 %select_ln381_570, i28 %ps_302" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7153 'select' 'select_ln381_571' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7154 [1/1] (0.00ns)   --->   "%shl_ln381_130 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_599, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7154 'bitconcatenate' 'shl_ln381_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7155 [1/1] (0.00ns)   --->   "%sext_ln381_413 = sext i36 %shl_ln381_130" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7155 'sext' 'sext_ln381_413' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7156 [1/1] (0.00ns)   --->   "%sext_ln381_414 = sext i32 %mul_ln381_150" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7156 'sext' 'sext_ln381_414' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7157 [1/1] (0.00ns)   --->   "%sext_ln381_571 = sext i32 %mul_ln381_150" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7157 'sext' 'sext_ln381_571' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7158 [1/1] (1.02ns)   --->   "%add_ln381_280 = add i37 %sext_ln381_413, i37 %sext_ln381_414" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7158 'add' 'add_ln381_280' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7159 [1/1] (1.02ns)   --->   "%add_ln381_421 = add i36 %shl_ln381_130, i36 %sext_ln381_571" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7159 'add' 'add_ln381_421' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7160 [1/1] (0.00ns)   --->   "%tmp_869 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_280, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7160 'bitselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7161 [1/1] (0.00ns) (grouped into LUT with out node ps_319)   --->   "%ps_318 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_421, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7161 'partselect' 'ps_318' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7162 [1/1] (0.00ns) (grouped into LUT with out node ps_319)   --->   "%tmp_870 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_421, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7162 'bitselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7163 [1/1] (0.00ns) (grouped into LUT with out node ps_319)   --->   "%tmp_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_150, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7163 'bitselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7164 [1/1] (0.00ns)   --->   "%tmp_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_421, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7164 'bitselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7165 [1/1] (0.00ns) (grouped into LUT with out node ps_319)   --->   "%or_ln381_600 = or i1 %tmp_870, i1 %icmp_ln381_150" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7165 'or' 'or_ln381_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7166 [1/1] (0.00ns) (grouped into LUT with out node ps_319)   --->   "%and_ln381_750 = and i1 %or_ln381_600, i1 %tmp_871" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7166 'and' 'and_ln381_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7167 [1/1] (0.00ns) (grouped into LUT with out node ps_319)   --->   "%zext_ln381_301 = zext i1 %and_ln381_750" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7167 'zext' 'zext_ln381_301' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7168 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_319 = add i28 %ps_318, i28 %zext_ln381_301" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7168 'add' 'ps_319' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7169 [1/1] (0.00ns)   --->   "%tmp_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_319, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7169 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7170 [1/1] (0.00ns)   --->   "%shl_ln381_135 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_623, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7170 'bitconcatenate' 'shl_ln381_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7171 [1/1] (0.00ns)   --->   "%sext_ln381_429 = sext i36 %shl_ln381_135" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7171 'sext' 'sext_ln381_429' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7172 [1/1] (0.00ns)   --->   "%sext_ln381_430 = sext i32 %mul_ln381_156" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7172 'sext' 'sext_ln381_430' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7173 [1/1] (0.00ns)   --->   "%sext_ln381_576 = sext i32 %mul_ln381_156" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7173 'sext' 'sext_ln381_576' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7174 [1/1] (1.02ns)   --->   "%add_ln381_291 = add i37 %sext_ln381_429, i37 %sext_ln381_430" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7174 'add' 'add_ln381_291' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7175 [1/1] (1.02ns)   --->   "%add_ln381_432 = add i36 %shl_ln381_135, i36 %sext_ln381_576" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7175 'add' 'add_ln381_432' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7176 [1/1] (0.00ns)   --->   "%tmp_901 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_291, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7176 'bitselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7177 [1/1] (0.00ns) (grouped into LUT with out node ps_332)   --->   "%ps_331 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_432, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7177 'partselect' 'ps_331' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7178 [1/1] (0.00ns) (grouped into LUT with out node ps_332)   --->   "%tmp_902 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_432, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7178 'bitselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7179 [1/1] (0.00ns) (grouped into LUT with out node ps_332)   --->   "%tmp_903 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_156, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7179 'bitselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7180 [1/1] (0.00ns)   --->   "%tmp_904 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_432, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7180 'bitselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7181 [1/1] (0.00ns) (grouped into LUT with out node ps_332)   --->   "%or_ln381_624 = or i1 %tmp_902, i1 %icmp_ln381_156" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7181 'or' 'or_ln381_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7182 [1/1] (0.00ns) (grouped into LUT with out node ps_332)   --->   "%and_ln381_780 = and i1 %or_ln381_624, i1 %tmp_903" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7182 'and' 'and_ln381_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7183 [1/1] (0.00ns) (grouped into LUT with out node ps_332)   --->   "%zext_ln381_313 = zext i1 %and_ln381_780" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7183 'zext' 'zext_ln381_313' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7184 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_332 = add i28 %ps_331, i28 %zext_ln381_313" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7184 'add' 'ps_332' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7185 [1/1] (0.00ns)   --->   "%tmp_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_332, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7185 'bitselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7186 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_781)   --->   "%xor_ln381_780 = xor i1 %tmp_905, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7186 'xor' 'xor_ln381_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7187 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_781 = and i1 %tmp_904, i1 %xor_ln381_780" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7187 'and' 'and_ln381_781' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7188 [1/1] (0.28ns)   --->   "%xor_ln381_781 = xor i1 %tmp_901, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7188 'xor' 'xor_ln381_781' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7189 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_782)   --->   "%select_ln381_624 = select i1 %and_ln381_781, i1 %tmp_901, i1 %xor_ln381_781" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7189 'select' 'select_ln381_624' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_784)   --->   "%select_ln381_625 = select i1 %and_ln381_781, i1 %xor_ln381_781, i1 %tmp_901" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7190 'select' 'select_ln381_625' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_784)   --->   "%xor_ln381_782 = xor i1 %tmp_904, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7191 'xor' 'xor_ln381_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_784)   --->   "%or_ln381_625 = or i1 %tmp_905, i1 %xor_ln381_782" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7192 'or' 'or_ln381_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7193 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_782)   --->   "%xor_ln381_783 = xor i1 %select_ln381_624, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7193 'xor' 'xor_ln381_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7194 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_782)   --->   "%or_ln381_626 = or i1 %tmp_905, i1 %xor_ln381_783" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7194 'or' 'or_ln381_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7195 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_782 = and i1 %or_ln381_626, i1 %xor_ln381_781" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7195 'and' 'and_ln381_782' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_784)   --->   "%and_ln381_783 = and i1 %tmp_905, i1 %select_ln381_625" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7196 'and' 'and_ln381_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7197 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_784 = xor i1 %and_ln381_783, i1 %or_ln381_625" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7197 'xor' 'xor_ln381_784' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7198 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_627)   --->   "%and_ln381_784 = and i1 %xor_ln381_784, i1 %tmp_901" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7198 'and' 'and_ln381_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7199 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_627)   --->   "%or_ln381_627 = or i1 %and_ln381_782, i1 %and_ln381_784" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7199 'or' 'or_ln381_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7200 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_627)   --->   "%select_ln381_626 = select i1 %and_ln381_782, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7200 'select' 'select_ln381_626' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7201 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_627 = select i1 %or_ln381_627, i28 %select_ln381_626, i28 %ps_332" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7201 'select' 'select_ln381_627' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7202 [1/1] (0.00ns)   --->   "%shl_ln381_136 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_627, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7202 'bitconcatenate' 'shl_ln381_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7203 [1/1] (0.00ns)   --->   "%sext_ln381_432 = sext i36 %shl_ln381_136" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7203 'sext' 'sext_ln381_432' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7204 [1/1] (0.00ns)   --->   "%sext_ln381_433 = sext i32 %mul_ln381_157" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7204 'sext' 'sext_ln381_433' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7205 [1/1] (0.00ns)   --->   "%sext_ln381_577 = sext i32 %mul_ln381_157" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7205 'sext' 'sext_ln381_577' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7206 [1/1] (1.02ns)   --->   "%add_ln381_293 = add i37 %sext_ln381_432, i37 %sext_ln381_433" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7206 'add' 'add_ln381_293' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7207 [1/1] (1.02ns)   --->   "%add_ln381_434 = add i36 %shl_ln381_136, i36 %sext_ln381_577" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7207 'add' 'add_ln381_434' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7208 [1/1] (0.00ns)   --->   "%tmp_906 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_293, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7208 'bitselect' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7209 [1/1] (0.00ns) (grouped into LUT with out node ps_334)   --->   "%ps_333 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_434, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7209 'partselect' 'ps_333' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7210 [1/1] (0.00ns) (grouped into LUT with out node ps_334)   --->   "%tmp_907 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_434, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7210 'bitselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7211 [1/1] (0.00ns) (grouped into LUT with out node ps_334)   --->   "%tmp_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_157, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7211 'bitselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7212 [1/1] (0.00ns)   --->   "%tmp_909 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_434, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7212 'bitselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7213 [1/1] (0.00ns) (grouped into LUT with out node ps_334)   --->   "%or_ln381_628 = or i1 %tmp_907, i1 %icmp_ln381_157" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7213 'or' 'or_ln381_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7214 [1/1] (0.00ns) (grouped into LUT with out node ps_334)   --->   "%and_ln381_785 = and i1 %or_ln381_628, i1 %tmp_908" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7214 'and' 'and_ln381_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7215 [1/1] (0.00ns) (grouped into LUT with out node ps_334)   --->   "%zext_ln381_315 = zext i1 %and_ln381_785" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7215 'zext' 'zext_ln381_315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7216 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_334 = add i28 %ps_333, i28 %zext_ln381_315" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7216 'add' 'ps_334' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7217 [1/1] (0.00ns)   --->   "%tmp_910 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_334, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7217 'bitselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 7218 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_786)   --->   "%xor_ln381_785 = xor i1 %tmp_910, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7218 'xor' 'xor_ln381_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7219 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_786 = and i1 %tmp_909, i1 %xor_ln381_785" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7219 'and' 'and_ln381_786' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7220 [1/1] (0.28ns)   --->   "%xor_ln381_786 = xor i1 %tmp_906, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7220 'xor' 'xor_ln381_786' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7221 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_787)   --->   "%select_ln381_628 = select i1 %and_ln381_786, i1 %tmp_906, i1 %xor_ln381_786" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7221 'select' 'select_ln381_628' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_789)   --->   "%select_ln381_629 = select i1 %and_ln381_786, i1 %xor_ln381_786, i1 %tmp_906" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7222 'select' 'select_ln381_629' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_789)   --->   "%xor_ln381_787 = xor i1 %tmp_909, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7223 'xor' 'xor_ln381_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_789)   --->   "%or_ln381_629 = or i1 %tmp_910, i1 %xor_ln381_787" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7224 'or' 'or_ln381_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7225 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_787)   --->   "%xor_ln381_788 = xor i1 %select_ln381_628, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7225 'xor' 'xor_ln381_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7226 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_787)   --->   "%or_ln381_630 = or i1 %tmp_910, i1 %xor_ln381_788" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7226 'or' 'or_ln381_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7227 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_787 = and i1 %or_ln381_630, i1 %xor_ln381_786" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7227 'and' 'and_ln381_787' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_789)   --->   "%and_ln381_788 = and i1 %tmp_910, i1 %select_ln381_629" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7228 'and' 'and_ln381_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7229 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_789 = xor i1 %and_ln381_788, i1 %or_ln381_629" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7229 'xor' 'xor_ln381_789' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7230 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_631)   --->   "%and_ln381_789 = and i1 %xor_ln381_789, i1 %tmp_906" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7230 'and' 'and_ln381_789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7231 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_631)   --->   "%or_ln381_631 = or i1 %and_ln381_787, i1 %and_ln381_789" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7231 'or' 'or_ln381_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 7232 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_631)   --->   "%select_ln381_630 = select i1 %and_ln381_787, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7232 'select' 'select_ln381_630' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 7233 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_631 = select i1 %or_ln381_631, i28 %select_ln381_630, i28 %ps_334" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7233 'select' 'select_ln381_631' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 7234 [1/1] (0.00ns)   --->   "%sext_ln383_10 = sext i28 %acc_10" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7234 'sext' 'sext_ln383_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7235 [1/1] (0.00ns)   --->   "%sext_ln383_11 = sext i28 %ps_101" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7235 'sext' 'sext_ln383_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7236 [1/1] (0.97ns)   --->   "%add_ln383_10 = add i29 %sext_ln383_11, i29 %sext_ln383_10" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7236 'add' 'add_ln383_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7237 [1/1] (0.00ns)   --->   "%tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_10, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7237 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7238 [1/1] (0.97ns)   --->   "%acc_11 = add i28 %ps_101, i28 %acc_10" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7238 'add' 'acc_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7239 [1/1] (0.00ns)   --->   "%tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_11, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7239 'bitselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7240 [1/1] (0.00ns) (grouped into LUT with out node acc_12)   --->   "%xor_ln383_10 = xor i1 %tmp_333, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7240 'xor' 'xor_ln383_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7241 [1/1] (0.00ns) (grouped into LUT with out node acc_12)   --->   "%and_ln383_5 = and i1 %tmp_334, i1 %xor_ln383_10" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7241 'and' 'and_ln383_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7242 [1/1] (0.00ns) (grouped into LUT with out node acc_12)   --->   "%xor_ln383_11 = xor i1 %tmp_333, i1 %tmp_334" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7242 'xor' 'xor_ln383_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7243 [1/1] (0.00ns) (grouped into LUT with out node acc_12)   --->   "%select_ln383_10 = select i1 %and_ln383_5, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7243 'select' 'select_ln383_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 7244 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_12 = select i1 %xor_ln383_11, i28 %select_ln383_10, i28 %acc_11" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7244 'select' 'acc_12' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 7245 [1/1] (0.00ns)   --->   "%sext_ln383_12 = sext i28 %acc_12" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7245 'sext' 'sext_ln383_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7246 [1/1] (0.00ns)   --->   "%sext_ln383_13 = sext i28 %ps_118" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7246 'sext' 'sext_ln383_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7247 [1/1] (0.97ns)   --->   "%add_ln383_12 = add i29 %sext_ln383_13, i29 %sext_ln383_12" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7247 'add' 'add_ln383_12' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7248 [1/1] (0.00ns)   --->   "%tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_12, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7248 'bitselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7249 [1/1] (0.97ns)   --->   "%acc_13 = add i28 %ps_118, i28 %acc_12" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7249 'add' 'acc_13' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7250 [1/1] (0.00ns)   --->   "%tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_13, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7250 'bitselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7251 [1/1] (0.00ns) (grouped into LUT with out node acc_14)   --->   "%xor_ln383_12 = xor i1 %tmp_375, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7251 'xor' 'xor_ln383_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7252 [1/1] (0.00ns) (grouped into LUT with out node acc_14)   --->   "%and_ln383_6 = and i1 %tmp_376, i1 %xor_ln383_12" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7252 'and' 'and_ln383_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7253 [1/1] (0.00ns) (grouped into LUT with out node acc_14)   --->   "%xor_ln383_13 = xor i1 %tmp_375, i1 %tmp_376" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7253 'xor' 'xor_ln383_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7254 [1/1] (0.00ns) (grouped into LUT with out node acc_14)   --->   "%select_ln383_12 = select i1 %and_ln383_6, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7254 'select' 'select_ln383_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 7255 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_14 = select i1 %xor_ln383_13, i28 %select_ln383_12, i28 %acc_13" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7255 'select' 'acc_14' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 7256 [1/1] (0.00ns)   --->   "%sext_ln383_14 = sext i28 %acc_14" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7256 'sext' 'sext_ln383_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7257 [1/1] (0.00ns)   --->   "%sext_ln383_15 = sext i28 %ps_135" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7257 'sext' 'sext_ln383_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7258 [1/1] (0.97ns)   --->   "%add_ln383_14 = add i29 %sext_ln383_15, i29 %sext_ln383_14" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7258 'add' 'add_ln383_14' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7259 [1/1] (0.00ns)   --->   "%tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_14, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7259 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7260 [1/1] (0.97ns)   --->   "%acc_15 = add i28 %ps_135, i28 %acc_14" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7260 'add' 'acc_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7261 [1/1] (0.00ns)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_15, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7261 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7262 [1/1] (0.00ns) (grouped into LUT with out node acc_16)   --->   "%xor_ln383_14 = xor i1 %tmp_417, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7262 'xor' 'xor_ln383_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7263 [1/1] (0.00ns) (grouped into LUT with out node acc_16)   --->   "%and_ln383_7 = and i1 %tmp_418, i1 %xor_ln383_14" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7263 'and' 'and_ln383_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7264 [1/1] (0.00ns) (grouped into LUT with out node acc_16)   --->   "%xor_ln383_15 = xor i1 %tmp_417, i1 %tmp_418" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7264 'xor' 'xor_ln383_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7265 [1/1] (0.00ns) (grouped into LUT with out node acc_16)   --->   "%select_ln383_14 = select i1 %and_ln383_7, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7265 'select' 'select_ln383_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 7266 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_16 = select i1 %xor_ln383_15, i28 %select_ln383_14, i28 %acc_15" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7266 'select' 'acc_16' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 7267 [1/1] (0.00ns)   --->   "%sext_ln383_16 = sext i28 %acc_16" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7267 'sext' 'sext_ln383_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7268 [1/1] (0.00ns)   --->   "%sext_ln383_17 = sext i28 %ps_152" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7268 'sext' 'sext_ln383_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7269 [1/1] (0.97ns)   --->   "%add_ln383_16 = add i29 %sext_ln383_17, i29 %sext_ln383_16" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7269 'add' 'add_ln383_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7270 [1/1] (0.00ns)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_16, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7270 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7271 [1/1] (0.97ns)   --->   "%acc_17 = add i28 %ps_152, i28 %acc_16" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7271 'add' 'acc_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7272 [1/1] (0.00ns)   --->   "%tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_17, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7272 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7273 [1/1] (0.00ns) (grouped into LUT with out node acc_18)   --->   "%xor_ln383_16 = xor i1 %tmp_459, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7273 'xor' 'xor_ln383_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7274 [1/1] (0.00ns) (grouped into LUT with out node acc_18)   --->   "%and_ln383_8 = and i1 %tmp_460, i1 %xor_ln383_16" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7274 'and' 'and_ln383_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7275 [1/1] (0.00ns) (grouped into LUT with out node acc_18)   --->   "%xor_ln383_17 = xor i1 %tmp_459, i1 %tmp_460" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7275 'xor' 'xor_ln383_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7276 [1/1] (0.00ns) (grouped into LUT with out node acc_18)   --->   "%select_ln383_16 = select i1 %and_ln383_8, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7276 'select' 'select_ln383_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 7277 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_18 = select i1 %xor_ln383_17, i28 %select_ln383_16, i28 %acc_17" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7277 'select' 'acc_18' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 7278 [1/1] (0.00ns)   --->   "%sext_ln383_18 = sext i28 %acc_18" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7278 'sext' 'sext_ln383_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7279 [1/1] (0.00ns)   --->   "%sext_ln383_19 = sext i28 %ps_169" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7279 'sext' 'sext_ln383_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7280 [1/1] (0.97ns)   --->   "%add_ln383_18 = add i29 %sext_ln383_19, i29 %sext_ln383_18" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7280 'add' 'add_ln383_18' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7281 [1/1] (0.00ns)   --->   "%tmp_501 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_18, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7281 'bitselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7282 [1/1] (0.97ns)   --->   "%acc_19 = add i28 %ps_169, i28 %acc_18" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7282 'add' 'acc_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7283 [1/1] (0.00ns)   --->   "%tmp_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_19, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7283 'bitselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7284 [1/1] (0.00ns) (grouped into LUT with out node acc_20)   --->   "%xor_ln383_18 = xor i1 %tmp_501, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7284 'xor' 'xor_ln383_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7285 [1/1] (0.00ns) (grouped into LUT with out node acc_20)   --->   "%and_ln383_9 = and i1 %tmp_502, i1 %xor_ln383_18" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7285 'and' 'and_ln383_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7286 [1/1] (0.00ns) (grouped into LUT with out node acc_20)   --->   "%xor_ln383_19 = xor i1 %tmp_501, i1 %tmp_502" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7286 'xor' 'xor_ln383_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 7287 [1/1] (0.00ns) (grouped into LUT with out node acc_20)   --->   "%select_ln383_18 = select i1 %and_ln383_9, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7287 'select' 'select_ln383_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 7288 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_20 = select i1 %xor_ln383_19, i28 %select_ln383_18, i28 %acc_19" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7288 'select' 'acc_20' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.50>
ST_9 : Operation 7289 [1/1] (0.00ns)   --->   "%sext_ln383_20 = sext i28 %acc_20" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7289 'sext' 'sext_ln383_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7290 [1/1] (0.00ns)   --->   "%sext_ln383_21 = sext i28 %ps_186" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7290 'sext' 'sext_ln383_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7291 [1/1] (0.97ns)   --->   "%add_ln383_20 = add i29 %sext_ln383_21, i29 %sext_ln383_20" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7291 'add' 'add_ln383_20' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7292 [1/1] (0.00ns)   --->   "%tmp_543 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_20, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7292 'bitselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7293 [1/1] (0.97ns)   --->   "%acc_21 = add i28 %ps_186, i28 %acc_20" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7293 'add' 'acc_21' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7294 [1/1] (0.00ns)   --->   "%tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_21, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7294 'bitselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7295 [1/1] (0.00ns) (grouped into LUT with out node acc_22)   --->   "%xor_ln383_20 = xor i1 %tmp_543, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7295 'xor' 'xor_ln383_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7296 [1/1] (0.00ns) (grouped into LUT with out node acc_22)   --->   "%and_ln383_10 = and i1 %tmp_544, i1 %xor_ln383_20" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7296 'and' 'and_ln383_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7297 [1/1] (0.00ns) (grouped into LUT with out node acc_22)   --->   "%xor_ln383_21 = xor i1 %tmp_543, i1 %tmp_544" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7297 'xor' 'xor_ln383_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7298 [1/1] (0.00ns) (grouped into LUT with out node acc_22)   --->   "%select_ln383_20 = select i1 %and_ln383_10, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7298 'select' 'select_ln383_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 7299 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_22 = select i1 %xor_ln383_21, i28 %select_ln383_20, i28 %acc_21" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7299 'select' 'acc_22' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 7300 [1/1] (0.00ns)   --->   "%sext_ln383_22 = sext i28 %acc_22" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7300 'sext' 'sext_ln383_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7301 [1/1] (0.00ns)   --->   "%sext_ln383_23 = sext i28 %ps_203" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7301 'sext' 'sext_ln383_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7302 [1/1] (0.97ns)   --->   "%add_ln383_22 = add i29 %sext_ln383_23, i29 %sext_ln383_22" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7302 'add' 'add_ln383_22' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7303 [1/1] (0.00ns)   --->   "%tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_22, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7303 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7304 [1/1] (0.97ns)   --->   "%acc_23 = add i28 %ps_203, i28 %acc_22" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7304 'add' 'acc_23' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7305 [1/1] (0.00ns)   --->   "%tmp_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_23, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7305 'bitselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7306 [1/1] (0.00ns) (grouped into LUT with out node acc_24)   --->   "%xor_ln383_22 = xor i1 %tmp_585, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7306 'xor' 'xor_ln383_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7307 [1/1] (0.00ns) (grouped into LUT with out node acc_24)   --->   "%and_ln383_11 = and i1 %tmp_586, i1 %xor_ln383_22" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7307 'and' 'and_ln383_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7308 [1/1] (0.00ns) (grouped into LUT with out node acc_24)   --->   "%xor_ln383_23 = xor i1 %tmp_585, i1 %tmp_586" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7308 'xor' 'xor_ln383_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7309 [1/1] (0.00ns) (grouped into LUT with out node acc_24)   --->   "%select_ln383_22 = select i1 %and_ln383_11, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7309 'select' 'select_ln383_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 7310 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_24 = select i1 %xor_ln383_23, i28 %select_ln383_22, i28 %acc_23" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7310 'select' 'acc_24' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 7311 [1/1] (0.00ns)   --->   "%sext_ln383_24 = sext i28 %acc_24" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7311 'sext' 'sext_ln383_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7312 [1/1] (0.00ns)   --->   "%sext_ln383_25 = sext i28 %ps_220" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7312 'sext' 'sext_ln383_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7313 [1/1] (0.97ns)   --->   "%add_ln383_24 = add i29 %sext_ln383_25, i29 %sext_ln383_24" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7313 'add' 'add_ln383_24' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7314 [1/1] (0.00ns)   --->   "%tmp_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_24, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7314 'bitselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7315 [1/1] (0.97ns)   --->   "%acc_25 = add i28 %ps_220, i28 %acc_24" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7315 'add' 'acc_25' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7316 [1/1] (0.00ns)   --->   "%tmp_628 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_25, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7316 'bitselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7317 [1/1] (0.00ns) (grouped into LUT with out node acc_26)   --->   "%xor_ln383_24 = xor i1 %tmp_627, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7317 'xor' 'xor_ln383_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7318 [1/1] (0.00ns) (grouped into LUT with out node acc_26)   --->   "%and_ln383_12 = and i1 %tmp_628, i1 %xor_ln383_24" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7318 'and' 'and_ln383_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7319 [1/1] (0.00ns) (grouped into LUT with out node acc_26)   --->   "%xor_ln383_25 = xor i1 %tmp_627, i1 %tmp_628" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7319 'xor' 'xor_ln383_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7320 [1/1] (0.00ns) (grouped into LUT with out node acc_26)   --->   "%select_ln383_24 = select i1 %and_ln383_12, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7320 'select' 'select_ln383_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 7321 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_26 = select i1 %xor_ln383_25, i28 %select_ln383_24, i28 %acc_25" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7321 'select' 'acc_26' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 7322 [1/1] (0.00ns)   --->   "%sext_ln383_26 = sext i28 %acc_26" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7322 'sext' 'sext_ln383_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7323 [1/1] (0.00ns)   --->   "%sext_ln383_27 = sext i28 %ps_237" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7323 'sext' 'sext_ln383_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7324 [1/1] (0.97ns)   --->   "%add_ln383_26 = add i29 %sext_ln383_27, i29 %sext_ln383_26" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7324 'add' 'add_ln383_26' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7325 [1/1] (0.00ns)   --->   "%tmp_669 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_26, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7325 'bitselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7326 [1/1] (0.97ns)   --->   "%acc_27 = add i28 %ps_237, i28 %acc_26" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7326 'add' 'acc_27' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7327 [1/1] (0.00ns)   --->   "%tmp_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_27, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7327 'bitselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7328 [1/1] (0.00ns) (grouped into LUT with out node acc_28)   --->   "%xor_ln383_26 = xor i1 %tmp_669, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7328 'xor' 'xor_ln383_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7329 [1/1] (0.00ns) (grouped into LUT with out node acc_28)   --->   "%and_ln383_13 = and i1 %tmp_670, i1 %xor_ln383_26" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7329 'and' 'and_ln383_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7330 [1/1] (0.00ns) (grouped into LUT with out node acc_28)   --->   "%xor_ln383_27 = xor i1 %tmp_669, i1 %tmp_670" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7330 'xor' 'xor_ln383_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7331 [1/1] (0.00ns) (grouped into LUT with out node acc_28)   --->   "%select_ln383_26 = select i1 %and_ln383_13, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7331 'select' 'select_ln383_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 7332 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_28 = select i1 %xor_ln383_27, i28 %select_ln383_26, i28 %acc_27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7332 'select' 'acc_28' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 7333 [1/1] (0.00ns)   --->   "%sext_ln383_28 = sext i28 %acc_28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7333 'sext' 'sext_ln383_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7334 [1/1] (0.00ns)   --->   "%sext_ln383_29 = sext i28 %ps_254" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7334 'sext' 'sext_ln383_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7335 [1/1] (0.97ns)   --->   "%add_ln383_28 = add i29 %sext_ln383_29, i29 %sext_ln383_28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7335 'add' 'add_ln383_28' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7336 [1/1] (0.00ns)   --->   "%tmp_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_28, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7336 'bitselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7337 [1/1] (0.97ns)   --->   "%acc_29 = add i28 %ps_254, i28 %acc_28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7337 'add' 'acc_29' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7338 [1/1] (0.00ns)   --->   "%tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_29, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7338 'bitselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7339 [1/1] (0.00ns) (grouped into LUT with out node acc_30)   --->   "%xor_ln383_28 = xor i1 %tmp_711, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7339 'xor' 'xor_ln383_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7340 [1/1] (0.00ns) (grouped into LUT with out node acc_30)   --->   "%and_ln383_14 = and i1 %tmp_712, i1 %xor_ln383_28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7340 'and' 'and_ln383_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7341 [1/1] (0.00ns) (grouped into LUT with out node acc_30)   --->   "%xor_ln383_29 = xor i1 %tmp_711, i1 %tmp_712" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7341 'xor' 'xor_ln383_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7342 [1/1] (0.00ns) (grouped into LUT with out node acc_30)   --->   "%select_ln383_28 = select i1 %and_ln383_14, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7342 'select' 'select_ln383_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 7343 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_30 = select i1 %xor_ln383_29, i28 %select_ln383_28, i28 %acc_29" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7343 'select' 'acc_30' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 7344 [1/1] (0.00ns)   --->   "%shl_ln381_117 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_539, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7344 'bitconcatenate' 'shl_ln381_117' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7345 [1/1] (0.00ns)   --->   "%sext_ln381_372 = sext i36 %shl_ln381_117" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7345 'sext' 'sext_ln381_372' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7346 [1/1] (0.00ns)   --->   "%sext_ln381_373 = sext i32 %mul_ln381_135" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7346 'sext' 'sext_ln381_373' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7347 [1/1] (0.00ns)   --->   "%sext_ln381_558 = sext i32 %mul_ln381_135" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7347 'sext' 'sext_ln381_558' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7348 [1/1] (1.02ns)   --->   "%add_ln381_252 = add i37 %sext_ln381_372, i37 %sext_ln381_373" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7348 'add' 'add_ln381_252' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7349 [1/1] (1.02ns)   --->   "%add_ln381_393 = add i36 %shl_ln381_117, i36 %sext_ln381_558" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7349 'add' 'add_ln381_393' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7350 [1/1] (0.00ns)   --->   "%tmp_790 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_252, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7350 'bitselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7351 [1/1] (0.00ns) (grouped into LUT with out node ps_287)   --->   "%ps_286 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_393, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7351 'partselect' 'ps_286' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7352 [1/1] (0.00ns) (grouped into LUT with out node ps_287)   --->   "%tmp_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_393, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7352 'bitselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7353 [1/1] (0.00ns) (grouped into LUT with out node ps_287)   --->   "%tmp_792 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_135, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7353 'bitselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7354 [1/1] (0.00ns)   --->   "%tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_393, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7354 'bitselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7355 [1/1] (0.00ns) (grouped into LUT with out node ps_287)   --->   "%or_ln381_540 = or i1 %tmp_791, i1 %icmp_ln381_135" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7355 'or' 'or_ln381_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7356 [1/1] (0.00ns) (grouped into LUT with out node ps_287)   --->   "%and_ln381_675 = and i1 %or_ln381_540, i1 %tmp_792" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7356 'and' 'and_ln381_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7357 [1/1] (0.00ns) (grouped into LUT with out node ps_287)   --->   "%zext_ln381_271 = zext i1 %and_ln381_675" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7357 'zext' 'zext_ln381_271' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7358 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_287 = add i28 %ps_286, i28 %zext_ln381_271" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7358 'add' 'ps_287' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7359 [1/1] (0.00ns)   --->   "%tmp_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_287, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7359 'bitselect' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7360 [1/1] (0.00ns)   --->   "%shl_ln381_137 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_631, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7360 'bitconcatenate' 'shl_ln381_137' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7361 [1/1] (0.00ns)   --->   "%sext_ln381_435 = sext i36 %shl_ln381_137" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7361 'sext' 'sext_ln381_435' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7362 [1/1] (0.00ns)   --->   "%sext_ln381_436 = sext i32 %mul_ln381_158" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7362 'sext' 'sext_ln381_436' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7363 [1/1] (0.00ns)   --->   "%sext_ln381_578 = sext i32 %mul_ln381_158" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7363 'sext' 'sext_ln381_578' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7364 [1/1] (1.02ns)   --->   "%add_ln381_295 = add i37 %sext_ln381_435, i37 %sext_ln381_436" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7364 'add' 'add_ln381_295' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7365 [1/1] (1.02ns)   --->   "%add_ln381_436 = add i36 %shl_ln381_137, i36 %sext_ln381_578" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7365 'add' 'add_ln381_436' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7366 [1/1] (0.00ns)   --->   "%tmp_911 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_295, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7366 'bitselect' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7367 [1/1] (0.00ns) (grouped into LUT with out node ps_336)   --->   "%ps_335 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_436, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7367 'partselect' 'ps_335' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7368 [1/1] (0.00ns) (grouped into LUT with out node ps_336)   --->   "%tmp_912 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_436, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7368 'bitselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7369 [1/1] (0.00ns) (grouped into LUT with out node ps_336)   --->   "%tmp_913 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_158, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7369 'bitselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7370 [1/1] (0.00ns)   --->   "%tmp_914 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_436, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7370 'bitselect' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7371 [1/1] (0.00ns) (grouped into LUT with out node ps_336)   --->   "%or_ln381_632 = or i1 %tmp_912, i1 %icmp_ln381_158" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7371 'or' 'or_ln381_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7372 [1/1] (0.00ns) (grouped into LUT with out node ps_336)   --->   "%and_ln381_790 = and i1 %or_ln381_632, i1 %tmp_913" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7372 'and' 'and_ln381_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7373 [1/1] (0.00ns) (grouped into LUT with out node ps_336)   --->   "%zext_ln381_317 = zext i1 %and_ln381_790" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7373 'zext' 'zext_ln381_317' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 7374 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_336 = add i28 %ps_335, i28 %zext_ln381_317" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7374 'add' 'ps_336' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 7375 [1/1] (0.00ns)   --->   "%tmp_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_336, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7375 'bitselect' 'tmp_915' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.22>
ST_10 : Operation 7376 [1/1] (0.00ns)   --->   "%specpipeline_ln363 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [src/srcnn.cpp:363->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7376 'specpipeline' 'specpipeline_ln363' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7377 [1/1] (0.00ns)   --->   "%speclooptripcount_ln358 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/srcnn.cpp:358->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7377 'speclooptripcount' 'speclooptripcount_ln358' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7378 [1/1] (0.00ns)   --->   "%specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/srcnn.cpp:361->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7378 'specloopname' 'specloopname_ln361' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7379 [1/1] (0.00ns)   --->   "%sext_ln383_30 = sext i28 %acc_30" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7379 'sext' 'sext_ln383_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7380 [1/1] (0.00ns)   --->   "%sext_ln383_31 = sext i28 %ps_271" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7380 'sext' 'sext_ln383_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7381 [1/1] (0.97ns)   --->   "%add_ln383_30 = add i29 %sext_ln383_31, i29 %sext_ln383_30" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7381 'add' 'add_ln383_30' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7382 [1/1] (0.00ns)   --->   "%tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_30, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7382 'bitselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7383 [1/1] (0.97ns)   --->   "%acc_31 = add i28 %ps_271, i28 %acc_30" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7383 'add' 'acc_31' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7384 [1/1] (0.00ns)   --->   "%tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_31, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7384 'bitselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7385 [1/1] (0.00ns) (grouped into LUT with out node acc_32)   --->   "%xor_ln383_30 = xor i1 %tmp_753, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7385 'xor' 'xor_ln383_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7386 [1/1] (0.00ns) (grouped into LUT with out node acc_32)   --->   "%and_ln383_15 = and i1 %tmp_754, i1 %xor_ln383_30" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7386 'and' 'and_ln383_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7387 [1/1] (0.00ns) (grouped into LUT with out node acc_32)   --->   "%xor_ln383_31 = xor i1 %tmp_753, i1 %tmp_754" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7387 'xor' 'xor_ln383_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7388 [1/1] (0.00ns) (grouped into LUT with out node acc_32)   --->   "%select_ln383_30 = select i1 %and_ln383_15, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7388 'select' 'select_ln383_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7389 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_32 = select i1 %xor_ln383_31, i28 %select_ln383_30, i28 %acc_31" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7389 'select' 'acc_32' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7390 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_676)   --->   "%xor_ln381_675 = xor i1 %tmp_794, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7390 'xor' 'xor_ln381_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7391 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_676 = and i1 %tmp_793, i1 %xor_ln381_675" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7391 'and' 'and_ln381_676' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7392 [1/1] (0.28ns)   --->   "%xor_ln381_676 = xor i1 %tmp_790, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7392 'xor' 'xor_ln381_676' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7393 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_677)   --->   "%select_ln381_540 = select i1 %and_ln381_676, i1 %tmp_790, i1 %xor_ln381_676" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7393 'select' 'select_ln381_540' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7394 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_679)   --->   "%select_ln381_541 = select i1 %and_ln381_676, i1 %xor_ln381_676, i1 %tmp_790" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7394 'select' 'select_ln381_541' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_679)   --->   "%xor_ln381_677 = xor i1 %tmp_793, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7395 'xor' 'xor_ln381_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7396 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_679)   --->   "%or_ln381_541 = or i1 %tmp_794, i1 %xor_ln381_677" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7396 'or' 'or_ln381_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7397 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_677)   --->   "%xor_ln381_678 = xor i1 %select_ln381_540, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7397 'xor' 'xor_ln381_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7398 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_677)   --->   "%or_ln381_542 = or i1 %tmp_794, i1 %xor_ln381_678" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7398 'or' 'or_ln381_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7399 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_677 = and i1 %or_ln381_542, i1 %xor_ln381_676" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7399 'and' 'and_ln381_677' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_679)   --->   "%and_ln381_678 = and i1 %tmp_794, i1 %select_ln381_541" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7400 'and' 'and_ln381_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7401 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_679 = xor i1 %and_ln381_678, i1 %or_ln381_541" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7401 'xor' 'xor_ln381_679' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7402 [1/1] (0.00ns) (grouped into LUT with out node ps_288)   --->   "%and_ln381_679 = and i1 %xor_ln381_679, i1 %tmp_790" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7402 'and' 'and_ln381_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7403 [1/1] (0.00ns) (grouped into LUT with out node ps_288)   --->   "%select_ln381_542 = select i1 %and_ln381_677, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7403 'select' 'select_ln381_542' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7404 [1/1] (0.00ns) (grouped into LUT with out node ps_288)   --->   "%or_ln381_543 = or i1 %and_ln381_677, i1 %and_ln381_679" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7404 'or' 'or_ln381_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7405 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_288 = select i1 %or_ln381_543, i28 %select_ln381_542, i28 %ps_287" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7405 'select' 'ps_288' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7406 [1/1] (0.00ns)   --->   "%sext_ln383_32 = sext i28 %acc_32" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7406 'sext' 'sext_ln383_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7407 [1/1] (0.00ns)   --->   "%sext_ln383_33 = sext i28 %ps_288" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7407 'sext' 'sext_ln383_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7408 [1/1] (0.97ns)   --->   "%add_ln383_32 = add i29 %sext_ln383_33, i29 %sext_ln383_32" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7408 'add' 'add_ln383_32' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7409 [1/1] (0.00ns)   --->   "%tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_32, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7409 'bitselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7410 [1/1] (0.97ns)   --->   "%acc_33 = add i28 %ps_288, i28 %acc_32" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7410 'add' 'acc_33' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7411 [1/1] (0.00ns)   --->   "%tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_33, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7411 'bitselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7412 [1/1] (0.00ns) (grouped into LUT with out node acc_34)   --->   "%xor_ln383_32 = xor i1 %tmp_795, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7412 'xor' 'xor_ln383_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7413 [1/1] (0.00ns) (grouped into LUT with out node acc_34)   --->   "%and_ln383_16 = and i1 %tmp_796, i1 %xor_ln383_32" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7413 'and' 'and_ln383_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7414 [1/1] (0.00ns) (grouped into LUT with out node acc_34)   --->   "%xor_ln383_33 = xor i1 %tmp_795, i1 %tmp_796" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7414 'xor' 'xor_ln383_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7415 [1/1] (0.00ns) (grouped into LUT with out node acc_34)   --->   "%select_ln383_32 = select i1 %and_ln383_16, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7415 'select' 'select_ln383_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7416 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_34 = select i1 %xor_ln383_33, i28 %select_ln383_32, i28 %acc_33" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7416 'select' 'acc_34' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7417 [1/1] (0.00ns)   --->   "%shl_ln381_124 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_571, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7417 'bitconcatenate' 'shl_ln381_124' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7418 [1/1] (0.00ns)   --->   "%sext_ln381_394 = sext i36 %shl_ln381_124" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7418 'sext' 'sext_ln381_394' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7419 [1/1] (0.00ns)   --->   "%sext_ln381_395 = sext i32 %mul_ln381_143" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7419 'sext' 'sext_ln381_395' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7420 [1/1] (0.00ns)   --->   "%sext_ln381_565 = sext i32 %mul_ln381_143" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7420 'sext' 'sext_ln381_565' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7421 [1/1] (1.02ns)   --->   "%add_ln381_267 = add i37 %sext_ln381_394, i37 %sext_ln381_395" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7421 'add' 'add_ln381_267' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7422 [1/1] (1.02ns)   --->   "%add_ln381_408 = add i36 %shl_ln381_124, i36 %sext_ln381_565" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7422 'add' 'add_ln381_408' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7423 [1/1] (0.00ns)   --->   "%tmp_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_267, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7423 'bitselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7424 [1/1] (0.00ns) (grouped into LUT with out node ps_304)   --->   "%ps_303 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_408, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7424 'partselect' 'ps_303' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7425 [1/1] (0.00ns) (grouped into LUT with out node ps_304)   --->   "%tmp_833 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_408, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7425 'bitselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7426 [1/1] (0.00ns) (grouped into LUT with out node ps_304)   --->   "%tmp_834 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_143, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7426 'bitselect' 'tmp_834' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7427 [1/1] (0.00ns)   --->   "%tmp_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_408, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7427 'bitselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7428 [1/1] (0.00ns) (grouped into LUT with out node ps_304)   --->   "%or_ln381_572 = or i1 %tmp_833, i1 %icmp_ln381_143" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7428 'or' 'or_ln381_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7429 [1/1] (0.00ns) (grouped into LUT with out node ps_304)   --->   "%and_ln381_715 = and i1 %or_ln381_572, i1 %tmp_834" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7429 'and' 'and_ln381_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7430 [1/1] (0.00ns) (grouped into LUT with out node ps_304)   --->   "%zext_ln381_287 = zext i1 %and_ln381_715" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7430 'zext' 'zext_ln381_287' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7431 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_304 = add i28 %ps_303, i28 %zext_ln381_287" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7431 'add' 'ps_304' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7432 [1/1] (0.00ns)   --->   "%tmp_836 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_304, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7432 'bitselect' 'tmp_836' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7433 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_716)   --->   "%xor_ln381_715 = xor i1 %tmp_836, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7433 'xor' 'xor_ln381_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7434 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_716 = and i1 %tmp_835, i1 %xor_ln381_715" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7434 'and' 'and_ln381_716' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7435 [1/1] (0.28ns)   --->   "%xor_ln381_716 = xor i1 %tmp_832, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7435 'xor' 'xor_ln381_716' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7436 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_717)   --->   "%select_ln381_572 = select i1 %and_ln381_716, i1 %tmp_832, i1 %xor_ln381_716" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7436 'select' 'select_ln381_572' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_719)   --->   "%select_ln381_573 = select i1 %and_ln381_716, i1 %xor_ln381_716, i1 %tmp_832" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7437 'select' 'select_ln381_573' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_719)   --->   "%xor_ln381_717 = xor i1 %tmp_835, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7438 'xor' 'xor_ln381_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_719)   --->   "%or_ln381_573 = or i1 %tmp_836, i1 %xor_ln381_717" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7439 'or' 'or_ln381_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7440 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_717)   --->   "%xor_ln381_718 = xor i1 %select_ln381_572, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7440 'xor' 'xor_ln381_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7441 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_717)   --->   "%or_ln381_574 = or i1 %tmp_836, i1 %xor_ln381_718" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7441 'or' 'or_ln381_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7442 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_717 = and i1 %or_ln381_574, i1 %xor_ln381_716" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7442 'and' 'and_ln381_717' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7443 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_719)   --->   "%and_ln381_718 = and i1 %tmp_836, i1 %select_ln381_573" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7443 'and' 'and_ln381_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7444 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_719 = xor i1 %and_ln381_718, i1 %or_ln381_573" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7444 'xor' 'xor_ln381_719' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7445 [1/1] (0.00ns) (grouped into LUT with out node ps_305)   --->   "%and_ln381_719 = and i1 %xor_ln381_719, i1 %tmp_832" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7445 'and' 'and_ln381_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7446 [1/1] (0.00ns) (grouped into LUT with out node ps_305)   --->   "%select_ln381_574 = select i1 %and_ln381_717, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7446 'select' 'select_ln381_574' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7447 [1/1] (0.00ns) (grouped into LUT with out node ps_305)   --->   "%or_ln381_575 = or i1 %and_ln381_717, i1 %and_ln381_719" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7447 'or' 'or_ln381_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7448 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_305 = select i1 %or_ln381_575, i28 %select_ln381_574, i28 %ps_304" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7448 'select' 'ps_305' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7449 [1/1] (0.00ns)   --->   "%sext_ln383_34 = sext i28 %acc_34" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7449 'sext' 'sext_ln383_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7450 [1/1] (0.00ns)   --->   "%sext_ln383_35 = sext i28 %ps_305" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7450 'sext' 'sext_ln383_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7451 [1/1] (0.97ns)   --->   "%add_ln383_34 = add i29 %sext_ln383_35, i29 %sext_ln383_34" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7451 'add' 'add_ln383_34' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7452 [1/1] (0.00ns)   --->   "%tmp_837 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_34, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7452 'bitselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7453 [1/1] (0.97ns)   --->   "%acc_35 = add i28 %ps_305, i28 %acc_34" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7453 'add' 'acc_35' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7454 [1/1] (0.00ns)   --->   "%tmp_838 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_35, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7454 'bitselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7455 [1/1] (0.00ns) (grouped into LUT with out node acc_36)   --->   "%xor_ln383_34 = xor i1 %tmp_837, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7455 'xor' 'xor_ln383_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7456 [1/1] (0.00ns) (grouped into LUT with out node acc_36)   --->   "%and_ln383_17 = and i1 %tmp_838, i1 %xor_ln383_34" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7456 'and' 'and_ln383_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7457 [1/1] (0.00ns) (grouped into LUT with out node acc_36)   --->   "%xor_ln383_35 = xor i1 %tmp_837, i1 %tmp_838" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7457 'xor' 'xor_ln383_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7458 [1/1] (0.00ns) (grouped into LUT with out node acc_36)   --->   "%select_ln383_34 = select i1 %and_ln383_17, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7458 'select' 'select_ln383_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7459 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_36 = select i1 %xor_ln383_35, i28 %select_ln383_34, i28 %acc_35" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7459 'select' 'acc_36' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7460 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_751)   --->   "%xor_ln381_750 = xor i1 %tmp_873, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7460 'xor' 'xor_ln381_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7461 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_751 = and i1 %tmp_872, i1 %xor_ln381_750" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7461 'and' 'and_ln381_751' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7462 [1/1] (0.28ns)   --->   "%xor_ln381_751 = xor i1 %tmp_869, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7462 'xor' 'xor_ln381_751' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7463 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_752)   --->   "%select_ln381_600 = select i1 %and_ln381_751, i1 %tmp_869, i1 %xor_ln381_751" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7463 'select' 'select_ln381_600' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_754)   --->   "%select_ln381_601 = select i1 %and_ln381_751, i1 %xor_ln381_751, i1 %tmp_869" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7464 'select' 'select_ln381_601' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7465 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_754)   --->   "%xor_ln381_752 = xor i1 %tmp_872, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7465 'xor' 'xor_ln381_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_754)   --->   "%or_ln381_601 = or i1 %tmp_873, i1 %xor_ln381_752" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7466 'or' 'or_ln381_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7467 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_752)   --->   "%xor_ln381_753 = xor i1 %select_ln381_600, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7467 'xor' 'xor_ln381_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7468 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_752)   --->   "%or_ln381_602 = or i1 %tmp_873, i1 %xor_ln381_753" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7468 'or' 'or_ln381_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7469 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_752 = and i1 %or_ln381_602, i1 %xor_ln381_751" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7469 'and' 'and_ln381_752' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7470 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_754)   --->   "%and_ln381_753 = and i1 %tmp_873, i1 %select_ln381_601" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7470 'and' 'and_ln381_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7471 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_754 = xor i1 %and_ln381_753, i1 %or_ln381_601" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7471 'xor' 'xor_ln381_754' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7472 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_603)   --->   "%and_ln381_754 = and i1 %xor_ln381_754, i1 %tmp_869" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7472 'and' 'and_ln381_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7473 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_603)   --->   "%or_ln381_603 = or i1 %and_ln381_752, i1 %and_ln381_754" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7473 'or' 'or_ln381_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7474 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_603)   --->   "%select_ln381_602 = select i1 %and_ln381_752, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7474 'select' 'select_ln381_602' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7475 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_603 = select i1 %or_ln381_603, i28 %select_ln381_602, i28 %ps_319" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7475 'select' 'select_ln381_603' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7476 [1/1] (0.00ns)   --->   "%shl_ln381_131 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_603, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7476 'bitconcatenate' 'shl_ln381_131' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7477 [1/1] (0.00ns)   --->   "%sext_ln381_416 = sext i36 %shl_ln381_131" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7477 'sext' 'sext_ln381_416' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7478 [1/1] (0.00ns)   --->   "%sext_ln381_417 = sext i32 %mul_ln381_151" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7478 'sext' 'sext_ln381_417' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7479 [1/1] (0.00ns)   --->   "%sext_ln381_572 = sext i32 %mul_ln381_151" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7479 'sext' 'sext_ln381_572' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7480 [1/1] (1.02ns)   --->   "%add_ln381_282 = add i37 %sext_ln381_416, i37 %sext_ln381_417" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7480 'add' 'add_ln381_282' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7481 [1/1] (1.02ns)   --->   "%add_ln381_423 = add i36 %shl_ln381_131, i36 %sext_ln381_572" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7481 'add' 'add_ln381_423' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7482 [1/1] (0.00ns)   --->   "%tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_282, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7482 'bitselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7483 [1/1] (0.00ns) (grouped into LUT with out node ps_321)   --->   "%ps_320 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_423, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7483 'partselect' 'ps_320' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7484 [1/1] (0.00ns) (grouped into LUT with out node ps_321)   --->   "%tmp_875 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_423, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7484 'bitselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7485 [1/1] (0.00ns) (grouped into LUT with out node ps_321)   --->   "%tmp_876 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_151, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7485 'bitselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7486 [1/1] (0.00ns)   --->   "%tmp_877 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_423, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7486 'bitselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7487 [1/1] (0.00ns) (grouped into LUT with out node ps_321)   --->   "%or_ln381_604 = or i1 %tmp_875, i1 %icmp_ln381_151" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7487 'or' 'or_ln381_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7488 [1/1] (0.00ns) (grouped into LUT with out node ps_321)   --->   "%and_ln381_755 = and i1 %or_ln381_604, i1 %tmp_876" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7488 'and' 'and_ln381_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7489 [1/1] (0.00ns) (grouped into LUT with out node ps_321)   --->   "%zext_ln381_303 = zext i1 %and_ln381_755" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7489 'zext' 'zext_ln381_303' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7490 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_321 = add i28 %ps_320, i28 %zext_ln381_303" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7490 'add' 'ps_321' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7491 [1/1] (0.00ns)   --->   "%tmp_878 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_321, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7491 'bitselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7492 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_756)   --->   "%xor_ln381_755 = xor i1 %tmp_878, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7492 'xor' 'xor_ln381_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7493 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_756 = and i1 %tmp_877, i1 %xor_ln381_755" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7493 'and' 'and_ln381_756' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7494 [1/1] (0.28ns)   --->   "%xor_ln381_756 = xor i1 %tmp_874, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7494 'xor' 'xor_ln381_756' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7495 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_757)   --->   "%select_ln381_604 = select i1 %and_ln381_756, i1 %tmp_874, i1 %xor_ln381_756" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7495 'select' 'select_ln381_604' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_759)   --->   "%select_ln381_605 = select i1 %and_ln381_756, i1 %xor_ln381_756, i1 %tmp_874" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7496 'select' 'select_ln381_605' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7497 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_759)   --->   "%xor_ln381_757 = xor i1 %tmp_877, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7497 'xor' 'xor_ln381_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_759)   --->   "%or_ln381_605 = or i1 %tmp_878, i1 %xor_ln381_757" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7498 'or' 'or_ln381_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7499 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_757)   --->   "%xor_ln381_758 = xor i1 %select_ln381_604, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7499 'xor' 'xor_ln381_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7500 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_757)   --->   "%or_ln381_606 = or i1 %tmp_878, i1 %xor_ln381_758" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7500 'or' 'or_ln381_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7501 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_757 = and i1 %or_ln381_606, i1 %xor_ln381_756" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7501 'and' 'and_ln381_757' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_759)   --->   "%and_ln381_758 = and i1 %tmp_878, i1 %select_ln381_605" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7502 'and' 'and_ln381_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7503 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_759 = xor i1 %and_ln381_758, i1 %or_ln381_605" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7503 'xor' 'xor_ln381_759' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7504 [1/1] (0.00ns) (grouped into LUT with out node ps_322)   --->   "%and_ln381_759 = and i1 %xor_ln381_759, i1 %tmp_874" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7504 'and' 'and_ln381_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7505 [1/1] (0.00ns) (grouped into LUT with out node ps_322)   --->   "%select_ln381_606 = select i1 %and_ln381_757, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7505 'select' 'select_ln381_606' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7506 [1/1] (0.00ns) (grouped into LUT with out node ps_322)   --->   "%or_ln381_607 = or i1 %and_ln381_757, i1 %and_ln381_759" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7506 'or' 'or_ln381_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7507 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_322 = select i1 %or_ln381_607, i28 %select_ln381_606, i28 %ps_321" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7507 'select' 'ps_322' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7508 [1/1] (0.00ns)   --->   "%sext_ln383_36 = sext i28 %acc_36" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7508 'sext' 'sext_ln383_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7509 [1/1] (0.00ns)   --->   "%sext_ln383_37 = sext i28 %ps_322" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7509 'sext' 'sext_ln383_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7510 [1/1] (0.97ns)   --->   "%add_ln383_36 = add i29 %sext_ln383_37, i29 %sext_ln383_36" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7510 'add' 'add_ln383_36' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7511 [1/1] (0.00ns)   --->   "%tmp_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_36, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7511 'bitselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7512 [1/1] (0.97ns)   --->   "%acc_37 = add i28 %ps_322, i28 %acc_36" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7512 'add' 'acc_37' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7513 [1/1] (0.00ns)   --->   "%tmp_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_37, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7513 'bitselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7514 [1/1] (0.00ns) (grouped into LUT with out node acc_38)   --->   "%xor_ln383_36 = xor i1 %tmp_879, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7514 'xor' 'xor_ln383_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7515 [1/1] (0.00ns) (grouped into LUT with out node acc_38)   --->   "%and_ln383_18 = and i1 %tmp_880, i1 %xor_ln383_36" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7515 'and' 'and_ln383_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7516 [1/1] (0.00ns) (grouped into LUT with out node acc_38)   --->   "%xor_ln383_37 = xor i1 %tmp_879, i1 %tmp_880" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7516 'xor' 'xor_ln383_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7517 [1/1] (0.00ns) (grouped into LUT with out node acc_38)   --->   "%select_ln383_36 = select i1 %and_ln383_18, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7517 'select' 'select_ln383_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7518 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_38 = select i1 %xor_ln383_37, i28 %select_ln383_36, i28 %acc_37" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7518 'select' 'acc_38' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7519 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_791)   --->   "%xor_ln381_790 = xor i1 %tmp_915, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7519 'xor' 'xor_ln381_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7520 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_791 = and i1 %tmp_914, i1 %xor_ln381_790" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7520 'and' 'and_ln381_791' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7521 [1/1] (0.28ns)   --->   "%xor_ln381_791 = xor i1 %tmp_911, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7521 'xor' 'xor_ln381_791' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7522 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_792)   --->   "%select_ln381_632 = select i1 %and_ln381_791, i1 %tmp_911, i1 %xor_ln381_791" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7522 'select' 'select_ln381_632' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7523 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_794)   --->   "%select_ln381_633 = select i1 %and_ln381_791, i1 %xor_ln381_791, i1 %tmp_911" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7523 'select' 'select_ln381_633' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_794)   --->   "%xor_ln381_792 = xor i1 %tmp_914, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7524 'xor' 'xor_ln381_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_794)   --->   "%or_ln381_633 = or i1 %tmp_915, i1 %xor_ln381_792" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7525 'or' 'or_ln381_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7526 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_792)   --->   "%xor_ln381_793 = xor i1 %select_ln381_632, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7526 'xor' 'xor_ln381_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7527 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_792)   --->   "%or_ln381_634 = or i1 %tmp_915, i1 %xor_ln381_793" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7527 'or' 'or_ln381_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7528 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_792 = and i1 %or_ln381_634, i1 %xor_ln381_791" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7528 'and' 'and_ln381_792' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_794)   --->   "%and_ln381_793 = and i1 %tmp_915, i1 %select_ln381_633" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7529 'and' 'and_ln381_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7530 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_794 = xor i1 %and_ln381_793, i1 %or_ln381_633" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7530 'xor' 'xor_ln381_794' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7531 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_635)   --->   "%and_ln381_794 = and i1 %xor_ln381_794, i1 %tmp_911" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7531 'and' 'and_ln381_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7532 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_635)   --->   "%or_ln381_635 = or i1 %and_ln381_792, i1 %and_ln381_794" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7532 'or' 'or_ln381_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7533 [1/1] (0.00ns) (grouped into LUT with out node select_ln381_635)   --->   "%select_ln381_634 = select i1 %and_ln381_792, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7533 'select' 'select_ln381_634' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7534 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln381_635 = select i1 %or_ln381_635, i28 %select_ln381_634, i28 %ps_336" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7534 'select' 'select_ln381_635' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7535 [1/1] (0.00ns)   --->   "%shl_ln381_138 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i28.i8, i28 %select_ln381_635, i8 0" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7535 'bitconcatenate' 'shl_ln381_138' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7536 [1/1] (0.00ns)   --->   "%sext_ln381_438 = sext i36 %shl_ln381_138" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7536 'sext' 'sext_ln381_438' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7537 [1/1] (0.00ns)   --->   "%sext_ln381_439 = sext i32 %mul_ln381_159" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7537 'sext' 'sext_ln381_439' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7538 [1/1] (0.00ns)   --->   "%sext_ln381_579 = sext i32 %mul_ln381_159" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7538 'sext' 'sext_ln381_579' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7539 [1/1] (1.02ns)   --->   "%add_ln381_297 = add i37 %sext_ln381_438, i37 %sext_ln381_439" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7539 'add' 'add_ln381_297' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7540 [1/1] (1.02ns)   --->   "%add_ln381_438 = add i36 %shl_ln381_138, i36 %sext_ln381_579" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7540 'add' 'add_ln381_438' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7541 [1/1] (0.00ns)   --->   "%tmp_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %add_ln381_297, i32 36" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7541 'bitselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7542 [1/1] (0.00ns) (grouped into LUT with out node ps_338)   --->   "%ps_337 = partselect i28 @_ssdm_op_PartSelect.i28.i36.i32.i32, i36 %add_ln381_438, i32 8, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7542 'partselect' 'ps_337' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7543 [1/1] (0.00ns) (grouped into LUT with out node ps_338)   --->   "%tmp_917 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_438, i32 8" [src/srcnn.cpp:372->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7543 'bitselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7544 [1/1] (0.00ns) (grouped into LUT with out node ps_338)   --->   "%tmp_918 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln381_159, i32 7" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7544 'bitselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7545 [1/1] (0.00ns)   --->   "%tmp_919 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln381_438, i32 35" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7545 'bitselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7546 [1/1] (0.00ns) (grouped into LUT with out node ps_338)   --->   "%or_ln381_636 = or i1 %tmp_917, i1 %icmp_ln381_159" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7546 'or' 'or_ln381_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7547 [1/1] (0.00ns) (grouped into LUT with out node ps_338)   --->   "%and_ln381_795 = and i1 %or_ln381_636, i1 %tmp_918" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7547 'and' 'and_ln381_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7548 [1/1] (0.00ns) (grouped into LUT with out node ps_338)   --->   "%zext_ln381_319 = zext i1 %and_ln381_795" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7548 'zext' 'zext_ln381_319' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7549 [1/1] (0.97ns) (out node of the LUT)   --->   "%ps_338 = add i28 %ps_337, i28 %zext_ln381_319" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7549 'add' 'ps_338' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7550 [1/1] (0.00ns)   --->   "%tmp_920 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %ps_338, i32 27" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7550 'bitselect' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7551 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_796)   --->   "%xor_ln381_795 = xor i1 %tmp_920, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7551 'xor' 'xor_ln381_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7552 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_796 = and i1 %tmp_919, i1 %xor_ln381_795" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7552 'and' 'and_ln381_796' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7553 [1/1] (0.28ns)   --->   "%xor_ln381_796 = xor i1 %tmp_916, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7553 'xor' 'xor_ln381_796' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7554 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_797)   --->   "%select_ln381_636 = select i1 %and_ln381_796, i1 %tmp_916, i1 %xor_ln381_796" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7554 'select' 'select_ln381_636' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_799)   --->   "%select_ln381_637 = select i1 %and_ln381_796, i1 %xor_ln381_796, i1 %tmp_916" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7555 'select' 'select_ln381_637' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7556 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_799)   --->   "%xor_ln381_797 = xor i1 %tmp_919, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7556 'xor' 'xor_ln381_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_799)   --->   "%or_ln381_637 = or i1 %tmp_920, i1 %xor_ln381_797" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7557 'or' 'or_ln381_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7558 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_797)   --->   "%xor_ln381_798 = xor i1 %select_ln381_636, i1 1" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7558 'xor' 'xor_ln381_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7559 [1/1] (0.00ns) (grouped into LUT with out node and_ln381_797)   --->   "%or_ln381_638 = or i1 %tmp_920, i1 %xor_ln381_798" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7559 'or' 'or_ln381_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7560 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln381_797 = and i1 %or_ln381_638, i1 %xor_ln381_796" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7560 'and' 'and_ln381_797' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7561 [1/1] (0.00ns) (grouped into LUT with out node xor_ln381_799)   --->   "%and_ln381_798 = and i1 %tmp_920, i1 %select_ln381_637" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7561 'and' 'and_ln381_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7562 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln381_799 = xor i1 %and_ln381_798, i1 %or_ln381_637" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7562 'xor' 'xor_ln381_799' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7563 [1/1] (0.00ns) (grouped into LUT with out node ps_339)   --->   "%and_ln381_799 = and i1 %xor_ln381_799, i1 %tmp_916" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7563 'and' 'and_ln381_799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7564 [1/1] (0.00ns) (grouped into LUT with out node ps_339)   --->   "%select_ln381_638 = select i1 %and_ln381_797, i28 134217727, i28 134217728" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7564 'select' 'select_ln381_638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7565 [1/1] (0.00ns) (grouped into LUT with out node ps_339)   --->   "%or_ln381_639 = or i1 %and_ln381_797, i1 %and_ln381_799" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7565 'or' 'or_ln381_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7566 [1/1] (0.32ns) (out node of the LUT)   --->   "%ps_339 = select i1 %or_ln381_639, i28 %select_ln381_638, i28 %ps_338" [src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7566 'select' 'ps_339' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7567 [1/1] (0.00ns)   --->   "%sext_ln383_38 = sext i28 %acc_38" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7567 'sext' 'sext_ln383_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7568 [1/1] (0.00ns)   --->   "%sext_ln383_39 = sext i28 %ps_339" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7568 'sext' 'sext_ln383_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7569 [1/1] (0.97ns)   --->   "%add_ln383_38 = add i29 %sext_ln383_39, i29 %sext_ln383_38" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7569 'add' 'add_ln383_38' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7570 [1/1] (0.00ns)   --->   "%tmp_921 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln383_38, i32 28" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7570 'bitselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7571 [1/1] (0.97ns)   --->   "%acc_39 = add i28 %ps_339, i28 %acc_38" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7571 'add' 'acc_39' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7572 [1/1] (0.00ns)   --->   "%tmp_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %acc_39, i32 27" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7572 'bitselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 7573 [1/1] (0.00ns) (grouped into LUT with out node acc_40)   --->   "%xor_ln383_38 = xor i1 %tmp_921, i1 1" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7573 'xor' 'xor_ln383_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7574 [1/1] (0.00ns) (grouped into LUT with out node acc_40)   --->   "%and_ln383_19 = and i1 %tmp_922, i1 %xor_ln383_38" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7574 'and' 'and_ln383_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7575 [1/1] (0.00ns) (grouped into LUT with out node acc_40)   --->   "%xor_ln383_39 = xor i1 %tmp_921, i1 %tmp_922" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7575 'xor' 'xor_ln383_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 7576 [1/1] (0.00ns) (grouped into LUT with out node acc_40)   --->   "%select_ln383_38 = select i1 %and_ln383_19, i28 134217727, i28 134217728" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7576 'select' 'select_ln383_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7577 [1/1] (0.32ns) (out node of the LUT)   --->   "%acc_40 = select i1 %xor_ln383_39, i28 %select_ln383_38, i28 %acc_39" [src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7577 'select' 'acc_40' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 7578 [1/1] (0.42ns)   --->   "%store_ln361 = store i28 %acc_40, i28 %acc" [src/srcnn.cpp:361->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7578 'store' 'store_ln361' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 7579 [1/1] (0.00ns)   --->   "%br_ln361 = br void %for.body91.i" [src/srcnn.cpp:361->src/srcnn.cpp:631->src/srcnn.cpp:616]   --->   Operation 7579 'br' 'br_ln361' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.034ns
The critical path consists of the following:
	'alloca' operation ('ky') [844]  (0.000 ns)
	'load' operation ('ky', src/srcnn.cpp:361->src/srcnn.cpp:631->src/srcnn.cpp:616) on local variable 'ky' [1691]  (0.000 ns)
	'add' operation ('add_ln381_1', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [1701]  (0.797 ns)
	'getelementptr' operation ('p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_3', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [1703]  (0.000 ns)
	'load' operation ('p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_7', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) on array 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0' [2188]  (1.237 ns)

 <State 2>: 5.324ns
The critical path consists of the following:
	'load' operation ('p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_6', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) on array 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0' [1869]  (1.237 ns)
	'mul' operation ('mul_ln381', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [1873]  (2.380 ns)
	'icmp' operation ('icmp_ln381', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [1880]  (0.773 ns)
	'or' operation ('or_ln381', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [1882]  (0.000 ns)
	'and' operation ('and_ln381', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [1883]  (0.000 ns)
	'add' operation ('ps', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [1885]  (0.934 ns)

 <State 3>: 7.279ns
The critical path consists of the following:
	'mul' operation ('mul_ln381_97', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5734]  (2.380 ns)
	'add' operation ('add_ln381_321', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5742]  (1.025 ns)
	'add' operation ('ps', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5753]  (0.975 ns)
	'xor' operation ('xor_ln381_485', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5755]  (0.000 ns)
	'and' operation ('and_ln381_486', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5756]  (0.287 ns)
	'select' operation ('select_ln381_388', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5758]  (0.000 ns)
	'xor' operation ('xor_ln381_488', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5762]  (0.000 ns)
	'or' operation ('or_ln381_390', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5763]  (0.000 ns)
	'and' operation ('and_ln381_487', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5764]  (0.287 ns)
	'select' operation ('select_ln381_390', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5774]  (0.000 ns)
	'select' operation ('select_ln381_391', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5775]  (0.325 ns)
	'add' operation ('add_ln381_323', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5781]  (1.025 ns)
	'or' operation ('or_ln381_392', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5789]  (0.000 ns)
	'and' operation ('and_ln381_490', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5790]  (0.000 ns)
	'add' operation ('ps', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5792]  (0.975 ns)

 <State 4>: 7.279ns
The critical path consists of the following:
	'mul' operation ('mul_ln381_99', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5812]  (2.380 ns)
	'add' operation ('add_ln381_325', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5820]  (1.025 ns)
	'add' operation ('ps', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5831]  (0.975 ns)
	'xor' operation ('xor_ln381_495', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5833]  (0.000 ns)
	'and' operation ('and_ln381_496', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5834]  (0.287 ns)
	'select' operation ('select_ln381_396', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5836]  (0.000 ns)
	'xor' operation ('xor_ln381_498', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5840]  (0.000 ns)
	'or' operation ('or_ln381_398', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5841]  (0.000 ns)
	'and' operation ('and_ln381_497', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5842]  (0.287 ns)
	'or' operation ('or_ln381_399', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5846]  (0.000 ns)
	'select' operation ('select_ln381_399', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5853]  (0.325 ns)
	'add' operation ('add_ln381_327', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5859]  (1.025 ns)
	'add' operation ('ps', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [5870]  (0.975 ns)

 <State 5>: 7.279ns
The critical path consists of the following:
	'mul' operation ('mul_ln381_146', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7687]  (2.380 ns)
	'add' operation ('add_ln381_413', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7695]  (1.025 ns)
	'or' operation ('or_ln381_584', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7703]  (0.000 ns)
	'and' operation ('and_ln381_730', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7704]  (0.000 ns)
	'add' operation ('ps', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7706]  (0.975 ns)
	'xor' operation ('xor_ln381_730', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7708]  (0.000 ns)
	'and' operation ('and_ln381_731', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7709]  (0.287 ns)
	'select' operation ('select_ln381_584', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7711]  (0.000 ns)
	'xor' operation ('xor_ln381_733', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7715]  (0.000 ns)
	'or' operation ('or_ln381_586', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7716]  (0.000 ns)
	'and' operation ('and_ln381_732', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7717]  (0.287 ns)
	'select' operation ('select_ln381_586', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7727]  (0.000 ns)
	'select' operation ('select_ln381_587', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7728]  (0.325 ns)
	'add' operation ('add_ln381_415', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7734]  (1.025 ns)
	'add' operation ('ps', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7745]  (0.975 ns)

 <State 6>: 6.697ns
The critical path consists of the following:
	'xor' operation ('xor_ln381_735', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7747]  (0.000 ns)
	'and' operation ('and_ln381_736', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7748]  (0.287 ns)
	'select' operation ('select_ln381_588', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7750]  (0.000 ns)
	'xor' operation ('xor_ln381_738', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7754]  (0.000 ns)
	'or' operation ('or_ln381_590', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7755]  (0.000 ns)
	'and' operation ('and_ln381_737', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7756]  (0.287 ns)
	'or' operation ('or_ln381_591', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7760]  (0.000 ns)
	'select' operation ('select_ln381_591', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7767]  (0.325 ns)
	'add' operation ('add_ln381_417', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7773]  (1.025 ns)
	'add' operation ('ps', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7784]  (0.975 ns)
	'xor' operation ('xor_ln381_740', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7786]  (0.000 ns)
	'and' operation ('and_ln381_741', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7787]  (0.287 ns)
	'select' operation ('select_ln381_593', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7790]  (0.000 ns)
	'and' operation ('and_ln381_743', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7796]  (0.000 ns)
	'xor' operation ('xor_ln381_744', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7797]  (0.287 ns)
	'and' operation ('and_ln381_744', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7798]  (0.000 ns)
	'or' operation ('or_ln381_595', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7799]  (0.000 ns)
	'select' operation ('select_ln381_595', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7806]  (0.325 ns)
	'add' operation ('add_ln381_419', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7812]  (1.025 ns)
	'add' operation ('ps', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7823]  (0.975 ns)
	'xor' operation ('xor_ln381_745', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7825]  (0.000 ns)
	'and' operation ('and_ln381_746', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7826]  (0.287 ns)
	'select' operation ('select_ln381_596', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7828]  (0.000 ns)
	'xor' operation ('xor_ln381_748', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7832]  (0.000 ns)
	'or' operation ('or_ln381_598', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7833]  (0.000 ns)
	'and' operation ('and_ln381_747', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7834]  (0.287 ns)
	'or' operation ('or_ln381_599', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7838]  (0.000 ns)
	'select' operation ('select_ln381_599', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7845]  (0.325 ns)

 <State 7>: 6.800ns
The critical path consists of the following:
	'add' operation ('add_ln381_82', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [2786]  (1.025 ns)
	'add' operation ('ps', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [2797]  (0.975 ns)
	'xor' operation ('xor_ln381_115', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [2799]  (0.000 ns)
	'and' operation ('and_ln381_116', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [2800]  (0.287 ns)
	'select' operation ('select_ln381_93', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [2803]  (0.000 ns)
	'and' operation ('and_ln381_118', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [2809]  (0.000 ns)
	'xor' operation ('xor_ln381_119', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [2810]  (0.287 ns)
	'and' operation ('and_ln381_119', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [2811]  (0.000 ns)
	'or' operation ('or_ln381_95', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [2813]  (0.000 ns)
	'select' operation ('ps', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [2814]  (0.325 ns)
	'add' operation ('add_ln383_4', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [2817]  (0.975 ns)
	'xor' operation ('xor_ln383_5', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [2823]  (0.000 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [2825]  (0.325 ns)
	'add' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [3138]  (0.975 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [3144]  (0.325 ns)
	'add' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [3457]  (0.975 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [3463]  (0.325 ns)

 <State 8>: 6.501ns
The critical path consists of the following:
	'add' operation ('add_ln383_10', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [3774]  (0.975 ns)
	'xor' operation ('xor_ln383_11', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [3780]  (0.000 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [3782]  (0.325 ns)
	'add' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [4095]  (0.975 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [4101]  (0.325 ns)
	'add' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [4414]  (0.975 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [4420]  (0.325 ns)
	'add' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [4733]  (0.975 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [4739]  (0.325 ns)
	'add' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [5052]  (0.975 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [5058]  (0.325 ns)

 <State 9>: 6.501ns
The critical path consists of the following:
	'add' operation ('add_ln383_20', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [5369]  (0.975 ns)
	'xor' operation ('xor_ln383_20', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [5373]  (0.000 ns)
	'and' operation ('and_ln383_10', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [5374]  (0.000 ns)
	'select' operation ('select_ln383_20', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [5376]  (0.000 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [5377]  (0.325 ns)
	'add' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [5690]  (0.975 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [5696]  (0.325 ns)
	'add' operation ('add_ln383_24', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [6007]  (0.975 ns)
	'xor' operation ('xor_ln383_25', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [6013]  (0.000 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [6015]  (0.325 ns)
	'add' operation ('add_ln383_26', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [6326]  (0.975 ns)
	'xor' operation ('xor_ln383_27', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [6332]  (0.000 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [6334]  (0.325 ns)
	'add' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [6647]  (0.975 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [6653]  (0.325 ns)

 <State 10>: 7.227ns
The critical path consists of the following:
	'add' operation ('add_ln381_408', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7571]  (1.025 ns)
	'add' operation ('ps', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7582]  (0.975 ns)
	'xor' operation ('xor_ln381_715', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7584]  (0.000 ns)
	'and' operation ('and_ln381_716', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7585]  (0.287 ns)
	'select' operation ('select_ln381_573', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7588]  (0.000 ns)
	'and' operation ('and_ln381_718', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7594]  (0.000 ns)
	'xor' operation ('xor_ln381_719', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7595]  (0.287 ns)
	'and' operation ('and_ln381_719', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7596]  (0.000 ns)
	'or' operation ('or_ln381_575', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7598]  (0.000 ns)
	'select' operation ('ps', src/srcnn.cpp:381->src/srcnn.cpp:631->src/srcnn.cpp:616) [7599]  (0.325 ns)
	'add' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [7604]  (0.975 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [7610]  (0.325 ns)
	'add' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [7923]  (0.975 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [7929]  (0.325 ns)
	'add' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [8242]  (0.975 ns)
	'select' operation ('acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616) [8248]  (0.325 ns)
	'store' operation ('store_ln361', src/srcnn.cpp:361->src/srcnn.cpp:631->src/srcnn.cpp:616) of variable 'acc', src/srcnn.cpp:383->src/srcnn.cpp:631->src/srcnn.cpp:616 on local variable 'acc' [8250]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
