
---------- Begin Simulation Statistics ----------
final_tick                               176080770000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 402219                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661148                       # Number of bytes of host memory used
host_op_rate                                   403009                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   248.62                       # Real time elapsed on the host
host_tick_rate                              708229884                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.176081                       # Number of seconds simulated
sim_ticks                                176080770000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.760808                       # CPI: cycles per instruction
system.cpu.discardedOps                        191379                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        42817610                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.567921                       # IPC: instructions per cycle
system.cpu.numCycles                        176080770                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       133263160                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       368773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        742089                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1391                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           35                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       981767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18578                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1964555                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18613                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485615                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735020                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104011                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101979                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.903423                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65402                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             707                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              419                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51047372                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51047372                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51047789                       # number of overall hits
system.cpu.dcache.overall_hits::total        51047789                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1032722                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1032722                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1040724                       # number of overall misses
system.cpu.dcache.overall_misses::total       1040724                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  59510611908                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  59510611908                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  59510611908                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  59510611908                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52080094                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52080094                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52088513                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52088513                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019829                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019829                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019980                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019980                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57625.006447                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57625.006447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57181.934795                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57181.934795                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        85719                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3957                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.662623                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       863030                       # number of writebacks
system.cpu.dcache.writebacks::total            863030                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58687                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58687                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       974035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       974035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       982031                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       982031                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  55660914999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55660914999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  56445205998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56445205998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018703                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018703                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018853                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018853                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57144.676525                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57144.676525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57478.028696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57478.028696                       # average overall mshr miss latency
system.cpu.dcache.replacements                 981519                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40535117                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40535117                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       595737                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        595737                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  29082590000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  29082590000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41130854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41130854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48817.834044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48817.834044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       591510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       591510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  27674443000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27674443000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46786.094910                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46786.094910                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10512255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10512255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       436985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       436985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  30428021908                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30428021908                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039910                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039910                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69631.730856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69631.730856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54460                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       382525                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       382525                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27986471999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27986471999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.034936                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034936                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73162.465196                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73162.465196                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950469                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    784290999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    784290999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949757                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949757                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98085.417584                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98085.417584                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 176080770000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.696246                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52029896                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            982031                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.981928                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.696246                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991594                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991594                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53070620                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53070620                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 176080770000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 176080770000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 176080770000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685295                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474629                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025908                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700891                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700891                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700891                       # number of overall hits
system.cpu.icache.overall_hits::total         9700891                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          759                       # number of overall misses
system.cpu.icache.overall_misses::total           759                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71097000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71097000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71097000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71097000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9701650                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9701650                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9701650                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9701650                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93671.936759                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93671.936759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93671.936759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93671.936759                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          759                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69579000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69579000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69579000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69579000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91671.936759                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91671.936759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91671.936759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91671.936759                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700891                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700891                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           759                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71097000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71097000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9701650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9701650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93671.936759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93671.936759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69579000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69579000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91671.936759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91671.936759                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 176080770000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.716835                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9701650                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12782.147563                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.716835                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.413786                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.413786                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9702409                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9702409                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 176080770000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 176080770000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 176080770000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 176080770000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               609315                       # number of demand (read+write) hits
system.l2.demand_hits::total                   609407                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  92                       # number of overall hits
system.l2.overall_hits::.cpu.data              609315                       # number of overall hits
system.l2.overall_hits::total                  609407                       # number of overall hits
system.l2.demand_misses::.cpu.inst                667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             372716                       # number of demand (read+write) misses
system.l2.demand_misses::total                 373383                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               667                       # number of overall misses
system.l2.overall_misses::.cpu.data            372716                       # number of overall misses
system.l2.overall_misses::total                373383                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65333000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  40255495000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40320828000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65333000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  40255495000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40320828000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              759                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           982031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               982790                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             759                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          982031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              982790                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.878788                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.379536                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.379921                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.878788                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.379536                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.379921                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97950.524738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108005.814078                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107987.851616                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97950.524738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108005.814078                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107987.851616                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              281755                       # number of writebacks
system.l2.writebacks::total                    281755                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        372713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            373380                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       372713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           373380                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51993000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  32800987000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32852980000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51993000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  32800987000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32852980000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.878788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.379533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.379918                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.878788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.379533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.379918                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77950.524738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88006.018035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87988.055065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77950.524738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88006.018035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87988.055065                       # average overall mshr miss latency
system.l2.replacements                         385950                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       863030                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           863030                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       863030                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       863030                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          235                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              235                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          235                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          235                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1372                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1372                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            174802                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                174802                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          208159                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208159                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  22971349000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22971349000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        382961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            382961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.543551                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.543551                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110354.820113                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110354.820113                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       208159                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208159                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18808169000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18808169000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.543551                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.543551                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90354.820113                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90354.820113                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65333000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65333000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.878788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.878788                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97950.524738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97950.524738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51993000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51993000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.878788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.878788                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77950.524738                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77950.524738                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        434513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            434513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       164557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          164557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  17284146000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17284146000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       599070                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        599070                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.274687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.274687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105034.401454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105034.401454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       164554                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       164554                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13992818000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13992818000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.274682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.274682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85034.809242                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85034.809242                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 176080770000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4050.461187                       # Cycle average of tags in use
system.l2.tags.total_refs                     1961789                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    390046                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.029635                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     115.817961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        11.911879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3922.731346                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.957698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988882                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1669                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4316374                       # Number of tag accesses
system.l2.tags.data_accesses                  4316374                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 176080770000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    281574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    368559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027440956750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16450                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16450                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1047304                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             265525                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      373380                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     281755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    373380                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   281755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4154                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   181                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                373380                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               281755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  306259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        16450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.444134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.724990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.560806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16403     99.71%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           32      0.19%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            9      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16450                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.115015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.080085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.095933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7719     46.92%     46.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              411      2.50%     49.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7058     42.91%     92.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1235      7.51%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.15%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16450                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  265856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                23896320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18032320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    135.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    102.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  176080720000                       # Total gap between requests
system.mem_ctrls.avgGap                     268770.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     23587776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     18018688                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 242434.196533783892                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 133959977.571656465530                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 102331946.867338210344                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          667                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       372713                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       281755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17750000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  13652670500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4256721330750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26611.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36630.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15107882.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     23853632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      23896320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     18032320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     18032320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          667                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       372713                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         373380                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       281755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        281755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       242434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    135469830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        135712264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       242434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       242434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    102409366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       102409366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    102409366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       242434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    135469830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       238121630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               369226                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              281542                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        22523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        23271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        23525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        25311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        25062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        26901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        20615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        21786                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        20743                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        16986                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        17684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        16654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        16263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        18104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        16813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        20027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        19643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        18204                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        18324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        21030                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        14945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        16415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        19018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        16241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        15191                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              6747433000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1846130000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        13670420500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18274.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37024.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              159430                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             125306                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            43.18                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           44.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       366022                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   113.786210                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    83.335092                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   156.816814                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       288461     78.81%     78.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        49381     13.49%     92.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7008      1.91%     94.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2710      0.74%     94.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10303      2.81%     97.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          749      0.20%     97.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          476      0.13%     98.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          542      0.15%     98.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6392      1.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       366022                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              23630464                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           18018688                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              134.202412                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              102.331947                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.85                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               43.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 176080770000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1323091980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       703221090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1329003900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     742148280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13899468960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  47366983470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  27727029600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   93090947280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   528.683213                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  71604077000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5879640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  98597053000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1290376500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       685832400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1307269740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     727500960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13899468960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  46689830310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  28297263840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   92897542710                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   527.584828                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  73093008750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5879640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  97108121250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 176080770000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             165221                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       281755                       # Transaction distribution
system.membus.trans_dist::CleanEvict            86954                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208159                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208159                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        165221                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1115469                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1115469                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     41928640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                41928640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            373380                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  373380    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              373380                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 176080770000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1869109000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2039748500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            599829                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1144785                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          222684                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           382961                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          382961                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           759                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       599070                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2945581                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2947345                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    118083904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              118148224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          385950                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18032320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1368740                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014642                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.120327                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1348734     98.54%     98.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19971      1.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     35      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1368740                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 176080770000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3691107000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2277000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2946096996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
