// Seed: 3038308665
module module_0;
  assign id_1 = id_1;
  tri id_2 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0
);
  always_latch id_0 <= -1;
  module_0 modCall_1 ();
endmodule
module sample (
    module_2,
    id_1,
    id_2
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  id_5 :
  assert property (@(posedge -1) id_1) @(negedge id_1) id_6;
  initial @(*) assert (1) assume (id_1) @(id_1) assign id_5 = 1;
  wire id_7;
endmodule
