Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon May 13 18:12:46 2024
| Host         : Ruhma-Rizwan running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file bf16_accelerator_top_control_sets_placed.rpt
| Design       : bf16_accelerator_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             135 |           68 |
| No           | No                    | Yes                    |              72 |           45 |
| No           | Yes                   | No                     |              61 |           31 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+---------------+----------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      | Enable Signal |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+---------------+----------------------------------------------+------------------+----------------+--------------+
|  addmul_module/result_special_reg[6]/G0                |               |                                              |                1 |              1 |         1.00 |
|  addmul_module/result_special_reg[15]_i_2_n_0          |               | addmul_module/invalid                        |                1 |              1 |         1.00 |
|  bf16_fp32_conversion_inst/fp32_to_bf16_inst/gated_clk |               |                                              |                1 |              1 |         1.00 |
|  gated_clk                                             |               | addmul_module/p_0_in__0[32]                  |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                                         |               |                                              |                3 |              4 |         1.33 |
|  gated_clk                                             |               | addmul_module/product_exp_one[9]_i_1_n_0     |                5 |             11 |         2.20 |
|  addmul_module/result_special_reg[15]_i_2_n_0          |               | addmul_module/result_special_reg[14]_i_2_n_0 |                6 |             14 |         2.33 |
|  bf16_fp32_conversion_inst/fp32_to_bf16_inst/gated_clk |               | reset_IBUF                                   |               10 |             17 |         1.70 |
|  bf16_fp32_conversion_inst/bf16_to_fp32_inst/gated_clk |               | reset_IBUF                                   |                8 |             17 |         2.12 |
|  maxmin_module/gated_clk                               |               |                                              |                6 |             17 |         2.83 |
|  gated_clk                                             |               | reset_IBUF                                   |               45 |             72 |         1.60 |
|  gated_clk                                             |               |                                              |               57 |            112 |         1.96 |
+--------------------------------------------------------+---------------+----------------------------------------------+------------------+----------------+--------------+


