
---------- Begin Simulation Statistics ----------
final_tick                               1756864661000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 250415                       # Simulator instruction rate (inst/s)
host_mem_usage                                 873256                       # Number of bytes of host memory used
host_op_rate                                   251792                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8286.26                       # Real time elapsed on the host
host_tick_rate                              117141070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2075000007                       # Number of instructions simulated
sim_ops                                    2086409410                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.970661                       # Number of seconds simulated
sim_ticks                                970660809250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     25729147                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      51458256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.996851                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      83717715                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     83720351                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       664457                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     84284096                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits           33                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          249                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          216                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      84290531                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS          1351                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           41                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       241942002                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      242262267                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       664030                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         80477387                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     70242950                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      7114370                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000327405                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1006388563                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1939854037                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.518796                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.733193                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1703092151     87.79%     87.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     78177278      4.03%     91.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     21783485      1.12%     92.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     15183384      0.78%     93.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     15321298      0.79%     94.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7348143      0.38%     94.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     21812780      1.12%     96.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      6892568      0.36%     96.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     70242950      3.62%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1939854037                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls          962                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       591617573                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           305600432                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    257818165     25.62%     25.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       154507      0.02%     25.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            6      0.00%     25.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    103583652     10.29%     35.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp           18      0.00%     35.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          582      0.00%     35.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult    123390112     12.26%     48.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc     81732806      8.12%     56.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv     19994850      1.99%     58.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc      3165478      0.31%     58.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt      2231062      0.22%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           16      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           32      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp           32      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          274      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    305600432     30.37%     89.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    108716531     10.80%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1006388563                       # Class of committed instruction
system.switch_cpus_1.commit.refs            414316963                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       742415323                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1006061163                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.941322                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.941322                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1761195554                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          442                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     81223086                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   1020182371                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       41895267                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        75611223                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       672003                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1780                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     61745508                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          84290531                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       104536225                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1835691925                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       150828                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1034837548                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       1344862                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.043419                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    104754930                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     83719099                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.533058                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1941119562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.536301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.750220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1739384397     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       13532191      0.70%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       21916637      1.13%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       21941357      1.13%     92.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       34558295      1.78%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       11305372      0.58%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       19530752      1.01%     95.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       25713775      1.32%     97.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       53236786      2.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1941119562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                202056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       854384                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       80737232                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              332743                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.668354                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          704558493                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        108792928                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     486592894                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    307990328                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       256934                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    109491661                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1013280546                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    595765565                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       768324                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1297490833                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      3458309                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    265324296                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       672003                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    272383760                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     19442937                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads       121478                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        10577                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        11367                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2389872                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       775122                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        10577                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1869                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       852515                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1063289970                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1007472535                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.711417                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       756442197                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.518962                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1007687015                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1652370158                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     180756954                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.515113                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.515113                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass           12      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    258945137     19.95%     19.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       156409      0.01%     19.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           11      0.00%     19.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    103590774      7.98%     27.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp           18      0.00%     27.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          806      0.00%     27.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult    123408841      9.51%     37.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc     81737306      6.30%     43.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv     19994984      1.54%     45.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc      3178357      0.24%     45.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt      2231062      0.17%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           16      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           32      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           36      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          278      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     45.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    596199928     45.92%     91.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    108815162      8.38%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1298259169                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         282651515                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.217716                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu         55653      0.02%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult         1893      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             6      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd       583987      0.21%      0.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult     79471810     28.12%     28.34% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc     24543673      8.68%     37.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv     62137462     21.98%     59.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc     16022179      5.67%     64.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt     24077656      8.52%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     75570653     26.74%     99.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       186543      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    268804338                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2477827669                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    264917143                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    268365904                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1012947799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1298259169                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            4                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      6886561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       654968                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     21610518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1941119562                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.668820                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.369650                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1411631214     72.72%     72.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    205305837     10.58%     83.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    123752974      6.38%     89.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     52930089      2.73%     92.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     88326130      4.55%     96.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     33295640      1.72%     98.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     16732079      0.86%     99.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      6682869      0.34%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2462730      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1941119562                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.668750                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses   1312106334                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads   2343116702                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    742555392                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    751478598                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     22194413                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     21577922                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    307990328                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    109491661                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    3070759869                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes    330948706                       # number of misc regfile writes
system.switch_cpus_1.numCycles             1941321618                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     835399026                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1394168641                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    175174747                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       66005082                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    763825582                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       922880                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4015629758                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1015772983                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1406631755                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       109907933                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     87257223                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       672003                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    929052932                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       12462988                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1086211109                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        82580                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          959                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       408932246                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            7                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    855190136                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         2883114020                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2028271765                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  2555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      849547961                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     642590617                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     35244115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2150959                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     70488231                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2150959                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           19621332                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8008287                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17720860                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6107677                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6107677                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19621332                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           100                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     77187265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               77187265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2159186944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2159186944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          25729109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25729109    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25729109                       # Request fanout histogram
system.membus.reqLayer0.occupancy         88982954000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy       137048292750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1756864661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1756864661000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          26534314                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20493819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2231                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        41165214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8708873                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8708872                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2231                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26532083                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          929                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          929                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    105725653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             105732346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       285568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3054495168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3054780736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        26417149                       # Total snoops (count)
system.tol2bus.snoopTraffic                 512530368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         61661265                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034883                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.183485                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               59510306     96.51%     96.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2150959      3.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           61661265                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        47731878500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52861897000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3347997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst          170                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      9514008                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9514178                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst          170                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      9514008                       # number of overall hits
system.l2.overall_hits::total                 9514178                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2061                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     25726948                       # number of demand (read+write) misses
system.l2.demand_misses::total               25729009                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2061                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     25726948                       # number of overall misses
system.l2.overall_misses::total              25729009                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    170425000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 2344584056500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2344754481500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    170425000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 2344584056500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2344754481500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst         2231                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     35240956                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             35243187                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst         2231                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     35240956                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            35243187                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.923801                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.730030                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.730042                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.923801                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.730030                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.730042                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 82690.441533                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 91133.392756                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91132.716441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 82690.441533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 91133.392756                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91132.716441                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8008287                       # number of writebacks
system.l2.writebacks::total                   8008287                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     25726948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          25729009                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     25726948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         25729009                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    149815000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 2087314573007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2087464388007                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    149815000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 2087314573007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2087464388007                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.923801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.730030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.730042                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.923801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.730030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.730042                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 72690.441533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81133.392620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81132.716305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 72690.441533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81133.392620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81132.716305                       # average overall mshr miss latency
system.l2.replacements                       26417149                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12485532                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12485532                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12485532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12485532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2231                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2231                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2231                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2231                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1462957                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1462957                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data      2601196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2601196                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      6107677                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6107677                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 538791605500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  538791605500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      8708873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8708873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.701317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.701317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 88215.471365                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88215.471365                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      6107677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6107677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 477714832007                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 477714832007                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.701317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.701317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 78215.470793                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78215.470793                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          170                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                170                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2061                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2061                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    170425000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    170425000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst         2231                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2231                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.923801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.923801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 82690.441533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82690.441533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2061                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2061                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    149815000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    149815000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.923801                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.923801                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 72690.441533                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72690.441533                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      6912812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6912812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data     19619271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        19619271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 1805792451000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1805792451000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     26532083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26532083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.739455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.739455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 92041.771124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92041.771124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data     19619271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     19619271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 1609599741000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1609599741000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.739455                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.739455                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 82041.771124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82041.771124                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data          829                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               829                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data          100                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             100                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data          929                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           929                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.107643                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.107643                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data          100                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          100                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data      1886000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1886000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.107643                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.107643                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data        18860                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18860                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.990485                       # Cycle average of tags in use
system.l2.tags.total_refs                    69038069                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26422074                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.612894                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      89.931493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     0.580137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.225540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4005.253315                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.061115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.062500                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1873                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1961                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1154229674                       # Number of tag accesses
system.l2.tags.data_accesses               1154229674                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       131904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   1646524672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1646656576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       131904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        131904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    512530368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       512530368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     25726948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            25729009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8008287                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8008287                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       135891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1696292522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1696428413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       135891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           135891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      528022109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            528022109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      528022109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       135891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1696292522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2224450522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8006191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  25560525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001254656500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       492647                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       492647                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            54352883                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7530211                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    25729009                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8008287                       # Number of write requests accepted
system.mem_ctrls.readBursts                  25729009                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8008287                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 166423                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2096                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1643258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1617069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1621417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1595605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1623018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1557767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1601330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1643164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1560659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1614029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1652337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1526454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1505470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1557113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1621304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1622592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            513009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            503737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            505121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            494585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            503646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            471575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            522446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            559958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            495158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            524659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           535258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           444929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           445212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           476676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           505302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           504898                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 547189232000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               127812930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1026487719500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21405.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40155.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18447792                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7023165                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              25729009                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8008287                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9699247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8772629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5258388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1832149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  47062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  54445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 298474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 449167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 485430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 500969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 501332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 513207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 510001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 505948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 530467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 513794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 518488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 513155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 514726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 503874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 514558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 494883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8097793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.306500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.119497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.148683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5166928     63.81%     63.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       671813      8.30%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       307912      3.80%     75.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       250461      3.09%     79.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       223508      2.76%     81.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       159846      1.97%     83.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       149586      1.85%     85.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       201638      2.49%     88.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       966101     11.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8097793                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       492647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.888143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.959064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     73.297412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       492539     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           81      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        492647                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       492647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.747197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           436822     88.67%     88.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6843      1.39%     90.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            33155      6.73%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            13459      2.73%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1664      0.34%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              631      0.13%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               52      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        492647                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1636005504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10651072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               512394816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1646656576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            512530368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1685.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       527.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1696.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    528.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  970670123000                       # Total gap between requests
system.mem_ctrls.avgGap                      28771.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       131904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   1635873600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    512394816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 135890.929913939966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1685319510.596074819565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 527882460.193187236786                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     25726948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8008287                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     64853500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 1026422866000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24002836194500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     31467.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39896.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2997249.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          28664079780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          15235312125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         90392100120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        20525520240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     76622866320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     412131248460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25675857120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       669246984165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        689.475642                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  59255303250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32412380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 878993126000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          29154197940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15495812310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         92124763920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21266681940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     76622866320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     413947360230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24146499840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       672758182500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        693.092969                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  55296562250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32412380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 882951867000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000027921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     74999959                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    104533548                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1179561428                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000027921                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     74999959                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    104533548                       # number of overall hits
system.cpu.icache.overall_hits::total      1179561428                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         2675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6337                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3620                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         2675                       # number of overall misses
system.cpu.icache.overall_misses::total          6337                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3472500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    202612500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    206085000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3472500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    202612500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    206085000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000031541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    104536223                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1179567765                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000031541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    104536223                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1179567765                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000026                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000026                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82678.571429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 75742.990654                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32520.908947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82678.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 75742.990654                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32520.908947                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1210                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5381                       # number of writebacks
system.cpu.icache.writebacks::total              5381                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          444                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          444                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          444                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          444                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst         2231                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2273                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst         2231                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2273                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3430500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    175690000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    179120500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3430500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    175690000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    179120500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81678.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78749.439713                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78803.563572                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81678.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78749.439713                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78803.563572                       # average overall mshr miss latency
system.cpu.icache.replacements                   5381                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000027921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     74999959                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    104533548                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1179561428                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           42                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         2675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6337                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3472500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    202612500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    206085000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000031541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    104536223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1179567765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82678.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 75742.990654                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32520.908947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          444                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          444                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst         2231                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2273                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3430500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    175690000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    179120500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81678.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78749.439713                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78803.563572                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.520190                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1179567321                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5893                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          200164.147463                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   274.085246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.582854                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   231.852091                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.535323                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.010904                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.452836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4718276953                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4718276953                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    351323069                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     26613518                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    268505024                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        646441611                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    351323247                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     26613518                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    268505041                       # number of overall hits
system.cpu.dcache.overall_hits::total       646441806                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     55256625                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3979173                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    147473827                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      206709625                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     55256634                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3979173                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    147473827                       # number of overall misses
system.cpu.dcache.overall_misses::total     206709634                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 182121051000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 8790433964558                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 8972555015558                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 182121051000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 8790433964558                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 8972555015558                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    406579694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     30592691                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    415978851                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    853151236                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    406579881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     30592691                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    415978868                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    853151440                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.135906                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.130069                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.354522                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.242290                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.135906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.130069                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.354522                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.242289                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 45768.568243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 59606.739334                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43406.566170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 45768.568243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 59606.739334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43406.564280                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    801501441                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     83755605                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          19265846                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          629739                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.602193                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   133.000505                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     36903393                       # number of writebacks
system.cpu.dcache.writebacks::total          36903393                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data    112231943                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    112231943                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data    112231943                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    112231943                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3979173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     35241884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     39221057                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3979173                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     35241884                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     39221057                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 178141878000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 2507163771762                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2685305649762                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 178141878000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 2507163771762                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2685305649762                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.130069                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.084720                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045972                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.130069                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.084720                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045972                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 44768.568243                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71141.593104                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68465.917422                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 44768.568243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71141.593104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68465.917422                       # average overall mshr miss latency
system.cpu.dcache.replacements               94477182                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    241690985                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     19799362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    208066705                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       469557052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     35375907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2836848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     99195613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     137408368                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 133858860000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 5921690429500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 6055549289500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    277066892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     22636210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    307262318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    606965420                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.127680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.125323                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.322837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.226386                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 47185.770968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 59697.100007                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44069.727176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     72663485                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     72663485                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2836848                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     26532128                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     29368976                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 131022012000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 1923727364000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2054749376000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.125323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.086350                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 46185.770968                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 72505.581309                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69963.262458                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    109632040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6814156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     60438319                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      176884515                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     19880591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1142325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     48278214                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     69301130                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  48262191000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 2868743535058                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2917005726058                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    129512631                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7956481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    108716533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    246185645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.153503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.143572                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.444074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.281499                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 42249.089357                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 59421.078316                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42091.748375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data     39568458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     39568458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1142325                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      8709756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      9852081                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  47119866000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 583436407762                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 630556273762                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.143572                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.080114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040019                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 41249.089357                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 66986.538746                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64002.343643                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          178                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           195                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          187                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data           17                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          204                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.048128                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.044118                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          161                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          164                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data        81500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        81500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.023810                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data        81500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        20375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data        80500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        80500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005952                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data        80500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        80500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.990345                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           740919828                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          94477694                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.842273                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   146.444857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    82.671070                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   282.874418                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.286025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.161467                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.552489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3507084782                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3507084782                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1756864661000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 502488200500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1254376460500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
