$date
	Tue Aug 16 18:54:49 2016
$end
$version
	Icarus Verilog
$end
$version Generated by VerilatedVcd $end
$unknown ignore anything between here $end

$timescale
   1us
$end
$scope module mod1 $end
$var wire 1 ! clk $end
$upscope $end
$enddefinitions $end
$comment
All initial values are dumped below at time 0 sec = 0 timescale units.
$end
#0
1!
