;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -704, <-20
	ADD 270, 60
	MOV -7, <20
	CMP @121, 103
	CMP @121, 106
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
	SUB @0, @0
	SUB #72, @200
	CMP 12, @10
	CMP #72, @200
	ADD 270, 60
	MOV 420, @12
	ADD 270, 60
	MOV @127, 186
	ADD 270, 60
	SUB 700, 600
	SLT -1, <-20
	SLT -1, <-20
	SLT 270, 60
	SUB 12, @10
	JMP 12, <10
	JMP 0, <2
	DJN 0, <332
	DJN 0, <332
	JMP @72, #200
	JMZ 0, <2
	DJN -1, @-20
	JMP @72, #200
	ADD 270, 60
	SUB -601, <-20
	SUB #72, @200
	JMP -7, @-20
	ADD 270, 60
	SPL -700, -601
	ADD <-30, 9
	SPL -700, -600
	SPL -700, -601
	SPL -700, -600
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	SPL -700, -600
	MOV -1, <-20
	SUB @0, @2
