/usr/bin/env time -v /packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml sha --circuit_file sha.pre-vpr.blif --pack --place --place_algorithm bounding_box --RL_agent_placement off
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+109c5adcc
Revision: v8.0.0-9695-g109c5adcc
Compiled: 2024-02-23T09:38:13
Compiler: GNU 11.2.0 on Linux-4.18.0-348.el8.0.2.x86_64 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml sha --circuit_file sha.pre-vpr.blif --pack --place --place_algorithm bounding_box --RL_agent_placement off


Architecture file: k6_frac_N10_mem32K_40nm.xml
Circuit name: sha

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 15.5 MiB, delta_rss +2.7 MiB)

Timing analysis: ON
Circuit netlist file: sha.net
Circuit placement file: sha.place
Circuit routing file: sha.route
Circuit SDC file: sha.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: BOUNDING_BOX_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.01 seconds (max_rss 22.2 MiB, delta_rss +6.7 MiB)
Circuit file: sha.pre-vpr.blif
# Load circuit
# Load circuit took 0.02 seconds (max_rss 27.3 MiB, delta_rss +5.1 MiB)
# Clean circuit
Absorbed 36 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 27.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 27.7 MiB, delta_rss +0.3 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 27.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 2606
    .input :      38
    .latch :     885
    .output:      36
    6-LUT  :    1647
  Nets  : 2570
    Avg Fanout:     3.9
    Max Fanout:   885.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 12697
  Timing Graph Edges: 20218
  Timing Graph Levels: 46
# Build Timing Graph took 0.01 seconds (max_rss 29.6 MiB, delta_rss +1.9 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk_i' Fanout: 885 pins (7.0%), 885 blocks (34.0%)
# Load Timing Constraints

SDC file 'sha.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk_i'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk_i' Source: 'clk_i.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 29.6 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'sha.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 2606, total nets: 2570, total inputs: 38, total outputs: 36
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    68/1724      3%                            6     5 x 5     
   136/1724      7%                           10     6 x 6     
   204/1724     11%                           15     7 x 7     
   272/1724     15%                           20     7 x 7     
   340/1724     19%                           25     9 x 9     
   408/1724     23%                           30     9 x 9     
   476/1724     27%                           36    10 x 10    
   544/1724     31%                           41    10 x 10    
   612/1724     35%                           47    10 x 10    
   680/1724     39%                           53    11 x 11    
   748/1724     43%                           60    11 x 11    
   816/1724     47%                           66    12 x 12    
   884/1724     51%                           73    13 x 13    
   952/1724     55%                           79    13 x 13    
  1020/1724     59%                           85    13 x 13    
  1088/1724     63%                           92    14 x 14    
  1156/1724     67%                           99    14 x 14    
  1224/1724     70%                          106    14 x 14    
  1292/1724     74%                          112    15 x 15    
  1360/1724     78%                          118    15 x 15    
  1428/1724     82%                          125    15 x 15    
  1496/1724     86%                          131    16 x 16    
  1564/1724     90%                          138    16 x 16    
  1632/1724     94%                          144    17 x 17    
  1700/1724     98%                          198    17 x 17    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1458
  LEs used for logic and registers    : 879
  LEs used for logic only             : 579
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000131547 sec
Full Max Req/Worst Slack updates 1 in 1.7042e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000224612 sec
FPGA sized to 17 x 17 (auto)
Device Utilization: 0.55 (target 1.00)
	Block Utilization: 0.15 Type: io
	Block Utilization: 0.90 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         74                               0.486486                     0.513514   
       clb        149                                20.4228                      6.95302   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 1496 out of 2570 nets, 1074 nets not absorbed.

Netlist conversion complete.

# Packing took 0.86 seconds (max_rss 42.1 MiB, delta_rss +12.5 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'sha.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.152408 seconds).
Warning 2: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.16 seconds (max_rss 79.5 MiB, delta_rss +37.4 MiB)
Warning 3: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 1074
Netlist num_blocks: 223
Netlist EMPTY blocks: 0.
Netlist io blocks: 74.
Netlist clb blocks: 149.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 38
Netlist output pins: 36

Pb types usage...
  io             : 74
   inpad         : 38
   outpad        : 36
  clb            : 149
   fle           : 1458
    lut5inter    : 533
     ble5        : 725
      lut5       : 722
       lut       : 722
      ff         : 176
    ble6         : 925
     lut6        : 925
      lut        : 925
     ff          : 709

# Create Device
## Build Device Grid
FPGA sized to 17 x 17: 289 grid tiles (auto)

Resource usage...
	Netlist
		74	blocks of type: io
	Architecture
		480	blocks of type: io
	Netlist
		149	blocks of type: clb
	Architecture
		165	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		6	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		4	blocks of type: memory

Device Utilization: 0.55 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.90 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:13013
OPIN->CHANX/CHANY edge count before creating direct connections: 44680
OPIN->CHANX/CHANY edge count after creating direct connections: 44680
CHAN->CHAN type edge count:209845
## Build routing resource graph took 0.16 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 33991
  RR Graph Edges: 267538
# Create Device took 0.17 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)


Bounding box mode is Cube

Using static probabilities for choosing each move type
Probability of Uniform_move : 100.000000 
Probability of Median_move : 0.000000 
Probability of Centroid_move : 0.000000 
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)

BB estimate of min-dist (placement) wire length: 17399

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 173.987 td_cost: nan
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 676
Warning 4: Starting t: 74 of 223 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.3e-04   0.922     144.82 nan            nan        nan      nan   0.371  0.0358   16.0     0.00       676  0.200
   2    0.0 4.1e-04   0.969     132.82 nan            nan        nan      nan   0.297  0.0164   14.9     0.00      1352  0.950
   3    0.0 3.8e-04   0.969     124.21 nan            nan        nan      nan   0.271  0.0144   12.8     0.00      2028  0.950
   4    0.0 3.7e-04   0.984     120.17 nan            nan        nan      nan   0.243  0.0088   10.6     0.00      2704  0.950
   5    0.0 3.5e-04   0.990     116.59 nan            nan        nan      nan   0.237  0.0071    8.5     0.00      3380  0.950
   6    0.0 3.3e-04   0.996     114.55 nan            nan        nan      nan   0.274  0.0033    6.8     0.00      4056  0.950
   7    0.0 3.1e-04   0.990     112.65 nan            nan        nan      nan   0.296  0.0086    5.7     0.00      4732  0.950
   8    0.0 3.0e-04   0.989     109.45 nan            nan        nan      nan   0.266  0.0054    4.8     0.00      5408  0.950
   9    0.0 2.8e-04   0.988     107.16 nan            nan        nan      nan   0.271  0.0068    4.0     0.00      6084  0.950
  10    0.0 2.7e-04   0.992     105.34 nan            nan        nan      nan   0.277  0.0040    3.3     0.00      6760  0.950
  11    0.0 2.6e-04   0.994     103.88 nan            nan        nan      nan   0.308  0.0032    2.8     0.00      7436  0.950
  12    0.0 2.4e-04   0.995     102.66 nan            nan        nan      nan   0.291  0.0039    2.4     0.00      8112  0.950
  13    0.0 2.3e-04   0.995     101.61 nan            nan        nan      nan   0.312  0.0025    2.1     0.00      8788  0.950
  14    0.0 2.2e-04   0.993     100.62 nan            nan        nan      nan   0.348  0.0032    1.8     0.00      9464  0.950
  15    0.0 2.1e-04   0.998     100.11 nan            nan        nan      nan   0.351  0.0019    1.6     0.00     10140  0.950
  16    0.0 2.0e-04   0.998      99.57 nan            nan        nan      nan   0.314  0.0018    1.5     0.00     10816  0.950
  17    0.0 1.9e-04   0.998      99.02 nan            nan        nan      nan   0.309  0.0013    1.3     0.00     11492  0.950
  18    0.0 1.8e-04   0.992      98.08 nan            nan        nan      nan   0.299  0.0030    1.1     0.00     12168  0.950
  19    0.0 1.7e-04   1.000      97.65 nan            nan        nan      nan   0.297  0.0007    1.0     0.00     12844  0.950
  20    0.0 1.6e-04   0.997      97.39 nan            nan        nan      nan   0.294  0.0025    1.0     0.00     13520  0.950
  21    0.0 1.5e-04   0.997      96.61 nan            nan        nan      nan   0.294  0.0017    1.0     0.00     14196  0.950
  22    0.0 1.5e-04   0.998      96.45 nan            nan        nan      nan   0.277  0.0023    1.0     0.00     14872  0.950
  23    0.0 1.4e-04   0.999      96.09 nan            nan        nan      nan   0.254  0.0006    1.0     0.00     15548  0.950
  24    0.0 1.3e-04   0.999      95.98 nan            nan        nan      nan   0.220  0.0010    1.0     0.00     16224  0.950
  25    0.0 1.2e-04   0.999      95.76 nan            nan        nan      nan   0.220  0.0006    1.0     0.00     16900  0.950
  26    0.0 1.2e-04   0.998      95.58 nan            nan        nan      nan   0.214  0.0013    1.0     0.00     17576  0.950
  27    0.0 1.1e-04   0.998      95.27 nan            nan        nan      nan   0.240  0.0009    1.0     0.00     18252  0.950
  28    0.0 1.1e-04   0.999      95.10 nan            nan        nan      nan   0.228  0.0006    1.0     0.00     18928  0.950
  29    0.0 1.0e-04   0.999      94.93 nan            nan        nan      nan   0.206  0.0008    1.0     0.00     19604  0.950
  30    0.0 9.6e-05   0.999      94.64 nan            nan        nan      nan   0.195  0.0009    1.0     0.00     20280  0.950
  31    0.0 9.2e-05   0.999      94.51 nan            nan        nan      nan   0.191  0.0003    1.0     0.00     20956  0.950
  32    0.0 8.7e-05   1.000      94.40 nan            nan        nan      nan   0.195  0.0005    1.0     0.00     21632  0.950
  33    0.0 8.3e-05   1.000      94.34 nan            nan        nan      nan   0.164  0.0001    1.0     0.00     22308  0.950
  34    0.0 7.8e-05   1.000      94.33 nan            nan        nan      nan   0.173  0.0004    1.0     0.00     22984  0.950
  35    0.0 7.5e-05   0.999      94.26 nan            nan        nan      nan   0.167  0.0005    1.0     0.00     23660  0.950
  36    0.0 7.1e-05   1.000      94.19 nan            nan        nan      nan   0.152  0.0001    1.0     0.00     24336  0.950
  37    0.0 6.7e-05   1.000      94.17 nan            nan        nan      nan   0.149  0.0002    1.0     0.00     25012  0.950
  38    0.0 5.4e-05   0.999      94.11 nan            nan        nan      nan   0.154  0.0006    1.0     0.00     25688  0.800
  39    0.0 5.1e-05   1.000      94.02 nan            nan        nan      nan   0.101  0.0002    1.0     0.00     26364  0.950
  40    0.0 4.1e-05   0.999      93.98 nan            nan        nan      nan   0.093  0.0003    1.0     0.00     27040  0.800
  41    0.0 3.3e-05   1.000      93.92 nan            nan        nan      nan   0.118  0.0003    1.0     0.00     27716  0.800
  42    0.0 2.6e-05   1.000      93.89 nan            nan        nan      nan   0.086  0.0002    1.0     0.00     28392  0.800
  43    0.0 2.1e-05   1.000      93.86 nan            nan        nan      nan   0.096  0.0000    1.0     0.00     29068  0.800
  44    0.0 1.7e-05   1.000      93.82 nan            nan        nan      nan   0.077  0.0002    1.0     0.00     29744  0.800
  45    0.0 1.3e-05   1.000      93.78 nan            nan        nan      nan   0.081  0.0000    1.0     0.00     30420  0.800
  46    0.0 1.1e-05   1.000      93.78 nan            nan        nan      nan   0.081  0.0000    1.0     0.00     31096  0.800
  47    0.0 8.6e-06   1.000      93.77 nan            nan        nan      nan   0.065  0.0001    1.0     0.00     31772  0.800
  48    0.0 6.9e-06   1.000      93.77 nan            nan        nan      nan   0.090  0.0000    1.0     0.00     32448  0.800
  49    0.0 5.5e-06   1.000      93.76 nan            nan        nan      nan   0.084  0.0000    1.0     0.00     33124  0.800
  50    0.0 0.0e+00   1.000      93.76 nan            nan        nan      nan   0.068  0.0000    1.0     0.00     33800  0.800
## Placement Quench took 0.00 seconds (max_rss 79.5 MiB)

BB estimate of min-dist (placement) wire length: 9376

Completed placement consistency check successfully.

Swaps called: 34023

Aborted Move Reasons:
  No moves aborted
Placement cost: 1, bb_cost: 93.7552, td_cost: nan, 

Placement resource usage:
  io  implemented as io : 74
  clb implemented as clb: 149

Placement number of temperatures: 50
Placement total # of swap attempts: 34023
	Swaps accepted:  7281 (21.4 %)
	Swaps rejected: 26742 (78.6 %)
	Swaps aborted:     0 ( 0.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                33.35            50.82           49.18          0.00         

clb                Uniform                66.65            6.68            93.32          0.00         


Placement Quench timing analysis took 0 seconds (0 STA, 0 slack) (0 full updates: 0 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0 seconds (0 STA, 0 slack) (0 full updates: 0 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.10 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.00221115 seconds (0.00180389 STA, 0.000407265 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 1.41 seconds (max_rss 79.5 MiB)
	Command being timed: "/packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml sha --circuit_file sha.pre-vpr.blif --pack --place --place_algorithm bounding_box --RL_agent_placement off"
	User time (seconds): 1.33
	System time (seconds): 0.05
	Percent of CPU this job got: 96%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:01.43
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 81456
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 41058
	Voluntary context switches: 129
	Involuntary context switches: 48
	Swaps: 0
	File system inputs: 6624
	File system outputs: 7992
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
