-- Elementos de Sistemas
-- by Luciano Soares
-- comparador16.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity comparador16 is
   port(
	     a    : in STD_LOGIC_VECTOR(15 downto 0);
       zr   : out STD_LOGIC;
       ng   : out STD_LOGIC
   );
end comparador16;

architecture rtl of comparador16 is
  -- Aqui declaramos sinais (fios auxiliares)
  -- e componentes (outros m√≥dulos) que serao
  -- utilizados nesse modulo.

begin
	process(a, zr, ng)
		begin
		if(a = "0000000000000000") then
		  zr <= '1';
		else
		  zr <= '0';
		end if;
		  
		  
		if (a(15) = '1') then
		  ng <= '1';
		else
		  ng <= '0';
		end if;
	end process;
end architecture;
