Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Mar 21 17:13:35 2019
| Host              : vivado1 running 64-bit openSUSE Leap 42.3
| Command           : report_timing_summary -max_paths 10 -file wrapper_fpga1_timing_summary_routed.rpt -pb wrapper_fpga1_timing_summary_routed.pb -rpx wrapper_fpga1_timing_summary_routed.rpx
| Design            : wrapper_fpga1
| Device            : xcvu440-flga2892
| Speed File        : -1  PRODUCTION 1.26 10-29-2018
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5185 register/latch pins with no clock driven by root clock pin: CLK_i1_P (HIGH)

 There are 5185 register/latch pins with no clock driven by root clock pin: CLK_i2_P (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25812 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.088        0.000                      0                11743        0.013        0.000                      0                10282       -0.555      -19.265                      36                  5756  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_200_p                                                                                   {0.000 2.500}        5.000           200.000         
clk_p                                                                                       {0.000 24.000}       48.000          20.833          
  clk_core_prebufg                                                                          {0.000 24.000}       48.000          20.833          
  clk_oserdes_2x_prebufg                                                                    {0.000 1.000}        2.000           500.000         
    clk_oserdes                                                                             {0.000 2.000}        4.000           250.000         
  pll_clk_fb_out                                                                            {0.000 24.000}       48.000          20.833          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200_p                                                                                         2.986        0.000                      0                  162        0.079        0.000                      0                  162        1.938        0.000                       0                    85  
clk_p                                                                                            43.668        0.000                      0                 2362        0.013        0.000                      0                 2362       12.000        0.000                       0                  1466  
  clk_core_prebufg                                                                                0.792        0.000                      0                 3875        0.028        0.000                      0                 3155       22.914        0.000                       0                  3088  
  clk_oserdes_2x_prebufg                                                                                                                                                                                                                     -0.555      -19.265                      36                    41  
    clk_oserdes                                                                                   0.205        0.000                      0                  684        0.030        0.000                      0                  684        0.578        0.000                       0                   578  
  pll_clk_fb_out                                                                                                                                                                                                                             46.413        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.620        0.000                      0                  973        0.026        0.000                      0                  973       15.709        0.000                       0                   495  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_p                                                                                            32.061        0.000                      0                    8                                                                        
                                                                                            clk_core_prebufg                                                                                  3.037        0.000                      0                  720                                                                        
clk_200_p                                                                                   clk_core_prebufg                                                                                  2.104        0.000                      0                    1                                                                        
clk_core_prebufg                                                                            clk_oserdes                                                                                       0.088        0.000                      0                  686        0.029        0.000                      0                  144  
clk_p                                                                                       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       47.202        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_200_p                                                                                   clk_200_p                                                                                         0.279        0.000                      0                   17        0.124        0.000                      0                   17  
**async_default**                                                                           clk_core_prebufg                                                                            clk_core_prebufg                                                                                 37.210        0.000                      0                 2192        0.363        0.000                      0                 2192  
**async_default**                                                                           clk_oserdes                                                                                 clk_oserdes                                                                                       0.239        0.000                      0                  540        0.143        0.000                      0                  540  
**async_default**                                                                           clk_p                                                                                       clk_p                                                                                            46.338        0.000                      0                   97        0.138        0.000                      0                   97  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.726        0.000                      0                  100        0.133        0.000                      0                  100  
**default**                                                                                 clk_core_prebufg                                                                                                                                                                              3.441        0.000                      0                    2                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200_p
  To Clock:  clk_200_p

Setup :            0  Failing Endpoints,  Worst Slack        2.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.938ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 fpga_0/reset_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.611ns (33.757%)  route 1.199ns (66.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 9.691 - 5.000 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.944ns (routing 2.254ns, distribution 1.690ns)
  Clock Net Delay (Destination): 3.503ns (routing 2.060ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.944     5.612    fpga_0/i_bufg_200_n_0
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y774       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     5.752 f  fpga_0/reset_counter_reg[8]/Q
                         net (fo=3, routed)           0.287     6.039    fpga_0/reset_counter_reg[8]
    SLICE_X296Y774       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.246     6.285 r  fpga_0/reset_counter[0]_i_6/O
                         net (fo=1, routed)           0.303     6.588    fpga_0/reset_counter[0]_i_6_n_0
    SLICE_X296Y774       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.225     6.813 r  fpga_0/reset_counter[0]_i_1/O
                         net (fo=32, routed)          0.609     7.422    fpga_0/reset_counter
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.503     9.691    fpga_0/i_bufg_200_n_0
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[24]/C
                         clock pessimism              0.849    10.540    
                         clock uncertainty           -0.035    10.505    
    SLICE_X295Y776       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.096    10.409    fpga_0/reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         10.409    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 fpga_0/reset_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.611ns (33.757%)  route 1.199ns (66.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 9.691 - 5.000 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.944ns (routing 2.254ns, distribution 1.690ns)
  Clock Net Delay (Destination): 3.503ns (routing 2.060ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.944     5.612    fpga_0/i_bufg_200_n_0
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y774       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     5.752 f  fpga_0/reset_counter_reg[8]/Q
                         net (fo=3, routed)           0.287     6.039    fpga_0/reset_counter_reg[8]
    SLICE_X296Y774       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.246     6.285 r  fpga_0/reset_counter[0]_i_6/O
                         net (fo=1, routed)           0.303     6.588    fpga_0/reset_counter[0]_i_6_n_0
    SLICE_X296Y774       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.225     6.813 r  fpga_0/reset_counter[0]_i_1/O
                         net (fo=32, routed)          0.609     7.422    fpga_0/reset_counter
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.503     9.691    fpga_0/i_bufg_200_n_0
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[25]/C
                         clock pessimism              0.849    10.540    
                         clock uncertainty           -0.035    10.505    
    SLICE_X295Y776       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.096    10.409    fpga_0/reset_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         10.409    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 fpga_0/reset_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.611ns (33.757%)  route 1.199ns (66.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 9.691 - 5.000 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.944ns (routing 2.254ns, distribution 1.690ns)
  Clock Net Delay (Destination): 3.503ns (routing 2.060ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.944     5.612    fpga_0/i_bufg_200_n_0
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y774       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     5.752 f  fpga_0/reset_counter_reg[8]/Q
                         net (fo=3, routed)           0.287     6.039    fpga_0/reset_counter_reg[8]
    SLICE_X296Y774       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.246     6.285 r  fpga_0/reset_counter[0]_i_6/O
                         net (fo=1, routed)           0.303     6.588    fpga_0/reset_counter[0]_i_6_n_0
    SLICE_X296Y774       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.225     6.813 r  fpga_0/reset_counter[0]_i_1/O
                         net (fo=32, routed)          0.609     7.422    fpga_0/reset_counter
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.503     9.691    fpga_0/i_bufg_200_n_0
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[26]/C
                         clock pessimism              0.849    10.540    
                         clock uncertainty           -0.035    10.505    
    SLICE_X295Y776       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.096    10.409    fpga_0/reset_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         10.409    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 fpga_0/reset_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.611ns (33.757%)  route 1.199ns (66.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 9.691 - 5.000 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.944ns (routing 2.254ns, distribution 1.690ns)
  Clock Net Delay (Destination): 3.503ns (routing 2.060ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.944     5.612    fpga_0/i_bufg_200_n_0
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y774       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     5.752 f  fpga_0/reset_counter_reg[8]/Q
                         net (fo=3, routed)           0.287     6.039    fpga_0/reset_counter_reg[8]
    SLICE_X296Y774       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.246     6.285 r  fpga_0/reset_counter[0]_i_6/O
                         net (fo=1, routed)           0.303     6.588    fpga_0/reset_counter[0]_i_6_n_0
    SLICE_X296Y774       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.225     6.813 r  fpga_0/reset_counter[0]_i_1/O
                         net (fo=32, routed)          0.609     7.422    fpga_0/reset_counter
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.503     9.691    fpga_0/i_bufg_200_n_0
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[27]/C
                         clock pessimism              0.849    10.540    
                         clock uncertainty           -0.035    10.505    
    SLICE_X295Y776       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.096    10.409    fpga_0/reset_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         10.409    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 fpga_0/reset_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.611ns (33.944%)  route 1.189ns (66.056%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 9.689 - 5.000 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.944ns (routing 2.254ns, distribution 1.690ns)
  Clock Net Delay (Destination): 3.501ns (routing 2.060ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.944     5.612    fpga_0/i_bufg_200_n_0
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y774       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     5.752 f  fpga_0/reset_counter_reg[8]/Q
                         net (fo=3, routed)           0.287     6.039    fpga_0/reset_counter_reg[8]
    SLICE_X296Y774       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.246     6.285 r  fpga_0/reset_counter[0]_i_6/O
                         net (fo=1, routed)           0.303     6.588    fpga_0/reset_counter[0]_i_6_n_0
    SLICE_X296Y774       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.225     6.813 r  fpga_0/reset_counter[0]_i_1/O
                         net (fo=32, routed)          0.599     7.412    fpga_0/reset_counter
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.501     9.689    fpga_0/i_bufg_200_n_0
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[28]/C
                         clock pessimism              0.849    10.538    
                         clock uncertainty           -0.035    10.503    
    SLICE_X295Y776       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.095    10.408    fpga_0/reset_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 fpga_0/reset_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.611ns (33.944%)  route 1.189ns (66.056%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 9.689 - 5.000 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.944ns (routing 2.254ns, distribution 1.690ns)
  Clock Net Delay (Destination): 3.501ns (routing 2.060ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.944     5.612    fpga_0/i_bufg_200_n_0
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y774       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     5.752 f  fpga_0/reset_counter_reg[8]/Q
                         net (fo=3, routed)           0.287     6.039    fpga_0/reset_counter_reg[8]
    SLICE_X296Y774       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.246     6.285 r  fpga_0/reset_counter[0]_i_6/O
                         net (fo=1, routed)           0.303     6.588    fpga_0/reset_counter[0]_i_6_n_0
    SLICE_X296Y774       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.225     6.813 r  fpga_0/reset_counter[0]_i_1/O
                         net (fo=32, routed)          0.599     7.412    fpga_0/reset_counter
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.501     9.689    fpga_0/i_bufg_200_n_0
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[29]/C
                         clock pessimism              0.849    10.538    
                         clock uncertainty           -0.035    10.503    
    SLICE_X295Y776       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.095    10.408    fpga_0/reset_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 fpga_0/reset_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.611ns (33.944%)  route 1.189ns (66.056%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 9.689 - 5.000 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.944ns (routing 2.254ns, distribution 1.690ns)
  Clock Net Delay (Destination): 3.501ns (routing 2.060ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.944     5.612    fpga_0/i_bufg_200_n_0
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y774       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     5.752 f  fpga_0/reset_counter_reg[8]/Q
                         net (fo=3, routed)           0.287     6.039    fpga_0/reset_counter_reg[8]
    SLICE_X296Y774       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.246     6.285 r  fpga_0/reset_counter[0]_i_6/O
                         net (fo=1, routed)           0.303     6.588    fpga_0/reset_counter[0]_i_6_n_0
    SLICE_X296Y774       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.225     6.813 r  fpga_0/reset_counter[0]_i_1/O
                         net (fo=32, routed)          0.599     7.412    fpga_0/reset_counter
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.501     9.689    fpga_0/i_bufg_200_n_0
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[30]/C
                         clock pessimism              0.849    10.538    
                         clock uncertainty           -0.035    10.503    
    SLICE_X295Y776       FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.095    10.408    fpga_0/reset_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 fpga_0/reset_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.611ns (33.944%)  route 1.189ns (66.056%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 9.689 - 5.000 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.944ns (routing 2.254ns, distribution 1.690ns)
  Clock Net Delay (Destination): 3.501ns (routing 2.060ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.944     5.612    fpga_0/i_bufg_200_n_0
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y774       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     5.752 f  fpga_0/reset_counter_reg[8]/Q
                         net (fo=3, routed)           0.287     6.039    fpga_0/reset_counter_reg[8]
    SLICE_X296Y774       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.246     6.285 r  fpga_0/reset_counter[0]_i_6/O
                         net (fo=1, routed)           0.303     6.588    fpga_0/reset_counter[0]_i_6_n_0
    SLICE_X296Y774       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.225     6.813 r  fpga_0/reset_counter[0]_i_1/O
                         net (fo=32, routed)          0.599     7.412    fpga_0/reset_counter
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.501     9.689    fpga_0/i_bufg_200_n_0
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[31]/C
                         clock pessimism              0.849    10.538    
                         clock uncertainty           -0.035    10.503    
    SLICE_X295Y776       FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.095    10.408    fpga_0/reset_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 fpga_0/reset_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.477ns (26.843%)  route 1.300ns (73.157%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 9.689 - 5.000 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.944ns (routing 2.254ns, distribution 1.690ns)
  Clock Net Delay (Destination): 3.501ns (routing 2.060ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.944     5.612    fpga_0/i_bufg_200_n_0
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y774       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     5.752 r  fpga_0/reset_counter_reg[8]/Q
                         net (fo=3, routed)           0.518     6.270    fpga_0/reset_counter_reg[8]
    SLICE_X296Y774       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.093     6.363 r  fpga_0/reset_i_2/O
                         net (fo=1, routed)           0.250     6.613    fpga_0/reset_i_2_n_0
    SLICE_X296Y775       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.244     6.857 r  fpga_0/reset_i_1/O
                         net (fo=33, routed)          0.532     7.389    fpga_0/reset_i_1_n_0
    SLICE_X295Y773       FDSE                                         r  fpga_0/reset_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.501     9.689    fpga_0/i_bufg_200_n_0
    SLICE_X295Y773       FDSE                                         r  fpga_0/reset_counter_reg[4]/C
                         clock pessimism              0.849    10.538    
                         clock uncertainty           -0.035    10.503    
    SLICE_X295Y773       FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.055    10.448    fpga_0/reset_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         10.448    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 fpga_0/reset_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.477ns (26.843%)  route 1.300ns (73.157%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 9.689 - 5.000 ) 
    Source Clock Delay      (SCD):    5.612ns
    Clock Pessimism Removal (CPR):    0.849ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.944ns (routing 2.254ns, distribution 1.690ns)
  Clock Net Delay (Destination): 3.501ns (routing 2.060ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.944     5.612    fpga_0/i_bufg_200_n_0
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y774       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     5.752 r  fpga_0/reset_counter_reg[8]/Q
                         net (fo=3, routed)           0.518     6.270    fpga_0/reset_counter_reg[8]
    SLICE_X296Y774       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.093     6.363 r  fpga_0/reset_i_2/O
                         net (fo=1, routed)           0.250     6.613    fpga_0/reset_i_2_n_0
    SLICE_X296Y775       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.244     6.857 r  fpga_0/reset_i_1/O
                         net (fo=33, routed)          0.532     7.389    fpga_0/reset_i_1_n_0
    SLICE_X295Y773       FDRE                                         r  fpga_0/reset_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.501     9.689    fpga_0/i_bufg_200_n_0
    SLICE_X295Y773       FDRE                                         r  fpga_0/reset_counter_reg[5]/C
                         clock pessimism              0.849    10.538    
                         clock uncertainty           -0.035    10.503    
    SLICE_X295Y773       FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.055    10.448    fpga_0/reset_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         10.448    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  3.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 fpga_0/idelayctrl_reset_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/idelayctrl_reset_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.571%)  route 0.044ns (31.429%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Net Delay (Source):      1.719ns (routing 0.961ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.974ns (routing 1.066ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.719     2.294    fpga_0/i_bufg_200_n_0
    SLICE_X298Y841       FDCE                                         r  fpga_0/idelayctrl_reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y841       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.343 f  fpga_0/idelayctrl_reset_counter_reg[8]/Q
                         net (fo=2, routed)           0.033     2.376    fpga_0/idelayctrl_reset_counter_reg[8]
    SLICE_X298Y841       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.391 r  fpga_0/idelayctrl_reset_counter[8]_i_9/O
                         net (fo=1, routed)           0.001     2.392    fpga_0/idelayctrl_reset_counter[8]_i_9_n_0
    SLICE_X298Y841       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     2.424 r  fpga_0/idelayctrl_reset_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.010     2.434    fpga_0/idelayctrl_reset_counter_reg[8]_i_1_n_15
    SLICE_X298Y841       FDCE                                         r  fpga_0/idelayctrl_reset_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.974     2.887    fpga_0/i_bufg_200_n_0
    SLICE_X298Y841       FDCE                                         r  fpga_0/idelayctrl_reset_counter_reg[8]/C
                         clock pessimism             -0.588     2.299    
    SLICE_X298Y841       FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.355    fpga_0/idelayctrl_reset_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 fpga_0/idelayctrl_reset_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/idelayctrl_reset_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.571%)  route 0.044ns (31.429%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Net Delay (Source):      1.718ns (routing 0.961ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.974ns (routing 1.066ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.718     2.293    fpga_0/i_bufg_200_n_0
    SLICE_X298Y842       FDCE                                         r  fpga_0/idelayctrl_reset_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y842       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.342 f  fpga_0/idelayctrl_reset_counter_reg[16]/Q
                         net (fo=2, routed)           0.033     2.375    fpga_0/idelayctrl_reset_counter_reg[16]
    SLICE_X298Y842       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.390 r  fpga_0/idelayctrl_reset_counter[16]_i_9/O
                         net (fo=1, routed)           0.001     2.391    fpga_0/idelayctrl_reset_counter[16]_i_9_n_0
    SLICE_X298Y842       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     2.423 r  fpga_0/idelayctrl_reset_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.010     2.433    fpga_0/idelayctrl_reset_counter_reg[16]_i_1_n_15
    SLICE_X298Y842       FDCE                                         r  fpga_0/idelayctrl_reset_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.974     2.887    fpga_0/i_bufg_200_n_0
    SLICE_X298Y842       FDCE                                         r  fpga_0/idelayctrl_reset_counter_reg[16]/C
                         clock pessimism             -0.589     2.298    
    SLICE_X298Y842       FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.354    fpga_0/idelayctrl_reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 fpga_0/idelayctrl_reset_counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/idelayctrl_reset_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.571%)  route 0.044ns (31.429%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Net Delay (Source):      1.718ns (routing 0.961ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.973ns (routing 1.066ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.718     2.293    fpga_0/i_bufg_200_n_0
    SLICE_X298Y843       FDCE                                         r  fpga_0/idelayctrl_reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y843       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.342 f  fpga_0/idelayctrl_reset_counter_reg[24]/Q
                         net (fo=2, routed)           0.033     2.375    fpga_0/idelayctrl_reset_counter_reg[24]
    SLICE_X298Y843       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.390 r  fpga_0/idelayctrl_reset_counter[24]_i_9/O
                         net (fo=1, routed)           0.001     2.391    fpga_0/idelayctrl_reset_counter[24]_i_9_n_0
    SLICE_X298Y843       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     2.423 r  fpga_0/idelayctrl_reset_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.010     2.433    fpga_0/idelayctrl_reset_counter_reg[24]_i_1_n_15
    SLICE_X298Y843       FDCE                                         r  fpga_0/idelayctrl_reset_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.973     2.886    fpga_0/i_bufg_200_n_0
    SLICE_X298Y843       FDCE                                         r  fpga_0/idelayctrl_reset_counter_reg[24]/C
                         clock pessimism             -0.588     2.298    
    SLICE_X298Y843       FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.354    fpga_0/idelayctrl_reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fpga_0/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.096ns (67.606%)  route 0.046ns (32.394%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Net Delay (Source):      1.552ns (routing 0.961ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.783ns (routing 1.066ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.552     2.127    fpga_0/i_bufg_200_n_0
    SLICE_X295Y773       FDRE                                         r  fpga_0/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y773       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.176 f  fpga_0/reset_counter_reg[0]/Q
                         net (fo=3, routed)           0.035     2.211    fpga_0/reset_counter_reg[0]
    SLICE_X295Y773       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     2.226 r  fpga_0/reset_counter[0]_i_16/O
                         net (fo=1, routed)           0.001     2.227    fpga_0/reset_counter[0]_i_16_n_0
    SLICE_X295Y773       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     2.259 r  fpga_0/reset_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.010     2.269    fpga_0/reset_counter_reg[0]_i_2_n_15
    SLICE_X295Y773       FDRE                                         r  fpga_0/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.783     2.696    fpga_0/i_bufg_200_n_0
    SLICE_X295Y773       FDRE                                         r  fpga_0/reset_counter_reg[0]/C
                         clock pessimism             -0.564     2.132    
    SLICE_X295Y773       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.188    fpga_0/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fpga_0/reset_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.096ns (67.606%)  route 0.046ns (32.394%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Net Delay (Source):      1.552ns (routing 0.961ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.783ns (routing 1.066ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.552     2.127    fpga_0/i_bufg_200_n_0
    SLICE_X295Y775       FDRE                                         r  fpga_0/reset_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y775       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.176 f  fpga_0/reset_counter_reg[16]/Q
                         net (fo=3, routed)           0.035     2.211    fpga_0/reset_counter_reg[16]
    SLICE_X295Y775       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     2.226 r  fpga_0/reset_counter[16]_i_9/O
                         net (fo=1, routed)           0.001     2.227    fpga_0/reset_counter[16]_i_9_n_0
    SLICE_X295Y775       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     2.259 r  fpga_0/reset_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.010     2.269    fpga_0/reset_counter_reg[16]_i_1_n_15
    SLICE_X295Y775       FDRE                                         r  fpga_0/reset_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.783     2.696    fpga_0/i_bufg_200_n_0
    SLICE_X295Y775       FDRE                                         r  fpga_0/reset_counter_reg[16]/C
                         clock pessimism             -0.564     2.132    
    SLICE_X295Y775       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.188    fpga_0/reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fpga_0/reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.096ns (67.606%)  route 0.046ns (32.394%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Net Delay (Source):      1.552ns (routing 0.961ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.783ns (routing 1.066ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.552     2.127    fpga_0/i_bufg_200_n_0
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y776       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.176 f  fpga_0/reset_counter_reg[24]/Q
                         net (fo=3, routed)           0.035     2.211    fpga_0/reset_counter_reg[24]
    SLICE_X295Y776       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     2.226 r  fpga_0/reset_counter[24]_i_9/O
                         net (fo=1, routed)           0.001     2.227    fpga_0/reset_counter[24]_i_9_n_0
    SLICE_X295Y776       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     2.259 r  fpga_0/reset_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.010     2.269    fpga_0/reset_counter_reg[24]_i_1_n_15
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.783     2.696    fpga_0/i_bufg_200_n_0
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[24]/C
                         clock pessimism             -0.564     2.132    
    SLICE_X295Y776       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.188    fpga_0/reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 fpga_0/reset_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.096ns (67.606%)  route 0.046ns (32.394%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Net Delay (Source):      1.552ns (routing 0.961ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.783ns (routing 1.066ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.552     2.127    fpga_0/i_bufg_200_n_0
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y774       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.176 f  fpga_0/reset_counter_reg[8]/Q
                         net (fo=3, routed)           0.035     2.211    fpga_0/reset_counter_reg[8]
    SLICE_X295Y774       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     2.226 r  fpga_0/reset_counter[8]_i_9/O
                         net (fo=1, routed)           0.001     2.227    fpga_0/reset_counter[8]_i_9_n_0
    SLICE_X295Y774       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     2.259 r  fpga_0/reset_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.010     2.269    fpga_0/reset_counter_reg[8]_i_1_n_15
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.783     2.696    fpga_0/i_bufg_200_n_0
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[8]/C
                         clock pessimism             -0.564     2.132    
    SLICE_X295Y774       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.188    fpga_0/reset_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fpga_0/reset_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.096ns (67.606%)  route 0.046ns (32.394%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Net Delay (Source):      1.550ns (routing 0.961ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.780ns (routing 1.066ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.550     2.125    fpga_0/i_bufg_200_n_0
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y774       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.174 f  fpga_0/reset_counter_reg[12]/Q
                         net (fo=3, routed)           0.035     2.209    fpga_0/reset_counter_reg[12]
    SLICE_X295Y774       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     2.224 r  fpga_0/reset_counter[8]_i_5/O
                         net (fo=1, routed)           0.001     2.225    fpga_0/reset_counter[8]_i_5_n_0
    SLICE_X295Y774       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     2.257 r  fpga_0/reset_counter_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.010     2.267    fpga_0/reset_counter_reg[8]_i_1_n_11
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.780     2.693    fpga_0/i_bufg_200_n_0
    SLICE_X295Y774       FDRE                                         r  fpga_0/reset_counter_reg[12]/C
                         clock pessimism             -0.564     2.129    
    SLICE_X295Y774       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.185    fpga_0/reset_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fpga_0/reset_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.096ns (67.606%)  route 0.046ns (32.394%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Net Delay (Source):      1.550ns (routing 0.961ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.780ns (routing 1.066ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.550     2.125    fpga_0/i_bufg_200_n_0
    SLICE_X295Y775       FDRE                                         r  fpga_0/reset_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y775       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.174 f  fpga_0/reset_counter_reg[20]/Q
                         net (fo=3, routed)           0.035     2.209    fpga_0/reset_counter_reg[20]
    SLICE_X295Y775       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     2.224 r  fpga_0/reset_counter[16]_i_5/O
                         net (fo=1, routed)           0.001     2.225    fpga_0/reset_counter[16]_i_5_n_0
    SLICE_X295Y775       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     2.257 r  fpga_0/reset_counter_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.010     2.267    fpga_0/reset_counter_reg[16]_i_1_n_11
    SLICE_X295Y775       FDRE                                         r  fpga_0/reset_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.780     2.693    fpga_0/i_bufg_200_n_0
    SLICE_X295Y775       FDRE                                         r  fpga_0/reset_counter_reg[20]/C
                         clock pessimism             -0.564     2.129    
    SLICE_X295Y775       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.185    fpga_0/reset_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fpga_0/reset_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/reset_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.096ns (67.606%)  route 0.046ns (32.394%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Net Delay (Source):      1.550ns (routing 0.961ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.780ns (routing 1.066ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.550     2.125    fpga_0/i_bufg_200_n_0
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X295Y776       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.174 f  fpga_0/reset_counter_reg[28]/Q
                         net (fo=3, routed)           0.035     2.209    fpga_0/reset_counter_reg[28]
    SLICE_X295Y776       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     2.224 r  fpga_0/reset_counter[24]_i_5/O
                         net (fo=1, routed)           0.001     2.225    fpga_0/reset_counter[24]_i_5_n_0
    SLICE_X295Y776       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     2.257 r  fpga_0/reset_counter_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.010     2.267    fpga_0/reset_counter_reg[24]_i_1_n_11
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.780     2.693    fpga_0/i_bufg_200_n_0
    SLICE_X295Y776       FDRE                                         r  fpga_0/reset_counter_reg[28]/C
                         clock pessimism             -0.564     2.129    
    SLICE_X295Y776       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.185    fpga_0/reset_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BUFGCE/I           n/a            1.587         5.000       3.413      BUFGCE_X0Y320            fpga_0/i_bufg_200/I
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X1Y104  fpga_0/i_idelayctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X1Y108  fpga_0/i_idelayctrl_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X1Y110  fpga_0/i_idelayctrl_REPLICATED_0_1/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X1Y115  fpga_0/i_idelayctrl_REPLICATED_0_10/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X1Y114  fpga_0/i_idelayctrl_REPLICATED_0_11/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X1Y113  fpga_0/i_idelayctrl_REPLICATED_0_12/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X1Y117  fpga_0/i_idelayctrl_REPLICATED_0_13/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X1Y112  fpga_0/i_idelayctrl_REPLICATED_0_14/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X1Y111  fpga_0/i_idelayctrl_REPLICATED_0_2/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y115  fpga_0/i_idelayctrl_REPLICATED_0_10/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y108  fpga_0/i_idelayctrl_REPLICATED_0/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y114  fpga_0/i_idelayctrl_REPLICATED_0_11/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y117  fpga_0/i_idelayctrl_REPLICATED_0_13/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y112  fpga_0/i_idelayctrl_REPLICATED_0_14/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y105  fpga_0/i_idelayctrl_REPLICATED_0_4/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y104  fpga_0/i_idelayctrl/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y110  fpga_0/i_idelayctrl_REPLICATED_0_1/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y112  fpga_0/i_idelayctrl_REPLICATED_0_14/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y109  fpga_0/i_idelayctrl_REPLICATED_0_3/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y113  fpga_0/i_idelayctrl_REPLICATED_0_12/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y105  fpga_0/i_idelayctrl_REPLICATED_0_4/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y119  fpga_0/i_idelayctrl_REPLICATED_0_7/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y118  fpga_0/i_idelayctrl_REPLICATED_0_8/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y104  fpga_0/i_idelayctrl/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y110  fpga_0/i_idelayctrl_REPLICATED_0_1/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y115  fpga_0/i_idelayctrl_REPLICATED_0_10/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y114  fpga_0/i_idelayctrl_REPLICATED_0_11/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y112  fpga_0/i_idelayctrl_REPLICATED_0_14/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.562         2.500       1.938      BITSLICE_CONTROL_X1Y111  fpga_0/i_idelayctrl_REPLICATED_0_2/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack       43.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.668ns  (required time - arrival time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.929ns (22.848%)  route 3.137ns (77.152%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 52.752 - 48.000 ) 
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.987ns (routing 1.571ns, distribution 2.416ns)
  Clock Net Delay (Destination): 3.531ns (routing 1.435ns, distribution 2.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.987     5.688    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X270Y586       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y586       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     5.827 f  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=135, routed)         0.632     6.459    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X265Y589       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     6.605 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7/O
                         net (fo=6, routed)           0.656     7.261    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7_n_0
    SLICE_X270Y592       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.239     7.500 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=4, routed)           0.815     8.315    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X258Y589       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.238     8.553 f  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=3, routed)           0.332     8.885    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1_n_0
    SLICE_X257Y589       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.167     9.052 r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.702     9.754    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X262Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.531    52.752    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X262Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism              0.760    53.511    
                         clock uncertainty           -0.035    53.476    
    SLICE_X262Y590       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.054    53.422    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         53.422    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 43.668    

Slack (MET) :             43.728ns  (required time - arrival time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.929ns (23.289%)  route 3.060ns (76.711%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 52.735 - 48.000 ) 
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.987ns (routing 1.571ns, distribution 2.416ns)
  Clock Net Delay (Destination): 3.514ns (routing 1.435ns, distribution 2.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.987     5.688    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X270Y586       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y586       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     5.827 f  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=135, routed)         0.632     6.459    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X265Y589       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     6.605 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7/O
                         net (fo=6, routed)           0.656     7.261    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7_n_0
    SLICE_X270Y592       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.239     7.500 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=4, routed)           0.815     8.315    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X258Y589       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.238     8.553 f  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=3, routed)           0.332     8.885    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1_n_0
    SLICE_X257Y589       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.167     9.052 r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.625     9.677    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X261Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.514    52.735    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X261Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism              0.760    53.495    
                         clock uncertainty           -0.035    53.459    
    SLICE_X261Y590       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.054    53.405    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         53.405    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 43.728    

Slack (MET) :             43.728ns  (required time - arrival time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.929ns (23.289%)  route 3.060ns (76.711%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 52.735 - 48.000 ) 
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.987ns (routing 1.571ns, distribution 2.416ns)
  Clock Net Delay (Destination): 3.514ns (routing 1.435ns, distribution 2.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.987     5.688    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X270Y586       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y586       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     5.827 f  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=135, routed)         0.632     6.459    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X265Y589       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     6.605 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7/O
                         net (fo=6, routed)           0.656     7.261    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7_n_0
    SLICE_X270Y592       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.239     7.500 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=4, routed)           0.815     8.315    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X258Y589       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.238     8.553 f  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=3, routed)           0.332     8.885    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1_n_0
    SLICE_X257Y589       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.167     9.052 r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.625     9.677    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X261Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.514    52.735    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X261Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism              0.760    53.495    
                         clock uncertainty           -0.035    53.459    
    SLICE_X261Y590       FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.054    53.405    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         53.405    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 43.728    

Slack (MET) :             43.728ns  (required time - arrival time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.929ns (23.289%)  route 3.060ns (76.711%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 52.735 - 48.000 ) 
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.987ns (routing 1.571ns, distribution 2.416ns)
  Clock Net Delay (Destination): 3.514ns (routing 1.435ns, distribution 2.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.987     5.688    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X270Y586       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y586       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     5.827 f  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=135, routed)         0.632     6.459    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X265Y589       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     6.605 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7/O
                         net (fo=6, routed)           0.656     7.261    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7_n_0
    SLICE_X270Y592       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.239     7.500 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=4, routed)           0.815     8.315    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X258Y589       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.238     8.553 f  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=3, routed)           0.332     8.885    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1_n_0
    SLICE_X257Y589       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.167     9.052 r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.625     9.677    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X261Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.514    52.735    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X261Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism              0.760    53.495    
                         clock uncertainty           -0.035    53.459    
    SLICE_X261Y590       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.054    53.405    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         53.405    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                 43.728    

Slack (MET) :             43.809ns  (required time - arrival time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.929ns (23.863%)  route 2.964ns (76.137%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 52.720 - 48.000 ) 
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.987ns (routing 1.571ns, distribution 2.416ns)
  Clock Net Delay (Destination): 3.499ns (routing 1.435ns, distribution 2.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.987     5.688    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X270Y586       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y586       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     5.827 f  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=135, routed)         0.632     6.459    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X265Y589       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     6.605 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7/O
                         net (fo=6, routed)           0.656     7.261    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7_n_0
    SLICE_X270Y592       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.239     7.500 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=4, routed)           0.815     8.315    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X258Y589       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.238     8.553 f  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=3, routed)           0.332     8.885    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1_n_0
    SLICE_X257Y589       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.167     9.052 r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.529     9.581    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X259Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.499    52.720    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X259Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism              0.760    53.480    
                         clock uncertainty           -0.035    53.444    
    SLICE_X259Y590       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.054    53.390    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         53.390    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                 43.809    

Slack (MET) :             43.809ns  (required time - arrival time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.929ns (23.863%)  route 2.964ns (76.137%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 52.720 - 48.000 ) 
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.987ns (routing 1.571ns, distribution 2.416ns)
  Clock Net Delay (Destination): 3.499ns (routing 1.435ns, distribution 2.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.987     5.688    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X270Y586       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y586       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     5.827 f  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=135, routed)         0.632     6.459    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X265Y589       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     6.605 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7/O
                         net (fo=6, routed)           0.656     7.261    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7_n_0
    SLICE_X270Y592       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.239     7.500 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=4, routed)           0.815     8.315    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X258Y589       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.238     8.553 f  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=3, routed)           0.332     8.885    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1_n_0
    SLICE_X257Y589       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.167     9.052 r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.529     9.581    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X259Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.499    52.720    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X259Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism              0.760    53.480    
                         clock uncertainty           -0.035    53.444    
    SLICE_X259Y590       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.054    53.390    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         53.390    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                 43.809    

Slack (MET) :             43.809ns  (required time - arrival time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.929ns (23.863%)  route 2.964ns (76.137%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 52.720 - 48.000 ) 
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.987ns (routing 1.571ns, distribution 2.416ns)
  Clock Net Delay (Destination): 3.499ns (routing 1.435ns, distribution 2.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.987     5.688    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X270Y586       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y586       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     5.827 f  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=135, routed)         0.632     6.459    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X265Y589       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     6.605 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7/O
                         net (fo=6, routed)           0.656     7.261    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7_n_0
    SLICE_X270Y592       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.239     7.500 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=4, routed)           0.815     8.315    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X258Y589       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.238     8.553 f  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=3, routed)           0.332     8.885    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1_n_0
    SLICE_X257Y589       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.167     9.052 r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.529     9.581    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X259Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.499    52.720    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X259Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism              0.760    53.480    
                         clock uncertainty           -0.035    53.444    
    SLICE_X259Y590       FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.054    53.390    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         53.390    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                 43.809    

Slack (MET) :             43.809ns  (required time - arrival time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.929ns (23.863%)  route 2.964ns (76.137%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 52.720 - 48.000 ) 
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.987ns (routing 1.571ns, distribution 2.416ns)
  Clock Net Delay (Destination): 3.499ns (routing 1.435ns, distribution 2.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.987     5.688    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X270Y586       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y586       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     5.827 f  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=135, routed)         0.632     6.459    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X265Y589       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     6.605 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7/O
                         net (fo=6, routed)           0.656     7.261    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7_n_0
    SLICE_X270Y592       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.239     7.500 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=4, routed)           0.815     8.315    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X258Y589       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.238     8.553 f  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=3, routed)           0.332     8.885    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1_n_0
    SLICE_X257Y589       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.167     9.052 r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.529     9.581    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X259Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.499    52.720    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X259Y590       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism              0.760    53.480    
                         clock uncertainty           -0.035    53.444    
    SLICE_X259Y590       FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.054    53.390    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         53.390    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                 43.809    

Slack (MET) :             43.999ns  (required time - arrival time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.929ns (24.987%)  route 2.789ns (75.013%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 52.735 - 48.000 ) 
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.987ns (routing 1.571ns, distribution 2.416ns)
  Clock Net Delay (Destination): 3.514ns (routing 1.435ns, distribution 2.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.987     5.688    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X270Y586       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y586       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     5.827 f  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=135, routed)         0.632     6.459    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X265Y589       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     6.605 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7/O
                         net (fo=6, routed)           0.656     7.261    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7_n_0
    SLICE_X270Y592       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.239     7.500 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=4, routed)           0.815     8.315    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X258Y589       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.238     8.553 f  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=3, routed)           0.332     8.885    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1_n_0
    SLICE_X257Y589       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.167     9.052 r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.354     9.406    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X261Y589       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.514    52.735    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X261Y589       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism              0.760    53.495    
                         clock uncertainty           -0.035    53.459    
    SLICE_X261Y589       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.054    53.405    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         53.405    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                 43.999    

Slack (MET) :             43.999ns  (required time - arrival time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.929ns (24.987%)  route 2.789ns (75.013%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 52.735 - 48.000 ) 
    Source Clock Delay      (SCD):    5.688ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.987ns (routing 1.571ns, distribution 2.416ns)
  Clock Net Delay (Destination): 3.514ns (routing 1.435ns, distribution 2.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.987     5.688    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X270Y586       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y586       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     5.827 f  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=135, routed)         0.632     6.459    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/s_daddr[0]
    SLICE_X265Y589       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     6.605 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7/O
                         net (fo=6, routed)           0.656     7.261    fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[9]_i_7_n_0
    SLICE_X270Y592       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.239     7.500 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=4, routed)           0.815     8.315    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X258Y589       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.238     8.553 f  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=3, routed)           0.332     8.885    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1_n_0
    SLICE_X257Y589       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.167     9.052 r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.354     9.406    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X261Y589       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.514    52.735    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X261Y589       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism              0.760    53.495    
                         clock uncertainty           -0.035    53.459    
    SLICE_X261Y589       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.054    53.405    fpga_0/ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         53.405    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                 43.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Net Delay (Source):      1.555ns (routing 0.629ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.693ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.555     2.163    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X266Y591       SRLC32E                                      r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X266Y591       SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.308 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, unplaced)         0.000     2.308    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X266Y591       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.789     2.735    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X266Y591       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism             -0.564     2.172    
    SLICE_X266Y591       SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     2.295    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Net Delay (Source):      1.555ns (routing 0.629ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.693ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.555     2.163    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X266Y591       SRLC32E                                      r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X266Y591       SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.308 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, unplaced)         0.000     2.308    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X266Y591       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.789     2.735    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X266Y591       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism             -0.564     2.172    
    SLICE_X266Y591       SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     2.295    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Net Delay (Source):      1.560ns (routing 0.629ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.693ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.560     2.168    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X266Y594       SRLC32E                                      r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X266Y594       SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.313 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, unplaced)         0.000     2.313    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X266Y594       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.798     2.744    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X266Y594       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism             -0.568     2.177    
    SLICE_X266Y594       SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     2.300    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Net Delay (Source):      1.560ns (routing 0.629ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.693ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.560     2.168    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X266Y594       SRLC32E                                      r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X266Y594       SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.313 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, unplaced)         0.000     2.313    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X266Y594       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.798     2.744    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X266Y594       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism             -0.568     2.177    
    SLICE_X266Y594       SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     2.300    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Net Delay (Source):      1.560ns (routing 0.629ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.693ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.560     2.168    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X266Y596       SRLC32E                                      r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X266Y596       SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.313 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, unplaced)         0.000     2.313    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X266Y596       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.798     2.744    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X266Y596       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism             -0.568     2.177    
    SLICE_X266Y596       SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     2.300    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Net Delay (Source):      1.560ns (routing 0.629ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.693ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.560     2.168    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X266Y596       SRLC32E                                      r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X266Y596       SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.313 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, unplaced)         0.000     2.313    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X266Y596       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.798     2.744    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X266Y596       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism             -0.568     2.177    
    SLICE_X266Y596       SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     2.300    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Net Delay (Source):      1.548ns (routing 0.629ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.693ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.548     2.156    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X266Y597       SRLC32E                                      r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X266Y597       SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.301 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, unplaced)         0.000     2.301    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X266Y597       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.775     2.721    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X266Y597       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism             -0.557     2.165    
    SLICE_X266Y597       SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     2.288    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Net Delay (Source):      1.548ns (routing 0.629ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.693ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.548     2.156    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X266Y597       SRLC32E                                      r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X266Y597       SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.301 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, unplaced)         0.000     2.301    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X266Y597       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.775     2.721    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X266Y597       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism             -0.557     2.165    
    SLICE_X266Y597       SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     2.288    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      1.549ns (routing 0.629ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.693ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.549     2.157    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X266Y599       SRLC32E                                      r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X266Y599       SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.302 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, unplaced)         0.000     2.302    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X266Y599       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.775     2.721    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X266Y599       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism             -0.556     2.166    
    SLICE_X266Y599       SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     2.289    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Net Delay (Source):      1.549ns (routing 0.629ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.693ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.549     2.157    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X266Y599       SRLC32E                                      r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X266Y599       SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.302 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, unplaced)         0.000     2.302    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X266Y599       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.775     2.721    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X266Y599       SRL16E                                       r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism             -0.556     2.166    
    SLICE_X266Y599       SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     2.289    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 24.000 }
Period(ns):         48.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            2.174         48.000      45.826     RAMB18_X8Y236    fpga_0/ila_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.587         48.000      46.413     BUFGCE_X0Y146    vio_inst_i_1/I
Min Period        n/a     RAMD32/CLK          n/a            1.582         48.000      46.418     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.582         48.000      46.418     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.582         48.000      46.418     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.582         48.000      46.418     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.582         48.000      46.418     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.582         48.000      46.418     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.582         48.000      46.418     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.582         48.000      46.418     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1   n/a            12.000        24.000      12.000     MMCME3_ADV_X0Y6  fpga_0/i_pll_user_clk/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1   n/a            12.000        24.000      12.000     MMCME3_ADV_X0Y6  fpga_0/i_pll_user_clk/CLKIN1
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            1.086         24.000      22.914     RAMB18_X8Y236    fpga_0/ila_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            1.086         24.000      22.914     RAMB18_X8Y236    fpga_0/ila_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.791         24.000      23.209     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.791         24.000      23.209     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.791         24.000      23.209     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.791         24.000      23.209     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.791         24.000      23.209     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.791         24.000      23.209     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    MMCME3_ADV/CLKIN1   n/a            12.000        24.000      12.000     MMCME3_ADV_X0Y6  fpga_0/i_pll_user_clk/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1   n/a            12.000        24.000      12.000     MMCME3_ADV_X0Y6  fpga_0/i_pll_user_clk/CLKIN1
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            1.086         24.000      22.914     RAMB18_X8Y236    fpga_0/ila_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            1.086         24.000      22.914     RAMB18_X8Y236    fpga_0/ila_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.791         24.000      23.209     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.791         24.000      23.209     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.791         24.000      23.209     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.791         24.000      23.209     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.791         24.000      23.209     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.791         24.000      23.209     SLICE_X272Y590   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core_prebufg
  To Clock:  clk_core_prebufg

Setup :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       22.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 fpga_0/data_tx_dd_reg[576]/C
                            (rising edge-triggered cell FDRE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/transmission_error_detected_d_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.271ns  (logic 1.102ns (33.690%)  route 2.169ns (66.310%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X304Y771                                    0.000     0.000 r  fpga_0/data_tx_dd_reg[576]/C
    SLICE_X304Y771       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     0.140 r  fpga_0/data_tx_dd_reg[576]/Q
                         net (fo=1, routed)           0.731     0.871    fpga_0/data_tx_dd[576]
    SLICE_X306Y772       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.051     0.922 r  fpga_0/transmission_error_detected_d[1]_i_257/O
                         net (fo=1, routed)           0.000     0.922    fpga_0/transmission_error_detected_d[1]_i_257_n_0
    SLICE_X306Y772       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.438     1.360 r  fpga_0/transmission_error_detected_d_reg[1]_i_207/CO[7]
                         net (fo=1, routed)           0.030     1.390    fpga_0/transmission_error_detected_d_reg[1]_i_207_n_0
    SLICE_X306Y773       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.418 r  fpga_0/transmission_error_detected_d_reg[1]_i_162/CO[7]
                         net (fo=1, routed)           0.030     1.448    fpga_0/transmission_error_detected_d_reg[1]_i_162_n_0
    SLICE_X306Y774       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.476 r  fpga_0/transmission_error_detected_d_reg[1]_i_117/CO[7]
                         net (fo=1, routed)           0.030     1.506    fpga_0/transmission_error_detected_d_reg[1]_i_117_n_0
    SLICE_X306Y775       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.534 r  fpga_0/transmission_error_detected_d_reg[1]_i_72/CO[7]
                         net (fo=1, routed)           0.030     1.564    fpga_0/transmission_error_detected_d_reg[1]_i_72_n_0
    SLICE_X306Y776       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.592 r  fpga_0/transmission_error_detected_d_reg[1]_i_27/CO[7]
                         net (fo=1, routed)           0.030     1.622    fpga_0/transmission_error_detected_d_reg[1]_i_27_n_0
    SLICE_X306Y777       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.038     1.660 r  fpga_0/transmission_error_detected_d_reg[1]_i_6/CO[7]
                         net (fo=1, routed)           1.166     2.826    fpga_0/transmission_error_detected_d_reg[1]_i_6_n_0
    SLICE_X303Y713       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.171     2.997 r  fpga_0/transmission_error_detected_d[1]_i_2/O
                         net (fo=2, routed)           0.087     3.084    fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/i_cdc_3ff_checksum_diff/transmission_error_detected_d_reg[1]
    SLICE_X303Y713       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.236 r  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/i_cdc_3ff_checksum_diff/transmission_error_detected_d[1]_i_1/O
                         net (fo=1, routed)           0.035     3.271    fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx_n_0
    SLICE_X303Y713       FDCE                                         r  fpga_0/transmission_error_detected_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X303Y713       FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.063     4.063    fpga_0/transmission_error_detected_d_reg[1]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 fpga_0/data_tx_dd_reg[576]/C
                            (rising edge-triggered cell FDRE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/transmission_error_detected_d_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        3.255ns  (logic 1.001ns (30.753%)  route 2.254ns (69.247%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT6=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X304Y771                                    0.000     0.000 r  fpga_0/data_tx_dd_reg[576]/C
    SLICE_X304Y771       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     0.140 r  fpga_0/data_tx_dd_reg[576]/Q
                         net (fo=1, routed)           0.731     0.871    fpga_0/data_tx_dd[576]
    SLICE_X306Y772       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.051     0.922 r  fpga_0/transmission_error_detected_d[1]_i_257/O
                         net (fo=1, routed)           0.000     0.922    fpga_0/transmission_error_detected_d[1]_i_257_n_0
    SLICE_X306Y772       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.438     1.360 r  fpga_0/transmission_error_detected_d_reg[1]_i_207/CO[7]
                         net (fo=1, routed)           0.030     1.390    fpga_0/transmission_error_detected_d_reg[1]_i_207_n_0
    SLICE_X306Y773       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.418 r  fpga_0/transmission_error_detected_d_reg[1]_i_162/CO[7]
                         net (fo=1, routed)           0.030     1.448    fpga_0/transmission_error_detected_d_reg[1]_i_162_n_0
    SLICE_X306Y774       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.476 r  fpga_0/transmission_error_detected_d_reg[1]_i_117/CO[7]
                         net (fo=1, routed)           0.030     1.506    fpga_0/transmission_error_detected_d_reg[1]_i_117_n_0
    SLICE_X306Y775       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.534 r  fpga_0/transmission_error_detected_d_reg[1]_i_72/CO[7]
                         net (fo=1, routed)           0.030     1.564    fpga_0/transmission_error_detected_d_reg[1]_i_72_n_0
    SLICE_X306Y776       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.592 r  fpga_0/transmission_error_detected_d_reg[1]_i_27/CO[7]
                         net (fo=1, routed)           0.030     1.622    fpga_0/transmission_error_detected_d_reg[1]_i_27_n_0
    SLICE_X306Y777       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.038     1.660 r  fpga_0/transmission_error_detected_d_reg[1]_i_6/CO[7]
                         net (fo=1, routed)           1.166     2.826    fpga_0/transmission_error_detected_d_reg[1]_i_6_n_0
    SLICE_X303Y713       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.171     2.997 r  fpga_0/transmission_error_detected_d[1]_i_2/O
                         net (fo=2, routed)           0.177     3.174    fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/i_cdc_3ff_checksum_diff/transmission_error_detected_d_reg[0]
    SLICE_X303Y711       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.051     3.225 r  fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/i_cdc_3ff_checksum_diff/transmission_error_detected_d[0]_i_1/O
                         net (fo=1, routed)           0.030     3.255    fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx_n_0
    SLICE_X303Y711       FDCE                                         r  fpga_0/transmission_error_detected_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X303Y711       FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.064     4.064    fpga_0/transmission_error_detected_d_reg[0]
  -------------------------------------------------------------------
                         required time                          4.064    
                         arrival time                          -3.255    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 fpga_0/data_tx_d_reg[67]/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_dd_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.860ns  (logic 0.139ns (7.473%)  route 1.721ns (92.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y678                                    0.000     0.000 r  fpga_0/data_tx_d_reg[67]/C
    SLICE_X300Y678       FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     0.139 r  fpga_0/data_tx_d_reg[67]/Q
                         net (fo=2, routed)           1.721     1.860    fpga_0/data_tx_d_reg_n_0_[67]
    SLICE_X299Y678       FDRE                                         r  fpga_0/data_tx_dd_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X299Y678       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.063     4.063    fpga_0/data_tx_dd_reg[67]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 fpga_0/data_tx_d_reg[439]/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_dd_reg[439]/D
                            (rising edge-triggered cell FDRE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.767ns  (logic 0.138ns (7.810%)  route 1.629ns (92.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y741                                    0.000     0.000 r  fpga_0/data_tx_d_reg[439]/C
    SLICE_X299Y741       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     0.138 r  fpga_0/data_tx_d_reg[439]/Q
                         net (fo=2, routed)           1.629     1.767    fpga_0/data_tx_internal[1]_0[79]
    SLICE_X299Y742       FDRE                                         r  fpga_0/data_tx_dd_reg[439]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X299Y742       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.065     4.065    fpga_0/data_tx_dd_reg[439]
  -------------------------------------------------------------------
                         required time                          4.065    
                         arrival time                          -1.767    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 fpga_0/data_tx_d_reg[405]/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_dd_reg[405]/D
                            (rising edge-triggered cell FDRE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.721ns  (logic 0.137ns (7.960%)  route 1.584ns (92.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y727                                    0.000     0.000 r  fpga_0/data_tx_d_reg[405]/C
    SLICE_X299Y727       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.137     0.137 r  fpga_0/data_tx_d_reg[405]/Q
                         net (fo=2, routed)           1.584     1.721    fpga_0/data_tx_internal[1]_0[45]
    SLICE_X299Y726       FDRE                                         r  fpga_0/data_tx_dd_reg[405]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X299Y726       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.064     4.064    fpga_0/data_tx_dd_reg[405]
  -------------------------------------------------------------------
                         required time                          4.064    
                         arrival time                          -1.721    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 fpga_0/data_tx_d_reg[432]/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_dd_reg[432]/D
                            (rising edge-triggered cell FDRE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.687ns  (logic 0.137ns (8.121%)  route 1.550ns (91.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y741                                    0.000     0.000 r  fpga_0/data_tx_d_reg[432]/C
    SLICE_X298Y741       FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.137     0.137 r  fpga_0/data_tx_d_reg[432]/Q
                         net (fo=2, routed)           1.550     1.687    fpga_0/data_tx_internal[1]_0[72]
    SLICE_X298Y741       FDRE                                         r  fpga_0/data_tx_dd_reg[432]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X298Y741       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.063     4.063    fpga_0/data_tx_dd_reg[432]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 fpga_0/data_tx_d_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_dd_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.300ns  (logic 0.139ns (10.692%)  route 1.161ns (89.308%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y671                                    0.000     0.000 r  fpga_0/data_tx_d_reg[11]/C
    SLICE_X300Y671       FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     0.139 r  fpga_0/data_tx_d_reg[11]/Q
                         net (fo=2, routed)           1.161     1.300    fpga_0/data_tx_d_reg_n_0_[11]
    SLICE_X306Y671       FDRE                                         r  fpga_0/data_tx_dd_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X306Y671       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.065     4.065    fpga_0/data_tx_dd_reg[11]
  -------------------------------------------------------------------
                         required time                          4.065    
                         arrival time                          -1.300    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 fpga_0/data_tx_d_reg[347]/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_dd_reg[347]/D
                            (rising edge-triggered cell FDRE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.213ns  (logic 0.137ns (11.294%)  route 1.076ns (88.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y695                                    0.000     0.000 r  fpga_0/data_tx_d_reg[347]/C
    SLICE_X297Y695       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.137     0.137 r  fpga_0/data_tx_d_reg[347]/Q
                         net (fo=2, routed)           1.076     1.213    fpga_0/data_tx_d_reg_n_0_[347]
    SLICE_X303Y711       FDRE                                         r  fpga_0/data_tx_dd_reg[347]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X303Y711       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.063     4.063    fpga_0/data_tx_dd_reg[347]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 fpga_0/data_tx_d_reg[329]/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_dd_reg[329]/D
                            (rising edge-triggered cell FDRE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.211ns  (logic 0.138ns (11.396%)  route 1.073ns (88.604%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y702                                    0.000     0.000 r  fpga_0/data_tx_d_reg[329]/C
    SLICE_X298Y702       FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.138     0.138 r  fpga_0/data_tx_d_reg[329]/Q
                         net (fo=2, routed)           1.073     1.211    fpga_0/data_tx_d_reg_n_0_[329]
    SLICE_X300Y714       FDRE                                         r  fpga_0/data_tx_dd_reg[329]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X300Y714       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.062     4.062    fpga_0/data_tx_dd_reg[329]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 fpga_0/data_tx_d_reg[310]/C
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_dd_reg[310]/D
                            (rising edge-triggered cell FDRE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.171ns  (logic 0.139ns (11.870%)  route 1.032ns (88.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y705                                    0.000     0.000 r  fpga_0/data_tx_d_reg[310]/C
    SLICE_X299Y705       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     0.139 r  fpga_0/data_tx_d_reg[310]/Q
                         net (fo=2, routed)           1.032     1.171    fpga_0/data_tx_d_reg_n_0_[310]
    SLICE_X303Y717       FDRE                                         r  fpga_0/data_tx_dd_reg[310]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X303Y717       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.064     4.064    fpga_0/data_tx_dd_reg[310]
  -------------------------------------------------------------------
                         required time                          4.064    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                  2.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 fpga_0/data_tx_reg[236]/C
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_reg[237]/D
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Net Delay (Source):      2.006ns (routing 0.768ns, distribution 1.238ns)
  Clock Net Delay (Destination): 2.312ns (routing 0.845ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.006     1.976    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X304Y714       FDCE                                         r  fpga_0/data_tx_reg[236]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X304Y714       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.024 r  fpga_0/data_tx_reg[236]/Q
                         net (fo=2, routed)           0.133     2.157    fpga_0/data_tx[236]
    SLICE_X305Y713       FDPE                                         r  fpga_0/data_tx_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.312     2.849    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X305Y713       FDPE                                         r  fpga_0/data_tx_reg[237]/C
                         clock pessimism             -0.777     2.073    
    SLICE_X305Y713       FDPE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     2.129    fpga_0/data_tx_reg[237]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 fpga_0/data_tx_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.103%)  route 0.097ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      1.985ns (routing 0.768ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.282ns (routing 0.845ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.985     1.955    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X300Y672       FDCE                                         r  fpga_0/data_tx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y672       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.003 r  fpga_0/data_tx_reg[6]/Q
                         net (fo=2, routed)           0.097     2.100    fpga_0/data_tx[6]
    SLICE_X300Y671       FDPE                                         r  fpga_0/data_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.282     2.819    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X300Y671       FDPE                                         r  fpga_0/data_tx_reg[7]/C
                         clock pessimism             -0.811     2.008    
    SLICE_X300Y671       FDPE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.064    fpga_0/data_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 fpga_0/data_tx_reg[198]/C
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_reg[199]/D
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Net Delay (Source):      2.010ns (routing 0.768ns, distribution 1.242ns)
  Clock Net Delay (Destination): 2.303ns (routing 0.845ns, distribution 1.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.010     1.980    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X307Y708       FDCE                                         r  fpga_0/data_tx_reg[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X307Y708       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.028 r  fpga_0/data_tx_reg[198]/Q
                         net (fo=2, routed)           0.128     2.156    fpga_0/data_tx[198]
    SLICE_X305Y709       FDCE                                         r  fpga_0/data_tx_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.303     2.840    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X305Y709       FDCE                                         r  fpga_0/data_tx_reg[199]/C
                         clock pessimism             -0.777     2.064    
    SLICE_X305Y709       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     2.120    fpga_0/data_tx_reg[199]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 fpga_0/data_tx_reg[213]/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_reg[214]/D
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.048ns (30.380%)  route 0.110ns (69.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Net Delay (Source):      1.988ns (routing 0.768ns, distribution 1.220ns)
  Clock Net Delay (Destination): 2.263ns (routing 0.845ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.988     1.958    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X301Y716       FDPE                                         r  fpga_0/data_tx_reg[213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X301Y716       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.006 r  fpga_0/data_tx_reg[213]/Q
                         net (fo=2, routed)           0.110     2.116    fpga_0/data_tx[213]
    SLICE_X299Y717       FDCE                                         r  fpga_0/data_tx_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.263     2.800    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X299Y717       FDCE                                         r  fpga_0/data_tx_reg[214]/C
                         clock pessimism             -0.777     2.023    
    SLICE_X299Y717       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.079    fpga_0/data_tx_reg[214]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.049ns (29.518%)  route 0.117ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Net Delay (Source):      1.813ns (routing 0.768ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.087ns (routing 0.845ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.813     1.783    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/probeDelay1_reg[9]
    SLICE_X264Y597       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X264Y597       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.832 r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]/Q
                         net (fo=10, routed)          0.117     1.949    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/Q[5]
    SLICE_X266Y597       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.087     2.624    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]_0
    SLICE_X266Y597       FDRE                                         r  fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism             -0.769     1.855    
    SLICE_X266Y597       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     1.911    fpga_0/ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fpga_0/data_tx_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_d_reg[106]/D
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.048ns (25.532%)  route 0.140ns (74.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Net Delay (Source):      1.980ns (routing 0.768ns, distribution 1.212ns)
  Clock Net Delay (Destination): 2.283ns (routing 0.845ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.980     1.950    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X298Y673       FDCE                                         r  fpga_0/data_tx_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y673       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.998 r  fpga_0/data_tx_reg[106]/Q
                         net (fo=2, routed)           0.140     2.138    fpga_0/data_tx[106]
    SLICE_X300Y673       FDCE                                         r  fpga_0/data_tx_d_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.283     2.820    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X300Y673       FDCE                                         r  fpga_0/data_tx_d_reg[106]/C
                         clock pessimism             -0.777     2.043    
    SLICE_X300Y673       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.099    fpga_0/data_tx_d_reg[106]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fpga_0/data_tx_reg[672]/C
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_d_reg[672]/D
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.048ns (25.532%)  route 0.140ns (74.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.772ns
  Clock Net Delay (Source):      1.996ns (routing 0.768ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.292ns (routing 0.845ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.996     1.966    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X299Y768       FDCE                                         r  fpga_0/data_tx_reg[672]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y768       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.014 r  fpga_0/data_tx_reg[672]/Q
                         net (fo=2, routed)           0.140     2.154    fpga_0/data_tx[672]
    SLICE_X300Y769       FDCE                                         r  fpga_0/data_tx_d_reg[672]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.292     2.829    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X300Y769       FDCE                                         r  fpga_0/data_tx_d_reg[672]/C
                         clock pessimism             -0.772     2.057    
    SLICE_X300Y769       FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.113    fpga_0/data_tx_d_reg[672]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fpga_0/data_tx_reg[345]/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_d_reg[345]/D
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.778ns
  Clock Net Delay (Source):      1.964ns (routing 0.768ns, distribution 1.196ns)
  Clock Net Delay (Destination): 2.264ns (routing 0.845ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.964     1.934    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y695       FDPE                                         r  fpga_0/data_tx_reg[345]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y695       FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.982 r  fpga_0/data_tx_reg[345]/Q
                         net (fo=2, routed)           0.139     2.121    fpga_0/data_tx[345]
    SLICE_X298Y695       FDPE                                         r  fpga_0/data_tx_d_reg[345]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.264     2.801    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X298Y695       FDPE                                         r  fpga_0/data_tx_d_reg[345]/C
                         clock pessimism             -0.778     2.024    
    SLICE_X298Y695       FDPE (Hold_GFF_SLICEM_C_D)
                                                      0.056     2.080    fpga_0/data_tx_d_reg[345]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fpga_0/data_tx_reg[471]/C
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_reg[472]/D
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.049ns (34.028%)  route 0.095ns (65.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Net Delay (Source):      1.991ns (routing 0.768ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.276ns (routing 0.845ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.991     1.961    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X299Y736       FDCE                                         r  fpga_0/data_tx_reg[471]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y736       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.010 r  fpga_0/data_tx_reg[471]/Q
                         net (fo=2, routed)           0.095     2.105    fpga_0/data_tx[471]
    SLICE_X299Y737       FDCE                                         r  fpga_0/data_tx_reg[472]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.276     2.813    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X299Y737       FDCE                                         r  fpga_0/data_tx_reg[472]/C
                         clock pessimism             -0.806     2.008    
    SLICE_X299Y737       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     2.064    fpga_0/data_tx_reg[472]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fpga_0/data_tx_reg[227]/C
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_reg[228]/D
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.048ns (24.242%)  route 0.150ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.777ns
  Clock Net Delay (Source):      1.998ns (routing 0.768ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.308ns (routing 0.845ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.998     1.968    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X302Y712       FDCE                                         r  fpga_0/data_tx_reg[227]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X302Y712       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.016 r  fpga_0/data_tx_reg[227]/Q
                         net (fo=2, routed)           0.150     2.166    fpga_0/data_tx[227]
    SLICE_X307Y713       FDCE                                         r  fpga_0/data_tx_reg[228]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.308     2.845    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X307Y713       FDCE                                         r  fpga_0/data_tx_reg[228]/C
                         clock pessimism             -0.777     2.069    
    SLICE_X307Y713       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     2.125    fpga_0/data_tx_reg[228]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core_prebufg
Waveform(ns):       { 0.000 24.000 }
Period(ns):         48.000
Sources:            { fpga_0/i_pll_user_clk/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            2.174         48.000      45.826     RAMB18_X8Y236    fpga_0/ila_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.587         48.000      46.413     BUFGCE_X0Y158    fpga_0/i_bufg_core/I
Min Period        n/a     SRL16E/CLK          n/a            1.356         48.000      46.644     SLICE_X266Y587   fpga_0/ila_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.356         48.000      46.644     SLICE_X266Y587   fpga_0/ila_inst/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.250         48.000      46.750     MMCME3_ADV_X0Y6  fpga_0/i_pll_user_clk/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         48.000      47.450     SLICE_X305Y776   fpga_0/data_rx_d_reg[663]/C
Min Period        n/a     FDPE/C              n/a            0.550         48.000      47.450     SLICE_X304Y775   fpga_0/data_rx_d_reg[664]/C
Min Period        n/a     FDCE/C              n/a            0.550         48.000      47.450     SLICE_X304Y776   fpga_0/data_rx_d_reg[665]/C
Min Period        n/a     FDPE/C              n/a            0.550         48.000      47.450     SLICE_X305Y776   fpga_0/data_rx_d_reg[666]/C
Min Period        n/a     FDPE/C              n/a            0.550         48.000      47.450     SLICE_X305Y776   fpga_0/data_rx_d_reg[667]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            1.086         24.000      22.914     RAMB18_X8Y236    fpga_0/ila_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            1.086         24.000      22.914     RAMB18_X8Y236    fpga_0/ila_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.678         24.000      23.322     SLICE_X266Y587   fpga_0/ila_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.678         24.000      23.322     SLICE_X266Y587   fpga_0/ila_inst/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.678         24.000      23.322     SLICE_X266Y587   fpga_0/ila_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.678         24.000      23.322     SLICE_X266Y587   fpga_0/ila_inst/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.275         24.000      23.725     SLICE_X304Y777   fpga_0/data_rx_d_reg[676]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         24.000      23.725     SLICE_X304Y777   fpga_0/data_rx_d_reg[677]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         24.000      23.725     SLICE_X304Y777   fpga_0/data_rx_d_reg[678]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         24.000      23.725     SLICE_X299Y737   fpga_0/data_tx_reg[473]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            1.086         24.000      22.914     RAMB18_X8Y236    fpga_0/ila_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            1.086         24.000      22.914     RAMB18_X8Y236    fpga_0/ila_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.678         24.000      23.322     SLICE_X266Y587   fpga_0/ila_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.678         24.000      23.322     SLICE_X266Y587   fpga_0/ila_inst/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.678         24.000      23.322     SLICE_X266Y587   fpga_0/ila_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.678         24.000      23.322     SLICE_X266Y587   fpga_0/ila_inst/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Fast    FDPE/C              n/a            0.275         24.000      23.725     SLICE_X307Y776   fpga_0/data_rx_d_reg[668]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         24.000      23.725     SLICE_X307Y776   fpga_0/data_rx_d_reg[669]/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         24.000      23.725     SLICE_X307Y776   fpga_0/data_rx_d_reg[670]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         24.000      23.725     SLICE_X307Y776   fpga_0/data_rx_d_reg[671]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_oserdes_2x_prebufg
  To Clock:  clk_oserdes_2x_prebufg

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           36  Failing Endpoints,  Worst Slack       -0.555ns,  Total Violation      -19.265ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_oserdes_2x_prebufg
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { fpga_0/i_pll_user_clk/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     BUFGCE_DIV/I        n/a               1.587         2.000       0.413      BUFGCE_DIV_X0Y24       fpga_0/i_bufg_oserdes_2x/I
Min Period        n/a     OSERDESE3/CLKDIV    n/a               1.369         2.000       0.631      BITSLICE_RX_TX_X1Y608  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/gen_source_synchronous_clock.i_oddr_clk_tx/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV    n/a               1.369         2.000       0.631      BITSLICE_RX_TX_X1Y639  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/gen_source_synchronous_clock.i_oddr_clk_tx/CLKDIV
Min Period        n/a     BUFGCE_DIV/I        n/a               1.250         2.000       0.750      BUFGCE_DIV_X0Y25       fpga_0/i_bufg_oserdes/I
Min Period        n/a     MMCME3_ADV/CLKOUT2  n/a               1.250         2.000       0.750      MMCME3_ADV_X0Y6        fpga_0/i_pll_user_clk/CLKOUT2
Min Period        n/a     OSERDESE3/CLK       n/a               0.417         2.000       1.583      BITSLICE_RX_TX_X1Y673  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.417         2.000       1.583      BITSLICE_RX_TX_X1Y671  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.417         2.000       1.583      BITSLICE_RX_TX_X1Y669  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.417         2.000       1.583      BITSLICE_RX_TX_X1Y667  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.417         2.000       1.583      BITSLICE_RX_TX_X1Y665  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[15].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a               0.616         1.000       0.384      BITSLICE_RX_TX_X1Y639  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/gen_source_synchronous_clock.i_oddr_clk_tx/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a               0.616         1.000       0.384      BITSLICE_RX_TX_X1Y608  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/gen_source_synchronous_clock.i_oddr_clk_tx/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a               0.616         1.000       0.384      BITSLICE_RX_TX_X1Y608  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/gen_source_synchronous_clock.i_oddr_clk_tx/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a               0.616         1.000       0.384      BITSLICE_RX_TX_X1Y639  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/gen_source_synchronous_clock.i_oddr_clk_tx/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.188         1.000       0.812      BITSLICE_RX_TX_X1Y663  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.188         1.000       0.812      BITSLICE_RX_TX_X1Y656  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.188         1.000       0.812      BITSLICE_RX_TX_X1Y634  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.188         1.000       0.812      BITSLICE_RX_TX_X1Y632  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.188         1.000       0.812      BITSLICE_RX_TX_X1Y637  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.188         1.000       0.812      BITSLICE_RX_TX_X1Y630  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a               0.616         1.000       0.384      BITSLICE_RX_TX_X1Y608  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/gen_source_synchronous_clock.i_oddr_clk_tx/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a               0.616         1.000       0.384      BITSLICE_RX_TX_X1Y608  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/gen_source_synchronous_clock.i_oddr_clk_tx/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a               0.616         1.000       0.384      BITSLICE_RX_TX_X1Y639  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/gen_source_synchronous_clock.i_oddr_clk_tx/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a               0.616         1.000       0.384      BITSLICE_RX_TX_X1Y639  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/gen_source_synchronous_clock.i_oddr_clk_tx/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.188         1.000       0.812      BITSLICE_RX_TX_X1Y673  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.188         1.000       0.812      BITSLICE_RX_TX_X1Y673  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.188         1.000       0.812      BITSLICE_RX_TX_X1Y671  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.188         1.000       0.812      BITSLICE_RX_TX_X1Y671  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.188         1.000       0.812      BITSLICE_RX_TX_X1Y669  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.188         1.000       0.812      BITSLICE_RX_TX_X1Y669  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.480         1.035       -0.555     BITSLICE_RX_TX_X1Y656  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.480         1.035       -0.555     BITSLICE_RX_TX_X1Y630  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.480         1.032       -0.552     BITSLICE_RX_TX_X1Y604  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[15].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.480         1.032       -0.552     BITSLICE_RX_TX_X1Y578  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.480         1.023       -0.543     BITSLICE_RX_TX_X1Y632  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.480         1.021       -0.541     BITSLICE_RX_TX_X1Y663  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.480         1.021       -0.541     BITSLICE_RX_TX_X1Y637  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.480         1.020       -0.540     BITSLICE_RX_TX_X1Y671  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.480         1.020       -0.540     BITSLICE_RX_TX_X1Y580  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[0].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.480         1.020       -0.540     BITSLICE_RX_TX_X1Y606  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_oserdes
  To Clock:  clk_oserdes

Setup :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].data_select_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.583ns (20.718%)  route 2.231ns (79.282%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 8.385 - 4.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    1.385ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.188ns (routing 3.417ns, distribution 1.771ns)
  Clock Net Delay (Destination): 4.362ns (routing 3.120ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.188     6.217    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y701       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].data_select_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y701       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.139     6.356 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].data_select_reg[1]_rep/Q
                         net (fo=7, routed)           0.387     6.743    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_11__15_0
    SLICE_X298Y701       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.225     6.968 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_15__15/O
                         net (fo=1, routed)           0.350     7.318    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_15__15_n_0
    SLICE_X298Y701       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.168     7.486 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_11__15/O
                         net (fo=2, routed)           0.377     7.863    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/data_tx_d_reg[336]
    SLICE_X297Y699       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.051     7.914 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__15/O
                         net (fo=1, routed)           1.117     9.031    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/io[16].oserdes_data[0]
    BITSLICE_RX_TX_X1Y606
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.362     8.385    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y606
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              1.385     9.770    
                         clock uncertainty           -0.098     9.672    
    BITSLICE_RX_TX_X1Y606
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.436     9.236    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          9.236    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].data_select_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.721ns (25.926%)  route 2.060ns (74.074%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.368ns = ( 8.368 - 4.000 ) 
    Source Clock Delay      (SCD):    6.219ns
    Clock Pessimism Removal (CPR):    1.386ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.190ns (routing 3.417ns, distribution 1.773ns)
  Clock Net Delay (Destination): 4.345ns (routing 3.120ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.190     6.219    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X299Y694       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].data_select_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y694       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.357 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].data_select_reg[1]_rep/Q
                         net (fo=7, routed)           0.294     6.651    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_11__16_0
    SLICE_X297Y695       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.218     6.869 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_15__16/O
                         net (fo=1, routed)           0.140     7.009    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_15__16_n_0
    SLICE_X297Y695       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     7.155 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_11__16/O
                         net (fo=2, routed)           0.246     7.401    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/data_tx_d_reg[356]
    SLICE_X297Y694       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.219     7.620 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__16/O
                         net (fo=1, routed)           1.380     9.000    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/io[17].oserdes_data[0]
    BITSLICE_RX_TX_X1Y602
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.345     8.368    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y602
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              1.386     9.753    
                         clock uncertainty           -0.098     9.655    
    BITSLICE_RX_TX_X1Y602
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.287     9.368    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          9.368    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].data_select_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.655ns (25.280%)  route 1.936ns (74.720%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 8.380 - 4.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    1.385ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.227ns (routing 3.417ns, distribution 1.810ns)
  Clock Net Delay (Destination): 4.357ns (routing 3.120ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.227     6.256    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y662       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].data_select_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y662       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     6.396 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].data_select_reg[7]/Q
                         net (fo=2, routed)           0.265     6.661    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/io[6].data_select_reg[2]_rep[7]
    SLICE_X298Y662       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.226     6.887 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/io[6].data_select[3]_i_2/O
                         net (fo=6, routed)           0.359     7.246    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/io[6].data_select_reg[4]
    SLICE_X297Y663       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.051     7.297 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_7__5/O
                         net (fo=4, routed)           0.248     7.545    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_7__5_n_0
    SLICE_X297Y663       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.238     7.783 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__5/O
                         net (fo=1, routed)           1.064     8.847    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/io[6].oserdes_data[0]
    BITSLICE_RX_TX_X1Y574
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.357     8.380    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y574
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              1.385     9.765    
                         clock uncertainty           -0.098     9.667    
    BITSLICE_RX_TX_X1Y574
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.438     9.229    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].data_select_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.784ns (30.411%)  route 1.794ns (69.589%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 8.357 - 4.000 ) 
    Source Clock Delay      (SCD):    6.235ns
    Clock Pessimism Removal (CPR):    1.386ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.206ns (routing 3.417ns, distribution 1.789ns)
  Clock Net Delay (Destination): 4.334ns (routing 3.120ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.206     6.235    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X299Y707       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].data_select_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y707       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     6.374 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].data_select_reg[6]/Q
                         net (fo=3, routed)           0.257     6.631    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/io[14].data_select_reg[2]_rep[6]
    SLICE_X299Y707       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.235     6.866 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/io[14].data_select[3]_i_2/O
                         net (fo=6, routed)           0.364     7.230    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/io[14].data_select_reg[7]
    SLICE_X299Y708       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.166     7.396 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_8__12/O
                         net (fo=4, routed)           0.193     7.589    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_8__12_n_0
    SLICE_X298Y708       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.244     7.833 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__13/O
                         net (fo=1, routed)           0.980     8.813    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/io[14].oserdes_data[0]
    BITSLICE_RX_TX_X1Y613
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.334     8.357    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y613
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              1.386     9.743    
                         clock uncertainty           -0.098     9.644    
    BITSLICE_RX_TX_X1Y613
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.438     9.206    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].data_select_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.836ns (27.960%)  route 2.154ns (72.040%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 8.341 - 4.000 ) 
    Source Clock Delay      (SCD):    5.914ns
    Clock Pessimism Removal (CPR):    1.365ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.885ns (routing 3.417ns, distribution 1.468ns)
  Clock Net Delay (Destination): 4.318ns (routing 3.120ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.885     5.914    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X296Y710       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].data_select_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y710       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     6.052 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].data_select_reg[6]/Q
                         net (fo=3, routed)           0.264     6.316    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/io[13].data_select_reg[2]_rep[6]
    SLICE_X296Y710       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.243     6.559 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/io[13].data_select[3]_i_2/O
                         net (fo=6, routed)           0.737     7.296    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/io[13].data_select_reg[7]
    SLICE_X297Y710       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.218     7.514 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_7__12/O
                         net (fo=4, routed)           0.283     7.797    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_7__12_n_0
    SLICE_X297Y710       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.237     8.034 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__12/O
                         net (fo=1, routed)           0.870     8.904    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/io[13].oserdes_data[0]
    BITSLICE_RX_TX_X1Y615
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.318     8.341    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y615
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              1.365     9.705    
                         clock uncertainty           -0.098     9.607    
    BITSLICE_RX_TX_X1Y615
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.287     9.320    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          9.320    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].data_select_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[1]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.652ns (21.176%)  route 2.427ns (78.824%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 8.341 - 4.000 ) 
    Source Clock Delay      (SCD):    5.914ns
    Clock Pessimism Removal (CPR):    1.365ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.885ns (routing 3.417ns, distribution 1.468ns)
  Clock Net Delay (Destination): 4.318ns (routing 3.120ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.885     5.914    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X296Y710       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].data_select_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y710       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     6.052 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].data_select_reg[6]/Q
                         net (fo=3, routed)           0.264     6.316    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/io[13].data_select_reg[2]_rep[6]
    SLICE_X296Y710       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.243     6.559 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/io[13].data_select[3]_i_2/O
                         net (fo=6, routed)           0.805     7.364    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/io[13].data_select_reg[7]
    SLICE_X297Y710       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.218     7.582 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_5__12/O
                         net (fo=4, routed)           0.295     7.877    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_5__12_n_0
    SLICE_X297Y710       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.053     7.930 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_3__12/O
                         net (fo=1, routed)           1.063     8.993    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/io[13].oserdes_data[1]
    BITSLICE_RX_TX_X1Y615
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.318     8.341    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y615
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              1.365     9.705    
                         clock uncertainty           -0.098     9.607    
    BITSLICE_RX_TX_X1Y615
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[1])
                                                     -0.189     9.418    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].data_select_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.659ns (25.201%)  route 1.956ns (74.799%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 8.388 - 4.000 ) 
    Source Clock Delay      (SCD):    6.271ns
    Clock Pessimism Removal (CPR):    1.389ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.242ns (routing 3.417ns, distribution 1.825ns)
  Clock Net Delay (Destination): 4.365ns (routing 3.120ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.242     6.271    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y764       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].data_select_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y764       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     6.411 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].data_select_reg[7]/Q
                         net (fo=2, routed)           0.271     6.682    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/io[16].data_select_reg[2]_rep[7]
    SLICE_X298Y764       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.226     6.908 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/io[16].data_select[3]_i_2__0/O
                         net (fo=6, routed)           0.415     7.323    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/io[16].data_select_reg[7]
    SLICE_X297Y767       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.146     7.469 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_8__31/O
                         net (fo=4, routed)           0.173     7.642    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_8__31_n_0
    SLICE_X297Y766       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     7.789 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__33/O
                         net (fo=1, routed)           1.097     8.886    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/io[16].oserdes_data[0]
    BITSLICE_RX_TX_X1Y663
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.365     8.388    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y663
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              1.389     9.777    
                         clock uncertainty           -0.098     9.678    
    BITSLICE_RX_TX_X1Y663
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.348     9.330    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].data_select_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.681ns (25.401%)  route 2.000ns (74.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 8.405 - 4.000 ) 
    Source Clock Delay      (SCD):    6.264ns
    Clock Pessimism Removal (CPR):    1.389ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.235ns (routing 3.417ns, distribution 1.818ns)
  Clock Net Delay (Destination): 4.382ns (routing 3.120ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.235     6.264    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y758       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].data_select_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y758       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.138     6.402 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].data_select_reg[6]/Q
                         net (fo=4, routed)           0.395     6.797    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/io[17].data_select_reg[2]_rep[6]
    SLICE_X298Y758       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.170     6.967 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/io[17].data_select[3]_i_2__0/O
                         net (fo=5, routed)           0.272     7.239    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/io[17].data_select_reg[4]
    SLICE_X298Y758       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.226     7.465 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_8__32/O
                         net (fo=4, routed)           0.256     7.721    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_8__32_n_0
    SLICE_X297Y758       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.147     7.868 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__34/O
                         net (fo=1, routed)           1.077     8.945    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/io[17].oserdes_data[0]
    BITSLICE_RX_TX_X1Y656
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.382     8.405    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y656
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              1.389     9.793    
                         clock uncertainty           -0.098     9.695    
    BITSLICE_RX_TX_X1Y656
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.298     9.397    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].data_select_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.646ns (24.971%)  route 1.941ns (75.029%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 8.407 - 4.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    1.304ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.193ns (routing 3.417ns, distribution 1.776ns)
  Clock Net Delay (Destination): 4.384ns (routing 3.120ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.193     6.222    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X299Y719       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].data_select_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y719       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     6.362 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].data_select_reg[7]/Q
                         net (fo=2, routed)           0.304     6.666    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].i_dnlvds_pinmux_tx_oserdes/io[8].data_select_reg[2]_rep[7]
    SLICE_X299Y719       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.221     6.887 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].i_dnlvds_pinmux_tx_oserdes/io[8].data_select[3]_i_2__0/O
                         net (fo=6, routed)           0.348     7.235    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].i_dnlvds_pinmux_tx_oserdes/io[8].data_select_reg[4]
    SLICE_X297Y720       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     7.285 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_8__23/O
                         net (fo=4, routed)           0.380     7.665    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_8__23_n_0
    SLICE_X297Y720       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.235     7.900 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__25/O
                         net (fo=1, routed)           0.909     8.809    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].i_dnlvds_pinmux_tx_oserdes/io[8].oserdes_data[0]
    BITSLICE_RX_TX_X1Y624
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.384     8.407    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y624
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              1.304     9.710    
                         clock uncertainty           -0.098     9.612    
    BITSLICE_RX_TX_X1Y624
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.348     9.264    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          9.264    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].data_select_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.582ns (23.261%)  route 1.920ns (76.739%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 8.372 - 4.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    1.386ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.225ns (routing 3.417ns, distribution 1.808ns)
  Clock Net Delay (Destination): 4.349ns (routing 3.120ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.225     6.254    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X299Y715       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].data_select_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y715       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     6.394 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].data_select_reg[7]/Q
                         net (fo=2, routed)           0.346     6.740    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/io[11].data_select_reg[2]_rep[7]
    SLICE_X299Y715       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.051     6.791 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/io[11].data_select[3]_i_2/O
                         net (fo=6, routed)           0.383     7.174    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/io[11].data_select_reg[4]
    SLICE_X298Y715       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.173     7.347 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_7__10/O
                         net (fo=4, routed)           0.308     7.655    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_7__10_n_0
    SLICE_X297Y715       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.218     7.873 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__10/O
                         net (fo=1, routed)           0.883     8.756    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/io[11].oserdes_data[0]
    BITSLICE_RX_TX_X1Y619
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.349     8.372    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y619
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              1.386     9.758    
                         clock uncertainty           -0.098     9.659    
    BITSLICE_RX_TX_X1Y619
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.436     9.223    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  0.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].data_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].data_select_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.064ns (40.000%)  route 0.096ns (60.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Net Delay (Source):      2.059ns (routing 1.401ns, distribution 0.658ns)
  Clock Net Delay (Destination): 2.339ns (routing 1.545ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.059     2.023    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X297Y736       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].data_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y736       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.072 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].data_select_reg[1]/Q
                         net (fo=7, routed)           0.080     2.152    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].data_select[1]
    SLICE_X298Y736       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.015     2.167 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].data_select[3]_i_1__2/O
                         net (fo=1, routed)           0.016     2.183    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].data_select[3]_i_1__2_n_0
    SLICE_X298Y736       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].data_select_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.339     2.967    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y736       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].data_select_reg[3]/C
                         clock pessimism             -0.871     2.097    
    SLICE_X298Y736       FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.153    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].data_select_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.079ns (42.935%)  route 0.105ns (57.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Net Delay (Source):      2.061ns (routing 1.401ns, distribution 0.660ns)
  Clock Net Delay (Destination): 2.360ns (routing 1.545ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.061     2.025    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X297Y722       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y722       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.074 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[3]/Q
                         net (fo=9, routed)           0.089     2.163    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select[3]
    SLICE_X299Y722       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.030     2.193 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select[4]_i_1__2/O
                         net (fo=1, routed)           0.016     2.209    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select[4]_i_1__2_n_0
    SLICE_X299Y722       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.360     2.988    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X299Y722       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[4]/C
                         clock pessimism             -0.870     2.118    
    SLICE_X299Y722       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.174    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[8].data_select_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[8].data_select_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.402%)  route 0.095ns (54.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.867ns
  Clock Net Delay (Source):      2.043ns (routing 1.401ns, distribution 0.642ns)
  Clock Net Delay (Destination): 2.327ns (routing 1.545ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.043     2.007    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X297Y665       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[8].data_select_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y665       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.055 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[8].data_select_reg[6]/Q
                         net (fo=3, routed)           0.080     2.135    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[8].data_select[6]
    SLICE_X298Y665       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.031     2.166 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[8].data_select[7]_i_1__1/O
                         net (fo=1, routed)           0.015     2.181    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[8].data_select[7]_i_1__1_n_0
    SLICE_X298Y665       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[8].data_select_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.327     2.955    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y665       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[8].data_select_reg[7]/C
                         clock pessimism             -0.867     2.088    
    SLICE_X298Y665       FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.056     2.144    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[8].data_select_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.079ns (44.382%)  route 0.099ns (55.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Net Delay (Source):      2.060ns (routing 1.401ns, distribution 0.659ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.545ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.060     2.024    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X299Y763       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y763       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.073 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select_reg[3]/Q
                         net (fo=9, routed)           0.083     2.156    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select[3]
    SLICE_X300Y763       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.030     2.186 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select[4]_i_1__2/O
                         net (fo=1, routed)           0.016     2.202    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select[4]_i_1__2_n_0
    SLICE_X300Y763       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.347     2.975    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X300Y763       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select_reg[4]/C
                         clock pessimism             -0.870     2.105    
    SLICE_X300Y763       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.161    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.079ns (44.382%)  route 0.099ns (55.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Net Delay (Source):      2.060ns (routing 1.401ns, distribution 0.659ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.545ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.060     2.024    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X299Y763       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y763       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.073 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select_reg[3]/Q
                         net (fo=9, routed)           0.083     2.156    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select[3]
    SLICE_X300Y763       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     2.186 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select[5]_i_1__2/O
                         net (fo=1, routed)           0.016     2.202    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select[5]_i_1__2_n_0
    SLICE_X300Y763       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.347     2.975    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X300Y763       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select_reg[5]/C
                         clock pessimism             -0.870     2.105    
    SLICE_X300Y763       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.161    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].data_select_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].data_select_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].data_select_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.078ns (44.828%)  route 0.096ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Net Delay (Source):      2.065ns (routing 1.401ns, distribution 0.664ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.545ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.065     2.029    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y777       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].data_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y777       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.077 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].data_select_reg[3]/Q
                         net (fo=9, routed)           0.080     2.157    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].data_select[3]
    SLICE_X297Y777       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.030     2.187 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].data_select[4]_i_1__2/O
                         net (fo=1, routed)           0.016     2.203    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].data_select[4]_i_1__2_n_0
    SLICE_X297Y777       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].data_select_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.347     2.975    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X297Y777       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].data_select_reg[4]/C
                         clock pessimism             -0.870     2.105    
    SLICE_X297Y777       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.161    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].data_select_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[3].data_select_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[3].data_select_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.095ns (49.223%)  route 0.098ns (50.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.867ns
  Clock Net Delay (Source):      2.031ns (routing 1.401ns, distribution 0.630ns)
  Clock Net Delay (Destination): 2.328ns (routing 1.545ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.031     1.995    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X297Y678       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[3].data_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y678       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.044 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[3].data_select_reg[2]/Q
                         net (fo=7, routed)           0.082     2.126    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[3].data_select[2]
    SLICE_X298Y678       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.046     2.172 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[3].data_select[4]_i_1__1/O
                         net (fo=1, routed)           0.016     2.188    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[3].data_select[4]_i_1__1_n_0
    SLICE_X298Y678       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[3].data_select_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.328     2.956    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y678       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[3].data_select_reg[4]/C
                         clock pessimism             -0.867     2.089    
    SLICE_X298Y678       FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.145    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[3].data_select_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[9].data_select_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[9].data_select_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.079ns (43.889%)  route 0.101ns (56.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.867ns
  Clock Net Delay (Source):      2.040ns (routing 1.401ns, distribution 0.639ns)
  Clock Net Delay (Destination): 2.322ns (routing 1.545ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.040     2.004    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X297Y705       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[9].data_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y705       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.052 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[9].data_select_reg[3]/Q
                         net (fo=9, routed)           0.085     2.137    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[9].data_select[3]
    SLICE_X298Y705       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.031     2.168 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[9].data_select[4]_i_1__1/O
                         net (fo=1, routed)           0.016     2.184    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[9].data_select[4]_i_1__1_n_0
    SLICE_X298Y705       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[9].data_select_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.322     2.950    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y705       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[9].data_select_reg[4]/C
                         clock pessimism             -0.867     2.083    
    SLICE_X298Y705       FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.139    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[9].data_select_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[6].data_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[6].data_select_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.915ns
  Clock Net Delay (Source):      2.073ns (routing 1.401ns, distribution 0.672ns)
  Clock Net Delay (Destination): 2.366ns (routing 1.545ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.073     2.037    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X299Y728       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[6].data_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y728       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.086 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[6].data_select_reg[0]/Q
                         net (fo=8, routed)           0.038     2.124    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[6].data_select[0]
    SLICE_X299Y728       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.045     2.169 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[6].data_select[3]_i_1__2/O
                         net (fo=1, routed)           0.012     2.181    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[6].data_select[3]_i_1__2_n_0
    SLICE_X299Y728       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[6].data_select_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.366     2.994    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X299Y728       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[6].data_select_reg[3]/C
                         clock pessimism             -0.915     2.079    
    SLICE_X299Y728       FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.135    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[6].data_select_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[5].data_select_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[5].data_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.935%)  route 0.054ns (35.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.901ns
  Clock Net Delay (Source):      2.044ns (routing 1.401ns, distribution 0.643ns)
  Clock Net Delay (Destination): 2.331ns (routing 1.545ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.044     2.008    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y671       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[5].data_select_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X298Y671       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.056 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[5].data_select_reg[0]_rep/Q
                         net (fo=7, routed)           0.042     2.098    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[5].data_select_reg[0]_rep_n_0
    SLICE_X298Y672       LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     2.150 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[5].data_select[1]_i_1__1/O
                         net (fo=2, routed)           0.012     2.162    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[5].data_select[1]_i_1__1_n_0
    SLICE_X298Y672       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[5].data_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.331     2.959    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y672       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[5].data_select_reg[1]/C
                         clock pessimism             -0.901     2.059    
    SLICE_X298Y672       FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056     2.115    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[5].data_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_oserdes
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { fpga_0/i_bufg_oserdes/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLKDIV  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X1Y673  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X1Y671  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X1Y669  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X1Y667  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X1Y665  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[15].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X1Y663  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X1Y656  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X1Y634  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X1Y632  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV  n/a            3.160         4.000       0.840      BITSLICE_RX_TX_X1Y641  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[3].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y665  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[15].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y667  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y663  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y634  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y641  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[3].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y637  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y624  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[8].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y660  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y619  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y617  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y673  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y669  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y632  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y643  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y628  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y580  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[0].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y580  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[0].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y621  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[10].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y606  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV  n/a            1.422         2.000       0.578      BITSLICE_RX_TX_X1Y606  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.550         0.500       1.050      BITSLICE_RX_TX_X1Y669  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[13].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.550         0.500       1.050      BITSLICE_RX_TX_X1Y643  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.550         0.497       1.053      BITSLICE_RX_TX_X1Y617  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.550         0.497       1.053      BITSLICE_RX_TX_X1Y591  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.550         0.496       1.054      BITSLICE_RX_TX_X1Y673  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[11].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.550         0.495       1.055      BITSLICE_RX_TX_X1Y634  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.550         0.495       1.055      BITSLICE_RX_TX_X1Y660  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[9].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.550         0.493       1.057      BITSLICE_RX_TX_X1Y621  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[10].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.550         0.492       1.058      BITSLICE_RX_TX_X1Y582  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV  OSERDESE3/CLK  1.550         0.487       1.063      BITSLICE_RX_TX_X1Y626  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_fb_out
  To Clock:  pll_clk_fb_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       46.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_fb_out
Waveform(ns):       { 0.000 24.000 }
Period(ns):         48.000
Sources:            { fpga_0/i_pll_user_clk/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.587         48.000      46.413     BUFGCE_X0Y164    fpga_0/i_bufg_pll_fb/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.250         48.000      46.750     MMCME3_ADV_X0Y6  fpga_0/i_pll_user_clk/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.250         48.000      46.750     MMCME3_ADV_X0Y6  fpga_0/i_pll_user_clk/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.620ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.109ns (33.144%)  route 2.237ns (66.856%))
  Logic Levels:           5  (CARRY8=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 38.198 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.820ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     6.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.635     7.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X282Y575       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.221     7.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.724     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X281Y576       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     8.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     8.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X281Y576       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.237     8.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.531     8.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X283Y573       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     9.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.310     9.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X282Y573       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.219     9.597 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.037     9.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X282Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.073    38.198    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X282Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              1.029    39.227    
                         clock uncertainty           -0.035    39.191    
    SLICE_X282Y573       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.063    39.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         39.254    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 29.620    

Slack (MET) :             29.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 1.058ns (33.492%)  route 2.101ns (66.508%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 38.205 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    1.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.080ns (routing 0.820ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     6.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.635     7.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X282Y575       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.221     7.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.724     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X281Y576       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     8.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     8.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X281Y576       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.237     8.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.531     8.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X283Y573       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     9.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.165     9.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X283Y574       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.168     9.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.046     9.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X283Y574       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.080    38.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y574       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              1.010    39.215    
                         clock uncertainty           -0.035    39.179    
    SLICE_X283Y574       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.067    39.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         39.246    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                 29.799    

Slack (MET) :             29.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 1.036ns (33.141%)  route 2.090ns (66.859%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 38.205 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    1.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.080ns (routing 0.820ns, distribution 1.260ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     6.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.635     7.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X282Y575       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.221     7.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.724     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X281Y576       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     8.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     8.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X281Y576       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.237     8.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.531     8.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X283Y573       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     9.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.165     9.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X283Y574       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     9.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.035     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X283Y574       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.080    38.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y574       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              1.010    39.215    
                         clock uncertainty           -0.035    39.179    
    SLICE_X283Y574       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.063    39.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         39.242    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 29.828    

Slack (MET) :             29.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.749ns (25.511%)  route 2.187ns (74.489%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 38.201 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    1.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.820ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.524     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X281Y577       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.388     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X281Y584       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.223     8.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.310     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X280Y584       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.117     8.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.539     9.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X282Y586       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.076    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X282Y586       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              1.010    39.211    
                         clock uncertainty           -0.035    39.175    
    SLICE_X282Y586       FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.095    39.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         39.080    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 29.856    

Slack (MET) :             29.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.749ns (25.511%)  route 2.187ns (74.489%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 38.201 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    1.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.820ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.524     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X281Y577       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.388     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X281Y584       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.223     8.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.310     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X280Y584       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.117     8.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.539     9.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X282Y586       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.076    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X282Y586       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              1.010    39.211    
                         clock uncertainty           -0.035    39.175    
    SLICE_X282Y586       FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.095    39.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         39.080    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 29.856    

Slack (MET) :             29.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.749ns (25.511%)  route 2.187ns (74.489%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 38.201 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    1.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.820ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.524     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X281Y577       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.388     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X281Y584       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.223     8.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.310     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X280Y584       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.117     8.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.539     9.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X282Y586       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.076    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X282Y586       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              1.010    39.211    
                         clock uncertainty           -0.035    39.175    
    SLICE_X282Y586       FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.095    39.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         39.080    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 29.856    

Slack (MET) :             29.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.749ns (25.511%)  route 2.187ns (74.489%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 38.201 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    1.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.820ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.524     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X281Y577       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.388     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X281Y584       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.223     8.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.310     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X280Y584       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.117     8.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.539     9.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X282Y586       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.076    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X282Y586       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              1.010    39.211    
                         clock uncertainty           -0.035    39.175    
    SLICE_X282Y586       FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.095    39.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         39.080    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 29.856    

Slack (MET) :             29.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.749ns (25.511%)  route 2.187ns (74.489%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 38.201 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    1.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.820ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.524     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X281Y577       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.388     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X281Y584       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.223     8.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.310     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X280Y584       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.117     8.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.539     9.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X282Y586       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.076    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X282Y586       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              1.010    39.211    
                         clock uncertainty           -0.035    39.175    
    SLICE_X282Y586       FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.095    39.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         39.080    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 29.856    

Slack (MET) :             29.856ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.749ns (25.511%)  route 2.187ns (74.489%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 38.201 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    1.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.820ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.524     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X281Y577       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.388     8.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X281Y584       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.223     8.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.310     8.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X280Y584       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.117     8.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.539     9.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X282Y586       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.076    38.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X282Y586       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              1.010    39.211    
                         clock uncertainty           -0.035    39.175    
    SLICE_X282Y586       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.095    39.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         39.080    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 29.856    

Slack (MET) :             29.876ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 1.056ns (34.131%)  route 2.038ns (65.869%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.203ns = ( 38.203 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.078ns (routing 0.820ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     6.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.635     7.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X282Y575       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.221     7.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.724     8.006    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X281Y576       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     8.153 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5/O
                         net (fo=1, routed)           0.000     8.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5_n_0
    SLICE_X281Y576       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.237     8.390 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.531     8.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X283Y573       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     9.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.115     9.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X283Y573       LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.166     9.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.033     9.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.078    38.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              1.029    39.232    
                         clock uncertainty           -0.035    39.196    
    SLICE_X283Y573       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.062    39.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         39.258    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                 29.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.063ns (40.127%)  route 0.094ns (59.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.205ns
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Net Delay (Source):      0.848ns (routing 0.340ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.376ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.848     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X281Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X281Y573       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.557 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/Q
                         net (fo=4, routed)           0.078     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]
    SLICE_X283Y573       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     2.650 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.016     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.005     3.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -0.621     2.584    
    SLICE_X283Y573       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.049ns (36.296%)  route 0.086ns (63.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      0.862ns (routing 0.340ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.376ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.862     2.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X273Y591       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y591       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.572 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.086     2.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X272Y591       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.026     3.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X272Y591       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism             -0.662     2.564    
    SLICE_X272Y591       RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.065     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.048ns (35.821%)  route 0.086ns (64.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      0.860ns (routing 0.340ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.376ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.860     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X273Y591       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y591       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.086     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X272Y591       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.026     3.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X272Y591       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism             -0.662     2.564    
    SLICE_X272Y591       RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.062     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.078ns (49.367%)  route 0.080ns (50.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Net Delay (Source):      0.850ns (routing 0.340ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.376ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.850     2.511    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X282Y580       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X282Y580       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.559 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/Q
                         net (fo=1, routed)           0.068     2.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[30]
    SLICE_X281Y580       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.030     2.657 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1/O
                         net (fo=1, routed)           0.012     2.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1_n_0
    SLICE_X281Y580       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.004     3.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X281Y580       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C
                         clock pessimism             -0.621     2.583    
    SLICE_X281Y580       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      0.860ns (routing 0.340ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.376ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.860     2.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X273Y591       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y591       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.098     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X272Y591       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.026     3.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X272Y591       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.662     2.564    
    SLICE_X272Y591       RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.065     2.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.064ns (44.138%)  route 0.081ns (55.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.201ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Net Delay (Source):      0.842ns (routing 0.340ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.376ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.842     2.503    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X277Y574       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X277Y574       FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     2.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/Q
                         net (fo=2, routed)           0.069     2.621    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[9]
    SLICE_X277Y575       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     2.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[8]_i_1/O
                         net (fo=1, routed)           0.012     2.648    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[8]
    SLICE_X277Y575       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.001     3.201    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X277Y575       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]/C
                         clock pessimism             -0.651     2.550    
    SLICE_X277Y575       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Net Delay (Source):      0.854ns (routing 0.340ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.376ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.854     2.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X278Y589       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X278Y589       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     2.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1]/Q
                         net (fo=1, routed)           0.074     2.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2[1]
    SLICE_X278Y587       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.016     2.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1/O
                         net (fo=1, routed)           0.016     2.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1_n_0
    SLICE_X278Y587       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.021     3.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X278Y587       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
                         clock pessimism             -0.650     2.571    
    SLICE_X278Y587       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.049ns (31.210%)  route 0.108ns (68.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Net Delay (Source):      0.852ns (routing 0.340ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.376ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.852     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X278Y586       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X278Y586       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/Q
                         net (fo=4, routed)           0.108     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg_0
    SLICE_X278Y587       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.021     3.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X278Y587       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.650     2.571    
    SLICE_X278Y587       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     2.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.064ns (38.554%)  route 0.102ns (61.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Net Delay (Source):      0.853ns (routing 0.340ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.376ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.853     2.514    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X279Y575       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X279Y575       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/Q
                         net (fo=33, routed)          0.090     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/id_state[0]
    SLICE_X277Y575       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     2.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[7]_i_1/O
                         net (fo=1, routed)           0.012     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[7]
    SLICE_X277Y575       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.998     3.198    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X277Y575       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C
                         clock pessimism             -0.621     2.577    
    SLICE_X277Y575       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.048ns (31.788%)  route 0.103ns (68.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      0.862ns (routing 0.340ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.376ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.862     2.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X273Y591       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y591       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     2.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.103     2.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X272Y591       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.026     3.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X272Y591       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -0.662     2.564    
    SLICE_X272Y591       RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.587         33.000      31.413     BUFGCE_X1Y224   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.582         33.000      31.418     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.791         16.500      15.709     SLICE_X272Y591  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack       32.061ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.004ns  (logic 0.139ns (13.845%)  route 0.865ns (86.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X275Y588                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X275Y588       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.865     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X276Y588       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X276Y588       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.065    33.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.065    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 32.061    

Slack (MET) :             32.102ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.962ns  (logic 0.139ns (14.449%)  route 0.823ns (85.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y587                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X273Y587       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.823     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X275Y587       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X275Y587       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.064    33.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.064    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                 32.102    

Slack (MET) :             32.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.840ns  (logic 0.139ns (16.548%)  route 0.701ns (83.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X273Y587                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X273Y587       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.701     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X275Y587       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X275Y587       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.065    33.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.065    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                 32.225    

Slack (MET) :             32.229ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.835ns  (logic 0.139ns (16.647%)  route 0.696ns (83.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y587                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X270Y587       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.696     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X270Y587       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X270Y587       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.064    33.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.064    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                 32.229    

Slack (MET) :             32.262ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.804ns  (logic 0.139ns (17.289%)  route 0.665ns (82.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y587                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X270Y587       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.665     0.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X271Y587       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X271Y587       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.066    33.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.066    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                 32.262    

Slack (MET) :             32.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.796ns  (logic 0.138ns (17.337%)  route 0.658ns (82.663%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X270Y587                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X270Y587       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     0.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.658     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X270Y587       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X270Y587       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.065    33.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.065    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                 32.269    

Slack (MET) :             32.309ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.757ns  (logic 0.139ns (18.362%)  route 0.618ns (81.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X271Y586                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X271Y586       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.618     0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X271Y585       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X271Y585       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.066    33.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.066    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 32.309    

Slack (MET) :             32.375ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.689ns  (logic 0.137ns (19.884%)  route 0.552ns (80.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X275Y588                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X275Y588       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.137     0.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.552     0.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X276Y589       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X276Y589       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.064    33.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.064    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                 32.375    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_core_prebufg

Setup :            0  Failing Endpoints,  Worst Slack        3.037ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/io[15].data_mux_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fpga_0/data_rx_d_reg[307]/D
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.025ns  (logic 0.139ns (13.561%)  route 0.886ns (86.439%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X302Y721       FDCE                         0.000     0.000 r  fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/io[15].data_mux_reg[7]/C
    SLICE_X302Y721       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     0.139 r  fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/io[15].data_mux_reg[7]/Q
                         net (fo=1, routed)           0.886     1.025    fpga_0/data_rx[307]
    SLICE_X302Y721       FDPE                                         r  fpga_0/data_rx_d_reg[307]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X302Y721       FDPE (Setup_BFF_SLICEL_C_D)
                                                      0.062     4.062    fpga_0/data_rx_d_reg[307]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[11].data_mux_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fpga_0/data_rx_d_reg[588]/D
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.952ns  (logic 0.138ns (14.496%)  route 0.814ns (85.504%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X305Y772       FDCE                         0.000     0.000 r  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[11].data_mux_reg[8]/C
    SLICE_X305Y772       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.138     0.138 r  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[11].data_mux_reg[8]/Q
                         net (fo=1, routed)           0.814     0.952    fpga_0/data_rx[588]
    SLICE_X305Y772       FDCE                                         r  fpga_0/data_rx_d_reg[588]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X305Y772       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.063     4.063    fpga_0/data_rx_d_reg[588]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[4].data_mux_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fpga_0/data_rx_d_reg[451]/D
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.931ns  (logic 0.138ns (14.823%)  route 0.793ns (85.177%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X304Y742       FDCE                         0.000     0.000 r  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[4].data_mux_reg[11]/C
    SLICE_X304Y742       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.138     0.138 r  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[4].data_mux_reg[11]/Q
                         net (fo=1, routed)           0.793     0.931    fpga_0/data_rx[451]
    SLICE_X304Y742       FDPE                                         r  fpga_0/data_rx_d_reg[451]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X304Y742       FDPE (Setup_AFF_SLICEL_C_D)
                                                      0.063     4.063    fpga_0/data_rx_d_reg[451]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[0].data_mux_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fpga_0/data_rx_d_reg[366]/D
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.929ns  (logic 0.139ns (14.962%)  route 0.790ns (85.038%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X305Y724       FDCE                         0.000     0.000 r  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[0].data_mux_reg[6]/C
    SLICE_X305Y724       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.139     0.139 r  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[0].data_mux_reg[6]/Q
                         net (fo=1, routed)           0.790     0.929    fpga_0/data_rx[366]
    SLICE_X305Y724       FDPE                                         r  fpga_0/data_rx_d_reg[366]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X305Y724       FDPE (Setup_BFF_SLICEL_C_D)
                                                      0.062     4.062    fpga_0/data_rx_d_reg[366]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/io[2].data_mux_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fpga_0/data_rx_d_reg[45]/D
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.899ns  (logic 0.139ns (15.462%)  route 0.760ns (84.538%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X306Y673       FDCE                         0.000     0.000 r  fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/io[2].data_mux_reg[5]/C
    SLICE_X306Y673       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.139     0.139 r  fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/io[2].data_mux_reg[5]/Q
                         net (fo=1, routed)           0.760     0.899    fpga_0/data_rx[45]
    SLICE_X306Y673       FDPE                                         r  fpga_0/data_rx_d_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X306Y673       FDPE (Setup_CFF_SLICEL_C_D)
                                                      0.063     4.063    fpga_0/data_rx_d_reg[45]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[0].data_mux_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fpga_0/data_rx_d_reg[362]/D
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.894ns  (logic 0.139ns (15.548%)  route 0.755ns (84.452%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X304Y722       FDCE                         0.000     0.000 r  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[0].data_mux_reg[2]/C
    SLICE_X304Y722       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.139     0.139 r  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[0].data_mux_reg[2]/Q
                         net (fo=1, routed)           0.755     0.894    fpga_0/data_rx[362]
    SLICE_X304Y722       FDPE                                         r  fpga_0/data_rx_d_reg[362]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X304Y722       FDPE (Setup_BFF_SLICEL_C_D)
                                                      0.062     4.062    fpga_0/data_rx_d_reg[362]
  -------------------------------------------------------------------
                         required time                          4.062    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/io[6].data_mux_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fpga_0/data_rx_d_reg[127]/D
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.891ns  (logic 0.138ns (15.488%)  route 0.753ns (84.512%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X304Y678       FDCE                         0.000     0.000 r  fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/io[6].data_mux_reg[7]/C
    SLICE_X304Y678       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     0.138 r  fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/io[6].data_mux_reg[7]/Q
                         net (fo=1, routed)           0.753     0.891    fpga_0/data_rx[127]
    SLICE_X305Y678       FDCE                                         r  fpga_0/data_rx_d_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X305Y678       FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.064     4.064    fpga_0/data_rx_d_reg[127]
  -------------------------------------------------------------------
                         required time                          4.064    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[6].data_mux_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fpga_0/data_rx_d_reg[485]/D
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.888ns  (logic 0.139ns (15.653%)  route 0.749ns (84.347%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X301Y747       FDCE                         0.000     0.000 r  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[6].data_mux_reg[5]/C
    SLICE_X301Y747       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.139     0.139 r  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[6].data_mux_reg[5]/Q
                         net (fo=1, routed)           0.749     0.888    fpga_0/data_rx[485]
    SLICE_X304Y744       FDCE                                         r  fpga_0/data_rx_d_reg[485]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X304Y744       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.063     4.063    fpga_0/data_rx_d_reg[485]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[11].data_mux_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fpga_0/data_rx_d_reg[598]/D
                            (rising edge-triggered cell FDCE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.882ns  (logic 0.139ns (15.760%)  route 0.743ns (84.240%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X305Y772       FDCE                         0.000     0.000 r  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[11].data_mux_reg[18]/C
    SLICE_X305Y772       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.139     0.139 r  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/io[11].data_mux_reg[18]/Q
                         net (fo=1, routed)           0.743     0.882    fpga_0/data_rx[598]
    SLICE_X305Y772       FDCE                                         r  fpga_0/data_rx_d_reg[598]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X305Y772       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.063     4.063    fpga_0/data_rx_d_reg[598]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/io[16].data_mux_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fpga_0/data_rx_d_reg[339]/D
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.884ns  (logic 0.138ns (15.611%)  route 0.746ns (84.389%))
  Logic Levels:           1  (FDCE=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X303Y723       FDCE                         0.000     0.000 r  fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/io[16].data_mux_reg[19]/C
    SLICE_X303Y723       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.138     0.138 r  fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/io[16].data_mux_reg[19]/Q
                         net (fo=1, routed)           0.746     0.884    fpga_0/data_rx[339]
    SLICE_X302Y723       FDPE                                         r  fpga_0/data_rx_d_reg[339]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X302Y723       FDPE (Setup_DFF2_SLICEL_C_D)
                                                      0.067     4.067    fpga_0/data_rx_d_reg[339]
  -------------------------------------------------------------------
                         required time                          4.067    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                  3.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_p
  To Clock:  clk_core_prebufg

Setup :            0  Failing Endpoints,  Worst Slack        2.104ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 fpga_0/i_reset_resync/rst_in_dly_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_reset_resync/rst_out_reg/PRE
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             clk_core_prebufg
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.803ns  (logic 0.140ns (7.765%)  route 1.663ns (92.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y774                                    0.000     0.000 r  fpga_0/i_reset_resync/rst_in_dly_reg/C
    SLICE_X296Y774       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     0.140 f  fpga_0/i_reset_resync/rst_in_dly_reg/Q
                         net (fo=1, routed)           1.663     1.803    fpga_0/i_reset_resync/rst_in_dly
    SLICE_X296Y773       FDPE                                         f  fpga_0/i_reset_resync/rst_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X296Y773       FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.093     3.907    fpga_0/i_reset_resync/rst_out_reg
  -------------------------------------------------------------------
                         required time                          3.907    
                         arrival time                          -1.803    
  -------------------------------------------------------------------
                         slack                                  2.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core_prebufg
  To Clock:  clk_oserdes

Setup :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.307ns (11.964%)  route 2.259ns (88.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 8.405 - 4.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      5.117ns (routing 1.887ns, distribution 3.230ns)
  Clock Net Delay (Destination): 4.382ns (routing 3.120ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        5.117     5.899    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y748       FDPE                                         r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y748       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     6.039 f  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/Q
                         net (fo=72, routed)          1.246     7.285    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[1].training_en_tx
    SLICE_X297Y775       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.167     7.452 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__29/O
                         net (fo=1, routed)           1.013     8.465    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/io[12].oserdes_data[0]
    BITSLICE_RX_TX_X1Y671
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.382     8.405    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y671
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              0.856     9.260    
                         clock uncertainty           -0.271     8.989    
    BITSLICE_RX_TX_X1Y671
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.436     8.553    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[12].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.286ns (11.463%)  route 2.209ns (88.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 8.380 - 4.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      5.124ns (routing 1.887ns, distribution 3.237ns)
  Clock Net Delay (Destination): 4.357ns (routing 3.120ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        5.124     5.906    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y692       FDPE                                         r  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y692       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.045 f  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/Q
                         net (fo=72, routed)          1.145     7.190    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[0].training_en_tx
    SLICE_X297Y663       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.147     7.337 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__5/O
                         net (fo=1, routed)           1.064     8.401    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/io[6].oserdes_data[0]
    BITSLICE_RX_TX_X1Y574
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.357     8.380    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y574
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              0.856     9.235    
                         clock uncertainty           -0.271     8.964    
    BITSLICE_RX_TX_X1Y574
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.438     8.526    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[6].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.286ns (11.137%)  route 2.282ns (88.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 8.372 - 4.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      5.124ns (routing 1.887ns, distribution 3.237ns)
  Clock Net Delay (Destination): 4.349ns (routing 3.120ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        5.124     5.906    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y692       FDPE                                         r  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y692       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.045 f  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/Q
                         net (fo=72, routed)          1.054     7.099    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[0].training_en_tx
    SLICE_X297Y668       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.147     7.246 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__0/O
                         net (fo=1, routed)           1.228     8.474    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/io[1].oserdes_data[0]
    BITSLICE_RX_TX_X1Y578
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.349     8.372    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y578
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              0.856     9.227    
                         clock uncertainty           -0.271     8.956    
    BITSLICE_RX_TX_X1Y578
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.298     8.658    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[2].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.357ns (14.372%)  route 2.127ns (85.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 8.355 - 4.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      5.124ns (routing 1.887ns, distribution 3.237ns)
  Clock Net Delay (Destination): 4.332ns (routing 3.120ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        5.124     5.906    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y692       FDPE                                         r  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y692       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.045 f  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/Q
                         net (fo=72, routed)          1.079     7.124    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[2].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[0].training_en_tx
    SLICE_X297Y676       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.218     7.342 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[2].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__1/O
                         net (fo=1, routed)           1.048     8.390    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[2].i_dnlvds_pinmux_tx_oserdes/io[2].oserdes_data[0]
    BITSLICE_RX_TX_X1Y585
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[2].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.332     8.355    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[2].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y585
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[2].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              0.856     9.210    
                         clock uncertainty           -0.271     8.939    
    BITSLICE_RX_TX_X1Y585
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.348     8.591    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[2].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[0].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.358ns (14.836%)  route 2.055ns (85.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 8.385 - 4.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      5.124ns (routing 1.887ns, distribution 3.237ns)
  Clock Net Delay (Destination): 4.362ns (routing 3.120ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        5.124     5.906    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y692       FDPE                                         r  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y692       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.045 f  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/Q
                         net (fo=72, routed)          1.072     7.117    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[0].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[0].training_en_tx
    SLICE_X297Y669       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.219     7.336 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[0].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4/O
                         net (fo=1, routed)           0.983     8.319    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[0].i_dnlvds_pinmux_tx_oserdes/io[0].oserdes_data[0]
    BITSLICE_RX_TX_X1Y580
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[0].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.362     8.385    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[0].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y580
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[0].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              0.856     9.240    
                         clock uncertainty           -0.271     8.969    
    BITSLICE_RX_TX_X1Y580
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.436     8.533    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[0].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.191ns (7.409%)  route 2.387ns (92.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 8.401 - 4.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      5.117ns (routing 1.887ns, distribution 3.230ns)
  Clock Net Delay (Destination): 4.378ns (routing 3.120ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        5.117     5.899    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y748       FDPE                                         r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y748       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     6.039 f  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/Q
                         net (fo=72, routed)          1.228     7.267    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[1].training_en_tx
    SLICE_X297Y725       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.051     7.318 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__24/O
                         net (fo=1, routed)           1.159     8.477    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/io[7].oserdes_data[0]
    BITSLICE_RX_TX_X1Y628
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.378     8.401    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y628
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              0.856     9.256    
                         clock uncertainty           -0.271     8.985    
    BITSLICE_RX_TX_X1Y628
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.287     8.698    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.287ns (11.273%)  route 2.259ns (88.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 8.374 - 4.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      5.117ns (routing 1.887ns, distribution 3.230ns)
  Clock Net Delay (Destination): 4.351ns (routing 3.120ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        5.117     5.899    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y748       FDPE                                         r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y748       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     6.039 f  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/Q
                         net (fo=72, routed)          1.176     7.215    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[1].training_en_tx
    SLICE_X297Y770       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     7.362 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__31/O
                         net (fo=1, routed)           1.083     8.445    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/io[14].oserdes_data[0]
    BITSLICE_RX_TX_X1Y667
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.351     8.374    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y667
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              0.856     9.229    
                         clock uncertainty           -0.271     8.958    
    BITSLICE_RX_TX_X1Y667
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.287     8.671    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.287ns (12.135%)  route 2.078ns (87.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 8.357 - 4.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      5.124ns (routing 1.887ns, distribution 3.237ns)
  Clock Net Delay (Destination): 4.334ns (routing 3.120ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        5.124     5.906    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y692       FDPE                                         r  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y692       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.045 f  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/Q
                         net (fo=72, routed)          1.098     7.143    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[0].training_en_tx
    SLICE_X298Y708       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     7.291 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__13/O
                         net (fo=1, routed)           0.980     8.271    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/io[14].oserdes_data[0]
    BITSLICE_RX_TX_X1Y613
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.334     8.357    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y613
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              0.856     9.212    
                         clock uncertainty           -0.271     8.941    
    BITSLICE_RX_TX_X1Y613
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.438     8.503    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[14].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          8.503    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.385ns (14.911%)  route 2.197ns (85.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 8.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      5.117ns (routing 1.887ns, distribution 3.230ns)
  Clock Net Delay (Destination): 4.405ns (routing 3.120ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        5.117     5.899    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y748       FDPE                                         r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y748       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     6.039 f  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/Q
                         net (fo=72, routed)          1.122     7.161    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[1].training_en_tx
    SLICE_X298Y732       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.245     7.406 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__18/O
                         net (fo=1, routed)           1.075     8.481    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/io[1].oserdes_data[0]
    BITSLICE_RX_TX_X1Y634
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.405     8.428    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y634
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              0.856     9.283    
                         clock uncertainty           -0.271     9.012    
    BITSLICE_RX_TX_X1Y634
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.284     8.728    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[1].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.357ns (15.140%)  route 2.001ns (84.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 8.385 - 4.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.856ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      5.124ns (routing 1.887ns, distribution 3.237ns)
  Clock Net Delay (Destination): 4.362ns (routing 3.120ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        5.124     5.906    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y692       FDPE                                         r  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y692       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.045 f  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/Q
                         net (fo=72, routed)          0.884     6.929    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[0].training_en_tx
    SLICE_X297Y699       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.218     7.147 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__15/O
                         net (fo=1, routed)           1.117     8.264    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/io[16].oserdes_data[0]
    BITSLICE_RX_TX_X1Y606
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.362     8.385    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y606
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism              0.856     9.240    
                         clock uncertainty           -0.271     8.969    
    BITSLICE_RX_TX_X1Y606
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.436     8.533    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  0.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.064ns (7.111%)  route 0.836ns (92.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.968ns (routing 0.768ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.259ns (routing 1.545ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.968     1.938    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y748       FDPE                                         r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y748       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.987 r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/Q
                         net (fo=72, routed)          0.300     2.287    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[1].training_en_tx
    SLICE_X297Y743       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.015     2.302 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_2__21/O
                         net (fo=1, routed)           0.536     2.838    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/io[4].oserdes_data[2]
    BITSLICE_RX_TX_X1Y643
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.259     2.887    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y643
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism             -0.522     2.366    
                         clock uncertainty            0.271     2.637    
    BITSLICE_RX_TX_X1Y643
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                      0.172     2.809    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.079ns (9.101%)  route 0.789ns (90.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.956ns (routing 0.768ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.233ns (routing 1.545ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.956     1.926    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y692       FDPE                                         r  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y692       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.975 r  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/Q
                         net (fo=72, routed)          0.238     2.213    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[0].training_en_tx
    SLICE_X297Y694       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.030     2.243 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_2__16/O
                         net (fo=1, routed)           0.551     2.794    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/io[17].oserdes_data[2]
    BITSLICE_RX_TX_X1Y602
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.233     2.861    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y602
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism             -0.522     2.340    
                         clock uncertainty            0.271     2.611    
    BITSLICE_RX_TX_X1Y602
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                      0.142     2.753    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[17].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[3]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.064ns (7.111%)  route 0.836ns (92.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.956ns (routing 0.768ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.245ns (routing 1.545ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.956     1.926    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y692       FDPE                                         r  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y692       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.975 r  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/Q
                         net (fo=72, routed)          0.383     2.358    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[0].training_en_tx
    SLICE_X297Y700       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.373 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_1__15/O
                         net (fo=1, routed)           0.453     2.826    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/io[16].oserdes_data[3]
    BITSLICE_RX_TX_X1Y606
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.245     2.873    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y606
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism             -0.522     2.352    
                         clock uncertainty            0.271     2.623    
    BITSLICE_RX_TX_X1Y606
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[3])
                                                      0.159     2.782    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[16].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[15].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.094ns (10.491%)  route 0.802ns (89.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.956ns (routing 0.768ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.243ns (routing 1.545ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.956     1.926    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y692       FDPE                                         r  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y692       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.975 f  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/Q
                         net (fo=72, routed)          0.374     2.349    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[15].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[0].training_en_tx
    SLICE_X297Y698       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     2.394 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[15].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__14/O
                         net (fo=1, routed)           0.428     2.822    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[15].i_dnlvds_pinmux_tx_oserdes/io[15].oserdes_data[0]
    BITSLICE_RX_TX_X1Y604
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[15].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.243     2.871    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[15].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y604
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[15].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism             -0.522     2.350    
                         clock uncertainty            0.271     2.621    
    BITSLICE_RX_TX_X1Y604
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                      0.154     2.775    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[15].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[3]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.064ns (6.904%)  route 0.863ns (93.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.968ns (routing 0.768ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.259ns (routing 1.545ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.968     1.938    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y748       FDPE                                         r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y748       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.987 r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/Q
                         net (fo=72, routed)          0.302     2.289    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[1].training_en_tx
    SLICE_X297Y743       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     2.304 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_1__21/O
                         net (fo=1, routed)           0.561     2.865    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/io[4].oserdes_data[3]
    BITSLICE_RX_TX_X1Y643
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.259     2.887    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y643
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism             -0.522     2.366    
                         clock uncertainty            0.271     2.637    
    BITSLICE_RX_TX_X1Y643
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[3])
                                                      0.173     2.810    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.079ns (8.797%)  route 0.819ns (91.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.968ns (routing 0.768ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.258ns (routing 1.545ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.968     1.938    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y748       FDPE                                         r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y748       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.987 r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/Q
                         net (fo=72, routed)          0.359     2.346    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[1].training_en_tx
    SLICE_X297Y754       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.030     2.376 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_2__27/O
                         net (fo=1, routed)           0.460     2.836    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].i_dnlvds_pinmux_tx_oserdes/io[10].oserdes_data[2]
    BITSLICE_RX_TX_X1Y654
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.258     2.886    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y654
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism             -0.522     2.365    
                         clock uncertainty            0.271     2.636    
    BITSLICE_RX_TX_X1Y654
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                      0.142     2.778    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.079ns (8.596%)  route 0.840ns (91.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.956ns (routing 0.768ns, distribution 1.188ns)
  Clock Net Delay (Destination): 2.234ns (routing 1.545ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.956     1.926    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y692       FDPE                                         r  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y692       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.975 r  fpga_0/pinmux_tx_bus[0].training_en_tx_reg/Q
                         net (fo=72, routed)          0.394     2.369    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[0].training_en_tx
    SLICE_X297Y684       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.030     2.399 r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_2__3/O
                         net (fo=1, routed)           0.446     2.845    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/io[4].oserdes_data[2]
    BITSLICE_RX_TX_X1Y591
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.234     2.862    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y591
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism             -0.522     2.341    
                         clock uncertainty            0.271     2.612    
    BITSLICE_RX_TX_X1Y591
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                      0.172     2.784    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.064ns (6.904%)  route 0.863ns (93.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.968ns (routing 0.768ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.246ns (routing 1.545ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.968     1.938    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y748       FDPE                                         r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y748       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.987 r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/Q
                         net (fo=72, routed)          0.440     2.427    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[1].training_en_tx
    SLICE_X298Y736       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.015     2.442 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_2__22/O
                         net (fo=1, routed)           0.423     2.865    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/io[5].oserdes_data[2]
    BITSLICE_RX_TX_X1Y637
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.246     2.874    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y637
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism             -0.522     2.353    
                         clock uncertainty            0.271     2.624    
    BITSLICE_RX_TX_X1Y637
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                      0.176     2.800    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.065ns (7.135%)  route 0.846ns (92.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.886ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.968ns (routing 0.768ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.258ns (routing 1.545ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.968     1.938    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y748       FDPE                                         r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y748       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.987 r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/Q
                         net (fo=72, routed)          0.398     2.385    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[1].training_en_tx
    SLICE_X298Y726       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.016     2.401 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_2__24/O
                         net (fo=1, routed)           0.448     2.849    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/io[7].oserdes_data[2]
    BITSLICE_RX_TX_X1Y628
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.258     2.886    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y628
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism             -0.522     2.365    
                         clock uncertainty            0.271     2.636    
    BITSLICE_RX_TX_X1Y628
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                      0.142     2.778    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[7].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_oserdes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.064ns (6.926%)  route 0.860ns (93.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.968ns (routing 0.768ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.246ns (routing 1.545ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.968     1.938    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X297Y748       FDPE                                         r  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y748       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.987 f  fpga_0/pinmux_tx_bus[1].training_en_tx_reg/Q
                         net (fo=72, routed)          0.486     2.473    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/pinmux_tx_bus[1].training_en_tx
    SLICE_X297Y736       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     2.488 r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/i_oserdes_i_4__22/O
                         net (fo=1, routed)           0.374     2.862    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/io[5].oserdes_data[0]
    BITSLICE_RX_TX_X1Y637
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/i_oserdes/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.246     2.874    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/clk_oserdes
    SLR Crossing[1->2]   
    BITSLICE_RX_TX_X1Y637
                         OSERDESE3                                    r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/i_oserdes/CLKDIV
                         clock pessimism             -0.522     2.353    
                         clock uncertainty            0.271     2.624    
    BITSLICE_RX_TX_X1Y637
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                      0.163     2.787    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[5].i_dnlvds_pinmux_tx_oserdes/i_oserdes
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.202ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.202ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (MaxDelay Path 48.000ns)
  Data Path Delay:        0.864ns  (logic 0.140ns (16.204%)  route 0.724ns (83.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 48.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X271Y587                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X271Y587       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     0.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.724     0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X270Y588       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   48.000    48.000    
    SLICE_X270Y588       FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.066    48.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         48.066    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                 47.202    

Slack (MET) :             47.241ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (MaxDelay Path 48.000ns)
  Data Path Delay:        0.823ns  (logic 0.139ns (16.889%)  route 0.684ns (83.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 48.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X275Y587                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X275Y587       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.684     0.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X275Y586       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   48.000    48.000    
    SLICE_X275Y586       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.064    48.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         48.064    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                 47.241    

Slack (MET) :             47.297ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (MaxDelay Path 48.000ns)
  Data Path Delay:        0.769ns  (logic 0.139ns (18.075%)  route 0.630ns (81.925%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 48.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X271Y587                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X271Y587       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.630     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X270Y588       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   48.000    48.000    
    SLICE_X270Y588       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.066    48.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         48.066    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                 47.297    

Slack (MET) :             47.299ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (MaxDelay Path 48.000ns)
  Data Path Delay:        0.765ns  (logic 0.138ns (18.039%)  route 0.627ns (81.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 48.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X276Y588                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X276Y588       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.138     0.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.627     0.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X276Y586       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   48.000    48.000    
    SLICE_X276Y586       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.064    48.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         48.064    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                 47.299    

Slack (MET) :             47.302ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (MaxDelay Path 48.000ns)
  Data Path Delay:        0.763ns  (logic 0.137ns (17.955%)  route 0.626ns (82.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 48.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X271Y587                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X271Y587       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.137     0.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.626     0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X270Y588       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   48.000    48.000    
    SLICE_X270Y588       FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.065    48.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         48.065    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                 47.302    

Slack (MET) :             47.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (MaxDelay Path 48.000ns)
  Data Path Delay:        0.751ns  (logic 0.139ns (18.509%)  route 0.612ns (81.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 48.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X271Y585                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X271Y585       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.612     0.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X270Y587       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   48.000    48.000    
    SLICE_X270Y587       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.067    48.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         48.067    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                 47.316    

Slack (MET) :             47.405ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (MaxDelay Path 48.000ns)
  Data Path Delay:        0.659ns  (logic 0.139ns (21.093%)  route 0.520ns (78.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 48.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X276Y588                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X276Y588       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.139     0.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.520     0.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X273Y587       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   48.000    48.000    
    SLICE_X273Y587       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.064    48.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         48.064    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                 47.405    

Slack (MET) :             47.480ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            48.000ns  (MaxDelay Path 48.000ns)
  Data Path Delay:        0.584ns  (logic 0.138ns (23.630%)  route 0.446ns (76.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 48.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X276Y588                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X276Y588       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.138     0.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.446     0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X275Y586       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   48.000    48.000    
    SLICE_X275Y586       FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.064    48.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         48.064    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                 47.480    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200_p
  To Clock:  clk_200_p

Setup :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0/RST
                            (recovery check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.139ns (3.649%)  route 3.670ns (96.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 10.006 - 5.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.298ns (routing 2.254ns, distribution 2.044ns)
  Clock Net Delay (Destination): 3.818ns (routing 2.060ns, distribution 1.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          4.298     5.966    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.105 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          3.670     9.775    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y108
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.818    10.006    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y108
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0/REFCLK
                         clock pessimism              0.674    10.680    
                         clock uncertainty           -0.035    10.645    
    BITSLICE_CONTROL_X1Y108
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.591    10.054    fpga_0/i_idelayctrl_REPLICATED_0
  -------------------------------------------------------------------
                         required time                         10.054    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_3/RST
                            (recovery check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.139ns (3.900%)  route 3.425ns (96.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 10.012 - 5.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.298ns (routing 2.254ns, distribution 2.044ns)
  Clock Net Delay (Destination): 3.824ns (routing 2.060ns, distribution 1.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          4.298     5.966    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.105 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          3.425     9.530    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y109
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_3/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.824    10.012    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y109
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_3/REFCLK
                         clock pessimism              0.674    10.686    
                         clock uncertainty           -0.035    10.651    
    BITSLICE_CONTROL_X1Y109
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.769     9.882    fpga_0/i_idelayctrl_REPLICATED_0_3
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_7/RST
                            (recovery check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.139ns (4.044%)  route 3.298ns (95.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 10.052 - 5.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.298ns (routing 2.254ns, distribution 2.044ns)
  Clock Net Delay (Destination): 3.864ns (routing 2.060ns, distribution 1.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          4.298     5.966    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.105 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          3.298     9.403    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y119
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_7/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.864    10.052    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y119
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_7/REFCLK
                         clock pessimism              0.809    10.861    
                         clock uncertainty           -0.035    10.825    
    BITSLICE_CONTROL_X1Y119
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.769    10.056    fpga_0/i_idelayctrl_REPLICATED_0_7
  -------------------------------------------------------------------
                         required time                         10.056    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_1/RST
                            (recovery check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.139ns (4.196%)  route 3.174ns (95.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.298ns (routing 2.254ns, distribution 2.044ns)
  Clock Net Delay (Destination): 3.832ns (routing 2.060ns, distribution 1.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          4.298     5.966    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.105 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          3.174     9.279    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y110
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.832    10.020    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y110
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_1/REFCLK
                         clock pessimism              0.674    10.694    
                         clock uncertainty           -0.035    10.659    
    BITSLICE_CONTROL_X1Y110
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.591    10.068    fpga_0/i_idelayctrl_REPLICATED_0_1
  -------------------------------------------------------------------
                         required time                         10.068    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_2/RST
                            (recovery check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.139ns (4.583%)  route 2.894ns (95.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.298ns (routing 2.254ns, distribution 2.044ns)
  Clock Net Delay (Destination): 3.831ns (routing 2.060ns, distribution 1.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          4.298     5.966    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.105 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          2.894     8.999    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y111
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_2/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.831    10.019    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y111
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_2/REFCLK
                         clock pessimism              0.674    10.693    
                         clock uncertainty           -0.035    10.658    
    BITSLICE_CONTROL_X1Y111
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.769     9.889    fpga_0/i_idelayctrl_REPLICATED_0_2
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_13/RST
                            (recovery check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.139ns (4.560%)  route 2.909ns (95.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 10.045 - 5.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.298ns (routing 2.254ns, distribution 2.044ns)
  Clock Net Delay (Destination): 3.857ns (routing 2.060ns, distribution 1.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          4.298     5.966    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.105 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          2.909     9.014    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y117
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_13/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.857    10.045    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y117
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_13/REFCLK
                         clock pessimism              0.809    10.854    
                         clock uncertainty           -0.035    10.819    
    BITSLICE_CONTROL_X1Y117
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.769    10.050    fpga_0/i_idelayctrl_REPLICATED_0_13
  -------------------------------------------------------------------
                         required time                         10.050    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_8/RST
                            (recovery check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.139ns (4.381%)  route 3.034ns (95.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 10.053 - 5.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.298ns (routing 2.254ns, distribution 2.044ns)
  Clock Net Delay (Destination): 3.865ns (routing 2.060ns, distribution 1.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          4.298     5.966    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.105 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          3.034     9.139    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y118
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_8/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.865    10.053    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y118
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_8/REFCLK
                         clock pessimism              0.809    10.862    
                         clock uncertainty           -0.035    10.826    
    BITSLICE_CONTROL_X1Y118
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.591    10.235    fpga_0/i_idelayctrl_REPLICATED_0_8
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_9/RST
                            (recovery check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.139ns (5.122%)  route 2.575ns (94.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 10.039 - 5.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.298ns (routing 2.254ns, distribution 2.044ns)
  Clock Net Delay (Destination): 3.851ns (routing 2.060ns, distribution 1.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          4.298     5.966    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.105 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          2.575     8.680    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y116
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_9/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.851    10.039    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y116
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_9/REFCLK
                         clock pessimism              0.809    10.848    
                         clock uncertainty           -0.035    10.813    
    BITSLICE_CONTROL_X1Y116
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.591    10.222    fpga_0/i_idelayctrl_REPLICATED_0_9
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_10/RST
                            (recovery check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.139ns (5.547%)  route 2.367ns (94.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 10.038 - 5.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.888ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.298ns (routing 2.254ns, distribution 2.044ns)
  Clock Net Delay (Destination): 3.850ns (routing 2.060ns, distribution 1.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          4.298     5.966    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.105 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          2.367     8.472    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y115
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.850    10.038    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y115
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_10/REFCLK
                         clock pessimism              0.888    10.927    
                         clock uncertainty           -0.035    10.891    
    BITSLICE_CONTROL_X1Y115
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.769    10.122    fpga_0/i_idelayctrl_REPLICATED_0_10
  -------------------------------------------------------------------
                         required time                         10.122    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl/RST
                            (recovery check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_p rise@5.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.139ns (5.858%)  route 2.234ns (94.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 10.020 - 5.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.298ns (routing 2.254ns, distribution 2.044ns)
  Clock Net Delay (Destination): 3.832ns (routing 2.060ns, distribution 1.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.524     0.524 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.628    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.628 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.567    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.668 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          4.298     5.966    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.105 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          2.234     8.339    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y104
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      5.000     5.000 r  
    E45                                               0.000     5.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.320 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     5.375    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.375 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     6.097    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     6.188 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          3.832    10.020    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y104
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl/REFCLK
                         clock pessimism              0.674    10.694    
                         clock uncertainty           -0.035    10.659    
    BITSLICE_CONTROL_X1Y104
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.591    10.068    fpga_0/i_idelayctrl
  -------------------------------------------------------------------
                         required time                         10.068    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  1.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_6/RST
                            (removal check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.049ns (7.112%)  route 0.640ns (92.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      1.709ns (routing 0.961ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.913ns (routing 1.066ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.709     2.284    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.333 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          0.640     2.973    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y107
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_6/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.913     2.826    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y107
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_6/REFCLK
                         clock pessimism             -0.443     2.383    
    BITSLICE_CONTROL_X1Y107
                         IDELAYCTRL (Remov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                      0.466     2.849    fpga_0/i_idelayctrl_REPLICATED_0_6
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fpga_0/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_reset_resync/rst_in_dly_reg/PRE
                            (removal check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Net Delay (Source):      1.552ns (routing 0.961ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.784ns (routing 1.066ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.552     2.127    fpga_0/i_bufg_200_n_0
    SLICE_X296Y774       FDRE                                         r  fpga_0/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y774       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.175 f  fpga_0/reset_reg/Q
                         net (fo=1, routed)           0.130     2.305    fpga_0/i_reset_resync/rst_in
    SLICE_X296Y774       FDPE                                         f  fpga_0/i_reset_resync/rst_in_dly_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.784     2.697    fpga_0/i_reset_resync/clk_in
    SLICE_X296Y774       FDPE                                         r  fpga_0/i_reset_resync/rst_in_dly_reg/C
                         clock pessimism             -0.538     2.160    
    SLICE_X296Y774       FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     2.165    fpga_0/i_reset_resync/rst_in_dly_reg
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_14/RST
                            (removal check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.049ns (7.081%)  route 0.643ns (92.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Net Delay (Source):      1.709ns (routing 0.961ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.960ns (routing 1.066ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.709     2.284    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.333 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          0.643     2.976    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y112
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_14/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.960     2.873    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y112
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_14/REFCLK
                         clock pessimism             -0.549     2.325    
    BITSLICE_CONTROL_X1Y112
                         IDELAYCTRL (Remov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                      0.431     2.756    fpga_0/i_idelayctrl_REPLICATED_0_14
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_5/RST
                            (removal check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.049ns (6.405%)  route 0.716ns (93.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      1.709ns (routing 0.961ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.926ns (routing 1.066ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.709     2.284    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.333 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          0.716     3.049    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y106
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_5/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.926     2.839    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y106
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_5/REFCLK
                         clock pessimism             -0.443     2.396    
    BITSLICE_CONTROL_X1Y106
                         IDELAYCTRL (Remov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                      0.431     2.827    fpga_0/i_idelayctrl_REPLICATED_0_5
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_4/RST
                            (removal check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.049ns (5.684%)  route 0.813ns (94.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      1.709ns (routing 0.961ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.928ns (routing 1.066ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.709     2.284    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.333 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          0.813     3.146    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y105
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_4/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.928     2.841    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y105
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_4/REFCLK
                         clock pessimism             -0.443     2.398    
    BITSLICE_CONTROL_X1Y105
                         IDELAYCTRL (Remov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                      0.466     2.864    fpga_0/i_idelayctrl_REPLICATED_0_4
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_12/RST
                            (removal check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.049ns (5.954%)  route 0.774ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Net Delay (Source):      1.709ns (routing 0.961ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.956ns (routing 1.066ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.709     2.284    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.333 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          0.774     3.107    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y113
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_12/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.956     2.869    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y113
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_12/REFCLK
                         clock pessimism             -0.549     2.321    
    BITSLICE_CONTROL_X1Y113
                         IDELAYCTRL (Remov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                      0.466     2.787    fpga_0/i_idelayctrl_REPLICATED_0_12
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           3.107    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl/RST
                            (removal check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.049ns (5.109%)  route 0.910ns (94.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      1.709ns (routing 0.961ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.933ns (routing 1.066ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.709     2.284    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.333 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          0.910     3.243    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y104
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.933     2.846    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y104
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl/REFCLK
                         clock pessimism             -0.443     2.403    
    BITSLICE_CONTROL_X1Y104
                         IDELAYCTRL (Remov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                      0.431     2.834    fpga_0/i_idelayctrl
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_11/RST
                            (removal check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.049ns (5.506%)  route 0.841ns (94.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Net Delay (Source):      1.709ns (routing 0.961ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.953ns (routing 1.066ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.709     2.284    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.333 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          0.841     3.174    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y114
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_11/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.953     2.866    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y114
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_11/REFCLK
                         clock pessimism             -0.549     2.318    
    BITSLICE_CONTROL_X1Y114
                         IDELAYCTRL (Remov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                      0.431     2.749    fpga_0/i_idelayctrl_REPLICATED_0_11
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_10/RST
                            (removal check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.049ns (4.949%)  route 0.941ns (95.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Net Delay (Source):      1.709ns (routing 0.961ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.941ns (routing 1.066ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.709     2.284    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.333 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          0.941     3.274    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y115
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.941     2.854    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y115
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_10/REFCLK
                         clock pessimism             -0.549     2.305    
    BITSLICE_CONTROL_X1Y115
                         IDELAYCTRL (Remov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                      0.466     2.771    fpga_0/i_idelayctrl_REPLICATED_0_10
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 fpga_0/idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fpga_0/i_idelayctrl_REPLICATED_0_9/RST
                            (removal check against rising-edge clock clk_200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_p rise@0.000ns - clk_200_p rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.049ns (4.475%)  route 1.046ns (95.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.857ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Net Delay (Source):      1.709ns (routing 0.961ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.944ns (routing 1.066ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.170     0.170 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.198    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.198 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.548    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.575 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.709     2.284    fpga_0/i_bufg_200_n_0
    SLICE_X297Y841       FDPE                                         r  fpga_0/idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X297Y841       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.333 f  fpga_0/idelayctrl_reset_reg/Q
                         net (fo=16, routed)          1.046     3.379    fpga_0/idelayctrl_reset
    BITSLICE_CONTROL_X1Y116
                         IDELAYCTRL                                   f  fpga_0/i_idelayctrl_REPLICATED_0_9/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_p rise edge)
                                                      0.000     0.000 r  
    E45                                               0.000     0.000 r  clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_ref/I
    HPIOBDIFFINBUF_X0Y323
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.425     0.425 r  fpga_0/i_ibufds_clk_ref/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.473    fpga_0/i_ibufds_clk_ref/OUT
    E45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.473 r  fpga_0/i_ibufds_clk_ref/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.882    fpga_0/clk_200_prebufg
    BUFGCE_X0Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.913 r  fpga_0/i_bufg_200/O
    X6Y13 (CLOCK_ROOT)   net (fo=84, routed)          1.944     2.857    fpga_0/i_bufg_200_n_0
    BITSLICE_CONTROL_X1Y116
                         IDELAYCTRL                                   r  fpga_0/i_idelayctrl_REPLICATED_0_9/REFCLK
                         clock pessimism             -0.518     2.339    
    BITSLICE_CONTROL_X1Y116
                         IDELAYCTRL (Remov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                      0.431     2.770    fpga_0/i_idelayctrl_REPLICATED_0_9
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           3.379    
  -------------------------------------------------------------------
                         slack                                  0.609    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core_prebufg
  To Clock:  clk_core_prebufg

Setup :            0  Failing Endpoints,  Worst Slack       37.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.210ns  (required time - arrival time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_rx_d_reg[140]/CLR
                            (recovery check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_core_prebufg rise@48.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        10.525ns  (logic 0.140ns (1.330%)  route 10.385ns (98.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 52.456 - 48.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.844ns (routing 1.887ns, distribution 2.957ns)
  Clock Net Delay (Destination): 4.618ns (routing 1.724ns, distribution 2.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.844     5.626    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     5.766 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)       10.385    16.151    fpga_0/reset_clk_core
    SLICE_X307Y685       FDCE                                         f  fpga_0/data_rx_d_reg[140]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513    52.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.409    47.325 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.422    47.747    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    47.838 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.618    52.456    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X307Y685       FDCE                                         r  fpga_0/data_rx_d_reg[140]/C
                         clock pessimism              1.150    53.605    
                         clock uncertainty           -0.151    53.454    
    SLICE_X307Y685       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    53.361    fpga_0/data_rx_d_reg[140]
  -------------------------------------------------------------------
                         required time                         53.361    
                         arrival time                         -16.151    
  -------------------------------------------------------------------
                         slack                                 37.210    

Slack (MET) :             37.210ns  (required time - arrival time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_rx_d_reg[141]/CLR
                            (recovery check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_core_prebufg rise@48.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        10.525ns  (logic 0.140ns (1.330%)  route 10.385ns (98.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 52.456 - 48.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.844ns (routing 1.887ns, distribution 2.957ns)
  Clock Net Delay (Destination): 4.618ns (routing 1.724ns, distribution 2.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.844     5.626    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     5.766 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)       10.385    16.151    fpga_0/reset_clk_core
    SLICE_X307Y685       FDCE                                         f  fpga_0/data_rx_d_reg[141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513    52.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.409    47.325 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.422    47.747    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    47.838 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.618    52.456    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X307Y685       FDCE                                         r  fpga_0/data_rx_d_reg[141]/C
                         clock pessimism              1.150    53.605    
                         clock uncertainty           -0.151    53.454    
    SLICE_X307Y685       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.093    53.361    fpga_0/data_rx_d_reg[141]
  -------------------------------------------------------------------
                         required time                         53.361    
                         arrival time                         -16.151    
  -------------------------------------------------------------------
                         slack                                 37.210    

Slack (MET) :             37.210ns  (required time - arrival time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_rx_d_reg[142]/PRE
                            (recovery check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_core_prebufg rise@48.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        10.525ns  (logic 0.140ns (1.330%)  route 10.385ns (98.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 52.456 - 48.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.844ns (routing 1.887ns, distribution 2.957ns)
  Clock Net Delay (Destination): 4.618ns (routing 1.724ns, distribution 2.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.844     5.626    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     5.766 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)       10.385    16.151    fpga_0/reset_clk_core
    SLICE_X307Y685       FDPE                                         f  fpga_0/data_rx_d_reg[142]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513    52.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.409    47.325 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.422    47.747    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    47.838 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.618    52.456    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X307Y685       FDPE                                         r  fpga_0/data_rx_d_reg[142]/C
                         clock pessimism              1.150    53.605    
                         clock uncertainty           -0.151    53.454    
    SLICE_X307Y685       FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.093    53.361    fpga_0/data_rx_d_reg[142]
  -------------------------------------------------------------------
                         required time                         53.361    
                         arrival time                         -16.151    
  -------------------------------------------------------------------
                         slack                                 37.210    

Slack (MET) :             37.210ns  (required time - arrival time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_rx_d_reg[143]/CLR
                            (recovery check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_core_prebufg rise@48.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        10.525ns  (logic 0.140ns (1.330%)  route 10.385ns (98.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 52.456 - 48.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.844ns (routing 1.887ns, distribution 2.957ns)
  Clock Net Delay (Destination): 4.618ns (routing 1.724ns, distribution 2.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.844     5.626    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     5.766 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)       10.385    16.151    fpga_0/reset_clk_core
    SLICE_X307Y685       FDCE                                         f  fpga_0/data_rx_d_reg[143]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513    52.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.409    47.325 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.422    47.747    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    47.838 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.618    52.456    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X307Y685       FDCE                                         r  fpga_0/data_rx_d_reg[143]/C
                         clock pessimism              1.150    53.605    
                         clock uncertainty           -0.151    53.454    
    SLICE_X307Y685       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.093    53.361    fpga_0/data_rx_d_reg[143]
  -------------------------------------------------------------------
                         required time                         53.361    
                         arrival time                         -16.151    
  -------------------------------------------------------------------
                         slack                                 37.210    

Slack (MET) :             37.348ns  (required time - arrival time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_rx_d_reg[72]/CLR
                            (recovery check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_core_prebufg rise@48.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        10.405ns  (logic 0.140ns (1.346%)  route 10.265ns (98.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 52.474 - 48.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.844ns (routing 1.887ns, distribution 2.957ns)
  Clock Net Delay (Destination): 4.636ns (routing 1.724ns, distribution 2.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.844     5.626    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     5.766 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)       10.265    16.031    fpga_0/reset_clk_core
    SLICE_X309Y676       FDCE                                         f  fpga_0/data_rx_d_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513    52.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.409    47.325 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.422    47.747    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    47.838 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.636    52.474    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X309Y676       FDCE                                         r  fpga_0/data_rx_d_reg[72]/C
                         clock pessimism              1.150    53.623    
                         clock uncertainty           -0.151    53.472    
    SLICE_X309Y676       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    53.379    fpga_0/data_rx_d_reg[72]
  -------------------------------------------------------------------
                         required time                         53.379    
                         arrival time                         -16.031    
  -------------------------------------------------------------------
                         slack                                 37.348    

Slack (MET) :             37.348ns  (required time - arrival time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_rx_d_reg[73]/CLR
                            (recovery check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_core_prebufg rise@48.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        10.405ns  (logic 0.140ns (1.346%)  route 10.265ns (98.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 52.474 - 48.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.844ns (routing 1.887ns, distribution 2.957ns)
  Clock Net Delay (Destination): 4.636ns (routing 1.724ns, distribution 2.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.844     5.626    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     5.766 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)       10.265    16.031    fpga_0/reset_clk_core
    SLICE_X309Y676       FDCE                                         f  fpga_0/data_rx_d_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513    52.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.409    47.325 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.422    47.747    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    47.838 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.636    52.474    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X309Y676       FDCE                                         r  fpga_0/data_rx_d_reg[73]/C
                         clock pessimism              1.150    53.623    
                         clock uncertainty           -0.151    53.472    
    SLICE_X309Y676       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    53.379    fpga_0/data_rx_d_reg[73]
  -------------------------------------------------------------------
                         required time                         53.379    
                         arrival time                         -16.031    
  -------------------------------------------------------------------
                         slack                                 37.348    

Slack (MET) :             37.348ns  (required time - arrival time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_rx_d_reg[75]/PRE
                            (recovery check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_core_prebufg rise@48.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        10.405ns  (logic 0.140ns (1.346%)  route 10.265ns (98.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 52.474 - 48.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.844ns (routing 1.887ns, distribution 2.957ns)
  Clock Net Delay (Destination): 4.636ns (routing 1.724ns, distribution 2.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.844     5.626    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     5.766 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)       10.265    16.031    fpga_0/reset_clk_core
    SLICE_X309Y676       FDPE                                         f  fpga_0/data_rx_d_reg[75]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513    52.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.409    47.325 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.422    47.747    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    47.838 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.636    52.474    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X309Y676       FDPE                                         r  fpga_0/data_rx_d_reg[75]/C
                         clock pessimism              1.150    53.623    
                         clock uncertainty           -0.151    53.472    
    SLICE_X309Y676       FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.093    53.379    fpga_0/data_rx_d_reg[75]
  -------------------------------------------------------------------
                         required time                         53.379    
                         arrival time                         -16.031    
  -------------------------------------------------------------------
                         slack                                 37.348    

Slack (MET) :             37.348ns  (required time - arrival time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_rx_d_reg[76]/PRE
                            (recovery check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_core_prebufg rise@48.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        10.405ns  (logic 0.140ns (1.346%)  route 10.265ns (98.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 52.474 - 48.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.844ns (routing 1.887ns, distribution 2.957ns)
  Clock Net Delay (Destination): 4.636ns (routing 1.724ns, distribution 2.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.844     5.626    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     5.766 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)       10.265    16.031    fpga_0/reset_clk_core
    SLICE_X309Y676       FDPE                                         f  fpga_0/data_rx_d_reg[76]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513    52.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.409    47.325 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.422    47.747    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    47.838 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.636    52.474    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X309Y676       FDPE                                         r  fpga_0/data_rx_d_reg[76]/C
                         clock pessimism              1.150    53.623    
                         clock uncertainty           -0.151    53.472    
    SLICE_X309Y676       FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.093    53.379    fpga_0/data_rx_d_reg[76]
  -------------------------------------------------------------------
                         required time                         53.379    
                         arrival time                         -16.031    
  -------------------------------------------------------------------
                         slack                                 37.348    

Slack (MET) :             37.348ns  (required time - arrival time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_rx_d_reg[61]/CLR
                            (recovery check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_core_prebufg rise@48.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        10.406ns  (logic 0.140ns (1.345%)  route 10.266ns (98.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 52.475 - 48.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.844ns (routing 1.887ns, distribution 2.957ns)
  Clock Net Delay (Destination): 4.637ns (routing 1.724ns, distribution 2.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.844     5.626    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     5.766 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)       10.266    16.032    fpga_0/reset_clk_core
    SLICE_X310Y676       FDCE                                         f  fpga_0/data_rx_d_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513    52.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.409    47.325 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.422    47.747    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    47.838 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.637    52.475    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X310Y676       FDCE                                         r  fpga_0/data_rx_d_reg[61]/C
                         clock pessimism              1.150    53.624    
                         clock uncertainty           -0.151    53.473    
    SLICE_X310Y676       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    53.380    fpga_0/data_rx_d_reg[61]
  -------------------------------------------------------------------
                         required time                         53.380    
                         arrival time                         -16.032    
  -------------------------------------------------------------------
                         slack                                 37.348    

Slack (MET) :             37.348ns  (required time - arrival time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_rx_d_reg[62]/PRE
                            (recovery check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_core_prebufg rise@48.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        10.406ns  (logic 0.140ns (1.345%)  route 10.266ns (98.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 52.475 - 48.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.844ns (routing 1.887ns, distribution 2.957ns)
  Clock Net Delay (Destination): 4.637ns (routing 1.724ns, distribution 2.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.501     0.681    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     0.782 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.844     5.626    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     5.766 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)       10.266    16.032    fpga_0/reset_clk_core
    SLICE_X310Y676       FDPE                                         f  fpga_0/data_rx_d_reg[62]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513    52.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.409    47.325 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.422    47.747    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    47.838 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        4.637    52.475    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X310Y676       FDPE                                         r  fpga_0/data_rx_d_reg[62]/C
                         clock pessimism              1.150    53.624    
                         clock uncertainty           -0.151    53.473    
    SLICE_X310Y676       FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.093    53.380    fpga_0/data_rx_d_reg[62]
  -------------------------------------------------------------------
                         required time                         53.380    
                         arrival time                         -16.032    
  -------------------------------------------------------------------
                         slack                                 37.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_d_reg[581]/PRE
                            (removal check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.049ns (8.581%)  route 0.522ns (91.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.285ns (routing 0.845ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.887     1.857    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.906 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)        0.522     2.428    fpga_0/reset_clk_core
    SLICE_X298Y774       FDPE                                         f  fpga_0/data_tx_d_reg[581]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.285     2.822    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X298Y774       FDPE                                         r  fpga_0/data_tx_d_reg[581]/C
                         clock pessimism             -0.762     2.060    
    SLICE_X298Y774       FDPE (Remov_HFF_SLICEM_C_PRE)
                                                      0.005     2.065    fpga_0/data_tx_d_reg[581]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_d_reg[582]/CLR
                            (removal check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.049ns (8.581%)  route 0.522ns (91.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.285ns (routing 0.845ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.887     1.857    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.906 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)        0.522     2.428    fpga_0/reset_clk_core
    SLICE_X298Y774       FDCE                                         f  fpga_0/data_tx_d_reg[582]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.285     2.822    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X298Y774       FDCE                                         r  fpga_0/data_tx_d_reg[582]/C
                         clock pessimism             -0.762     2.060    
    SLICE_X298Y774       FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     2.065    fpga_0/data_tx_d_reg[582]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_d_reg[583]/PRE
                            (removal check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.049ns (8.581%)  route 0.522ns (91.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.285ns (routing 0.845ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.887     1.857    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.906 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)        0.522     2.428    fpga_0/reset_clk_core
    SLICE_X298Y774       FDPE                                         f  fpga_0/data_tx_d_reg[583]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.285     2.822    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X298Y774       FDPE                                         r  fpga_0/data_tx_d_reg[583]/C
                         clock pessimism             -0.762     2.060    
    SLICE_X298Y774       FDPE (Remov_FFF_SLICEM_C_PRE)
                                                      0.005     2.065    fpga_0/data_tx_d_reg[583]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_reg[582]/CLR
                            (removal check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.049ns (8.581%)  route 0.522ns (91.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.285ns (routing 0.845ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.887     1.857    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.906 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)        0.522     2.428    fpga_0/reset_clk_core
    SLICE_X298Y774       FDCE                                         f  fpga_0/data_tx_reg[582]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.285     2.822    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X298Y774       FDCE                                         r  fpga_0/data_tx_reg[582]/C
                         clock pessimism             -0.762     2.060    
    SLICE_X298Y774       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     2.065    fpga_0/data_tx_reg[582]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_reg[583]/PRE
                            (removal check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.049ns (8.581%)  route 0.522ns (91.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.285ns (routing 0.845ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.887     1.857    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.906 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)        0.522     2.428    fpga_0/reset_clk_core
    SLICE_X298Y774       FDPE                                         f  fpga_0/data_tx_reg[583]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.285     2.822    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X298Y774       FDPE                                         r  fpga_0/data_tx_reg[583]/C
                         clock pessimism             -0.762     2.060    
    SLICE_X298Y774       FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                      0.005     2.065    fpga_0/data_tx_reg[583]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_reg[584]/PRE
                            (removal check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.049ns (8.581%)  route 0.522ns (91.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.822ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.285ns (routing 0.845ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.887     1.857    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.906 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)        0.522     2.428    fpga_0/reset_clk_core
    SLICE_X298Y774       FDPE                                         f  fpga_0/data_tx_reg[584]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.285     2.822    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X298Y774       FDPE                                         r  fpga_0/data_tx_reg[584]/C
                         clock pessimism             -0.762     2.060    
    SLICE_X298Y774       FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                      0.005     2.065    fpga_0/data_tx_reg[584]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_d_reg[598]/CLR
                            (removal check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.049ns (8.596%)  route 0.521ns (91.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.283ns (routing 0.845ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.887     1.857    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.906 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)        0.521     2.427    fpga_0/reset_clk_core
    SLICE_X299Y774       FDCE                                         f  fpga_0/data_tx_d_reg[598]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.283     2.820    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X299Y774       FDCE                                         r  fpga_0/data_tx_d_reg[598]/C
                         clock pessimism             -0.762     2.058    
    SLICE_X299Y774       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     2.063    fpga_0/data_tx_d_reg[598]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_d_reg[599]/CLR
                            (removal check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.049ns (8.596%)  route 0.521ns (91.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.283ns (routing 0.845ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.887     1.857    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.906 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)        0.521     2.427    fpga_0/reset_clk_core
    SLICE_X299Y774       FDCE                                         f  fpga_0/data_tx_d_reg[599]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.283     2.820    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X299Y774       FDCE                                         r  fpga_0/data_tx_d_reg[599]/C
                         clock pessimism             -0.762     2.058    
    SLICE_X299Y774       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     2.063    fpga_0/data_tx_d_reg[599]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_d_reg[600]/PRE
                            (removal check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.049ns (8.596%)  route 0.521ns (91.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.283ns (routing 0.845ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.887     1.857    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.906 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)        0.521     2.427    fpga_0/reset_clk_core
    SLICE_X299Y774       FDPE                                         f  fpga_0/data_tx_d_reg[600]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.283     2.820    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X299Y774       FDPE                                         r  fpga_0/data_tx_d_reg[600]/C
                         clock pessimism             -0.762     2.058    
    SLICE_X299Y774       FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                      0.005     2.063    fpga_0/data_tx_d_reg[600]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 fpga_0/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/data_tx_reg[599]/CLR
                            (removal check against rising-edge clock clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core_prebufg rise@0.000ns - clk_core_prebufg rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.049ns (8.596%)  route 0.521ns (91.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.762ns
  Clock Net Delay (Source):      1.887ns (routing 0.768ns, distribution 1.119ns)
  Clock Net Delay (Destination): 2.283ns (routing 0.845ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.167    -0.057    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -0.030 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        1.887     1.857    fpga_0/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X296Y773       FDPE                                         r  fpga_0/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X296Y773       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.906 f  fpga_0/i_reset_resync/rst_out_reg/Q
                         net (fo=2193, routed)        0.521     2.427    fpga_0/reset_clk_core
    SLICE_X299Y774       FDCE                                         f  fpga_0/data_tx_reg[599]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core_prebufg rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT0
                         net (fo=1, routed)           0.209     0.506    fpga_0/clk_core_prebufg
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.537 r  fpga_0/i_bufg_core/O
    X3Y8 (CLOCK_ROOT)    net (fo=3086, routed)        2.283     2.820    fpga_0/clk_core
    SLR Crossing[1->2]   
    SLICE_X299Y774       FDCE                                         r  fpga_0/data_tx_reg[599]/C
                         clock pessimism             -0.762     2.058    
    SLICE_X299Y774       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     2.063    fpga_0/data_tx_reg[599]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_oserdes
  To Clock:  clk_oserdes

Setup :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[4]/CLR
                            (recovery check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.139ns (4.037%)  route 3.304ns (95.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 8.715 - 4.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    1.402ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.214ns (routing 3.417ns, distribution 1.797ns)
  Clock Net Delay (Destination): 4.692ns (routing 3.120ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.214     6.243    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X300Y755       FDPE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y755       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.382 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         3.304     9.686    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X300Y728       FDCE                                         f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.692     8.715    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X300Y728       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[4]/C
                         clock pessimism              1.402    10.116    
                         clock uncertainty           -0.098    10.018    
    SLICE_X300Y728       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     9.925    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[4]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[5]/CLR
                            (recovery check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.139ns (4.037%)  route 3.304ns (95.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 8.715 - 4.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    1.402ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.214ns (routing 3.417ns, distribution 1.797ns)
  Clock Net Delay (Destination): 4.692ns (routing 3.120ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.214     6.243    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X300Y755       FDPE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y755       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.382 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         3.304     9.686    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X300Y728       FDCE                                         f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.692     8.715    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X300Y728       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[5]/C
                         clock pessimism              1.402    10.116    
                         clock uncertainty           -0.098    10.018    
    SLICE_X300Y728       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     9.925    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[5]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[6]/CLR
                            (recovery check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.139ns (4.037%)  route 3.304ns (95.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 8.715 - 4.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    1.402ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.214ns (routing 3.417ns, distribution 1.797ns)
  Clock Net Delay (Destination): 4.692ns (routing 3.120ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.214     6.243    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X300Y755       FDPE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y755       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.382 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         3.304     9.686    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X300Y728       FDCE                                         f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.692     8.715    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X300Y728       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[6]/C
                         clock pessimism              1.402    10.116    
                         clock uncertainty           -0.098    10.018    
    SLICE_X300Y728       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093     9.925    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[6]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[7]/CLR
                            (recovery check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.139ns (4.037%)  route 3.304ns (95.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 8.715 - 4.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    1.402ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.214ns (routing 3.417ns, distribution 1.797ns)
  Clock Net Delay (Destination): 4.692ns (routing 3.120ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.214     6.243    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X300Y755       FDPE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y755       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.382 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         3.304     9.686    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X300Y728       FDCE                                         f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.692     8.715    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X300Y728       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[7]/C
                         clock pessimism              1.402    10.116    
                         clock uncertainty           -0.098    10.018    
    SLICE_X300Y728       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093     9.925    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[7]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[0]/CLR
                            (recovery check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.139ns (4.050%)  route 3.293ns (95.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 8.713 - 4.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    1.402ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.214ns (routing 3.417ns, distribution 1.797ns)
  Clock Net Delay (Destination): 4.690ns (routing 3.120ns, distribution 1.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.214     6.243    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X300Y755       FDPE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y755       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.382 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         3.293     9.675    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X300Y728       FDCE                                         f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.690     8.713    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X300Y728       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[0]/C
                         clock pessimism              1.402    10.114    
                         clock uncertainty           -0.098    10.016    
    SLICE_X300Y728       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093     9.923    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[0]
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.139ns (4.050%)  route 3.293ns (95.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 8.713 - 4.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    1.402ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.214ns (routing 3.417ns, distribution 1.797ns)
  Clock Net Delay (Destination): 4.690ns (routing 3.120ns, distribution 1.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.214     6.243    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X300Y755       FDPE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y755       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.382 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         3.293     9.675    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X300Y728       FDCE                                         f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.690     8.713    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X300Y728       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[0]_rep/C
                         clock pessimism              1.402    10.114    
                         clock uncertainty           -0.098    10.016    
    SLICE_X300Y728       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093     9.923    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[2]/CLR
                            (recovery check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.139ns (4.050%)  route 3.293ns (95.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 8.713 - 4.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    1.402ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.214ns (routing 3.417ns, distribution 1.797ns)
  Clock Net Delay (Destination): 4.690ns (routing 3.120ns, distribution 1.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.214     6.243    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X300Y755       FDPE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y755       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.382 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         3.293     9.675    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X300Y728       FDCE                                         f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.690     8.713    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X300Y728       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[2]/C
                         clock pessimism              1.402    10.114    
                         clock uncertainty           -0.098    10.016    
    SLICE_X300Y728       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093     9.923    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[2]
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[3]/CLR
                            (recovery check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.139ns (4.050%)  route 3.293ns (95.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 8.713 - 4.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    1.402ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.214ns (routing 3.417ns, distribution 1.797ns)
  Clock Net Delay (Destination): 4.690ns (routing 3.120ns, distribution 1.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.214     6.243    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X300Y755       FDPE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y755       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.382 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         3.293     9.675    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X300Y728       FDCE                                         f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.690     8.713    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X300Y728       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[3]/C
                         clock pessimism              1.402    10.114    
                         clock uncertainty           -0.098    10.016    
    SLICE_X300Y728       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093     9.923    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[2].data_select_reg[3]
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[4]/CLR
                            (recovery check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.139ns (4.089%)  route 3.260ns (95.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 8.724 - 4.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    1.402ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.214ns (routing 3.417ns, distribution 1.797ns)
  Clock Net Delay (Destination): 4.701ns (routing 3.120ns, distribution 1.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.214     6.243    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X300Y755       FDPE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y755       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.382 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         3.260     9.642    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X299Y722       FDCE                                         f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.701     8.724    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X299Y722       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[4]/C
                         clock pessimism              1.402    10.125    
                         clock uncertainty           -0.098    10.027    
    SLICE_X299Y722       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     9.934    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[4]
  -------------------------------------------------------------------
                         required time                          9.934    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[5]/CLR
                            (recovery check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_oserdes rise@4.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.139ns (4.089%)  route 3.260ns (95.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 8.724 - 4.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    1.402ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      5.214ns (routing 3.417ns, distribution 1.797ns)
  Clock Net Delay (Destination): 4.701ns (routing 3.120ns, distribution 1.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.897     5.598    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.418     0.180 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.504     0.684    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.345     1.029 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         5.214     6.243    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X300Y755       FDPE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y755       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.139     6.382 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         3.260     9.642    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X299Y722       FDCE                                         f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      4.000     4.000 r  
    Y47                                               0.000     4.000 r  clk_p (IN)
                         net (fo=0)                   0.000     4.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     4.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055     4.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722     5.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091     5.221 r  vio_inst_i_1/O
                         net (fo=1465, routed)        3.513     8.734    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -5.409     3.325 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.438     3.763    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.260     4.023 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         4.701     8.724    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X299Y722       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[5]/C
                         clock pessimism              1.402    10.125    
                         clock uncertainty           -0.098    10.027    
    SLICE_X299Y722       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     9.934    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[0].data_select_reg[5]
  -------------------------------------------------------------------
                         required time                          9.934    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  0.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].data_select_reg[3]/CLR
                            (removal check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Net Delay (Source):      2.054ns (routing 1.401ns, distribution 0.653ns)
  Clock Net Delay (Destination): 2.330ns (routing 1.545ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.054     2.018    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X300Y755       FDPE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y755       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.067 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         0.169     2.236    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X298Y755       FDCE                                         f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].data_select_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.330     2.958    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y755       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].data_select_reg[3]/C
                         clock pessimism             -0.871     2.088    
    SLICE_X298Y755       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     2.093    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].data_select_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[0]/CLR
                            (removal check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.902ns
  Clock Net Delay (Source):      2.027ns (routing 1.401ns, distribution 0.626ns)
  Clock Net Delay (Destination): 2.305ns (routing 1.545ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.027     1.991    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X299Y685       FDPE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y685       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.040 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         0.170     2.210    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X298Y683       FDCE                                         f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.305     2.933    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y683       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[0]/C
                         clock pessimism             -0.902     2.031    
    SLICE_X298Y683       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     2.036    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[0]_rep/CLR
                            (removal check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.902ns
  Clock Net Delay (Source):      2.027ns (routing 1.401ns, distribution 0.626ns)
  Clock Net Delay (Destination): 2.305ns (routing 1.545ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.027     1.991    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X299Y685       FDPE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y685       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.040 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         0.170     2.210    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X298Y683       FDCE                                         f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.305     2.933    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y683       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[0]_rep/C
                         clock pessimism             -0.902     2.031    
    SLICE_X298Y683       FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.036    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[1]/CLR
                            (removal check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.902ns
  Clock Net Delay (Source):      2.027ns (routing 1.401ns, distribution 0.626ns)
  Clock Net Delay (Destination): 2.305ns (routing 1.545ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.027     1.991    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X299Y685       FDPE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y685       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.040 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         0.170     2.210    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X298Y683       FDCE                                         f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.305     2.933    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y683       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[1]/C
                         clock pessimism             -0.902     2.031    
    SLICE_X298Y683       FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     2.036    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[1]_rep/CLR
                            (removal check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.902ns
  Clock Net Delay (Source):      2.027ns (routing 1.401ns, distribution 0.626ns)
  Clock Net Delay (Destination): 2.305ns (routing 1.545ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.027     1.991    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X299Y685       FDPE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y685       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.040 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         0.170     2.210    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X298Y683       FDCE                                         f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.305     2.933    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y683       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[1]_rep/C
                         clock pessimism             -0.902     2.031    
    SLICE_X298Y683       FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     2.036    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[2]/CLR
                            (removal check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.902ns
  Clock Net Delay (Source):      2.027ns (routing 1.401ns, distribution 0.626ns)
  Clock Net Delay (Destination): 2.305ns (routing 1.545ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.027     1.991    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X299Y685       FDPE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y685       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.040 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         0.170     2.210    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X298Y683       FDCE                                         f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.305     2.933    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y683       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[2]/C
                         clock pessimism             -0.902     2.031    
    SLICE_X298Y683       FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     2.036    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].checksum_reg[0]/CLR
                            (removal check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.049ns (19.368%)  route 0.204ns (80.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.868ns
  Clock Net Delay (Source):      2.027ns (routing 1.401ns, distribution 0.626ns)
  Clock Net Delay (Destination): 2.299ns (routing 1.545ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.027     1.991    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X299Y685       FDPE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y685       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.040 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         0.204     2.244    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X297Y683       FDCE                                         f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].checksum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.299     2.927    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X297Y683       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].checksum_reg[0]/C
                         clock pessimism             -0.868     2.060    
    SLICE_X297Y683       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     2.065    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].checksum_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].checksum_reg[1]/CLR
                            (removal check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.049ns (19.368%)  route 0.204ns (80.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.868ns
  Clock Net Delay (Source):      2.027ns (routing 1.401ns, distribution 0.626ns)
  Clock Net Delay (Destination): 2.299ns (routing 1.545ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.027     1.991    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X299Y685       FDPE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y685       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.040 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         0.204     2.244    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X297Y683       FDCE                                         f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].checksum_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.299     2.927    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X297Y683       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].checksum_reg[1]/C
                         clock pessimism             -0.868     2.060    
    SLICE_X297Y683       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     2.065    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].checksum_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].checksum_reg[0]/CLR
                            (removal check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.871ns
  Clock Net Delay (Source):      2.054ns (routing 1.401ns, distribution 0.653ns)
  Clock Net Delay (Destination): 2.326ns (routing 1.545ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.054     2.018    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X300Y755       FDPE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y755       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.067 f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         0.206     2.273    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X298Y753       FDCE                                         f  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].checksum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.326     2.954    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y753       FDCE                                         r  fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].checksum_reg[0]/C
                         clock pessimism             -0.871     2.084    
    SLICE_X298Y753       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     2.089    fpga_0/pinmux_tx_bus[1].i_dnlvds_pinmux_tx/io[10].checksum_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[2]_rep/CLR
                            (removal check against rising-edge clock clk_oserdes  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_oserdes rise@0.000ns - clk_oserdes rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.049ns (19.141%)  route 0.207ns (80.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.902ns
  Clock Net Delay (Source):      2.027ns (routing 1.401ns, distribution 0.626ns)
  Clock Net Delay (Destination): 2.314ns (routing 1.545ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.486     2.094    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.318    -0.224 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.168    -0.056    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.020    -0.036 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.027     1.991    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/clk_out
    SLR Crossing[1->2]   
    SLICE_X299Y685       FDPE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X299Y685       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.040 f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/i_reset_resync/rst_out_reg/Q
                         net (fo=288, routed)         0.207     2.247    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/reset_sync
    SLICE_X298Y682       FDCE                                         f  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_oserdes rise edge)
                                                      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
                         net (fo=1465, routed)        1.684     2.630    fpga_0/clk
    MMCME3_ADV_X0Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT2)
                                                     -2.333     0.297 r  fpga_0/i_pll_user_clk/CLKOUT2
                         net (fo=2, routed)           0.210     0.507    fpga_0/clk_oserdes_2x_prebufg
    BUFGCE_DIV_X0Y25     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.121     0.628 r  fpga_0/i_bufg_oserdes/O
    X6Y11 (CLOCK_ROOT)   net (fo=578, routed)         2.314     2.942    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/clk_oserdes
    SLR Crossing[1->2]   
    SLICE_X298Y682       FDCE                                         r  fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[2]_rep/C
                         clock pessimism             -0.902     2.041    
    SLICE_X298Y682       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     2.046    fpga_0/pinmux_tx_bus[0].i_dnlvds_pinmux_tx/io[4].data_select_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.201    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack       46.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.355ns (26.122%)  route 1.004ns (73.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 52.774 - 48.000 ) 
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.006ns (routing 1.571ns, distribution 2.435ns)
  Clock Net Delay (Destination): 3.553ns (routing 1.435ns, distribution 2.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        4.006     5.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X277Y588       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X277Y588       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.137     5.844 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.184     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X277Y588       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.218     6.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.820     7.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X275Y585       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.553    52.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X275Y585       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.759    53.533    
                         clock uncertainty           -0.035    53.498    
    SLICE_X275Y585       FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.093    53.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         53.405    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                 46.338    

Slack (MET) :             46.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.355ns (26.122%)  route 1.004ns (73.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 52.774 - 48.000 ) 
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.006ns (routing 1.571ns, distribution 2.435ns)
  Clock Net Delay (Destination): 3.553ns (routing 1.435ns, distribution 2.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        4.006     5.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X277Y588       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X277Y588       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.137     5.844 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.184     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X277Y588       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.218     6.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.820     7.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X275Y585       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.553    52.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X275Y585       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.759    53.533    
                         clock uncertainty           -0.035    53.498    
    SLICE_X275Y585       FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.093    53.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         53.405    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                 46.338    

Slack (MET) :             46.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.372ns (33.155%)  route 0.750ns (66.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 52.756 - 48.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.997ns (routing 1.571ns, distribution 2.426ns)
  Clock Net Delay (Destination): 3.535ns (routing 1.435ns, distribution 2.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.997     5.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X274Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X274Y584       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.137     5.835 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.278     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X273Y584       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235     6.348 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.472     6.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X271Y584       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.535    52.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X271Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.760    53.515    
                         clock uncertainty           -0.035    53.480    
    SLICE_X271Y584       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.093    53.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         53.387    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                 46.567    

Slack (MET) :             46.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.372ns (33.155%)  route 0.750ns (66.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 52.756 - 48.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.997ns (routing 1.571ns, distribution 2.426ns)
  Clock Net Delay (Destination): 3.535ns (routing 1.435ns, distribution 2.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.997     5.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X274Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X274Y584       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.137     5.835 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.278     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X273Y584       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235     6.348 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.472     6.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X271Y584       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.535    52.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X271Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.760    53.515    
                         clock uncertainty           -0.035    53.480    
    SLICE_X271Y584       FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.093    53.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         53.387    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                 46.567    

Slack (MET) :             46.589ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.355ns (32.040%)  route 0.753ns (67.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 52.774 - 48.000 ) 
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.006ns (routing 1.571ns, distribution 2.435ns)
  Clock Net Delay (Destination): 3.553ns (routing 1.435ns, distribution 2.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        4.006     5.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X277Y588       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X277Y588       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.137     5.844 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.184     6.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X277Y588       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.218     6.246 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.569     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X275Y586       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.553    52.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X275Y586       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.759    53.533    
                         clock uncertainty           -0.035    53.498    
    SLICE_X275Y586       FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.093    53.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         53.405    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                 46.589    

Slack (MET) :             46.729ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.372ns (38.311%)  route 0.599ns (61.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 52.767 - 48.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    0.759ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.997ns (routing 1.571ns, distribution 2.426ns)
  Clock Net Delay (Destination): 3.546ns (routing 1.435ns, distribution 2.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.997     5.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X274Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X274Y584       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.137     5.835 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.278     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X273Y584       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.235     6.348 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.321     6.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X272Y584       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.546    52.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X272Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.759    53.526    
                         clock uncertainty           -0.035    53.491    
    SLICE_X272Y584       FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.093    53.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         53.398    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                 46.729    

Slack (MET) :             46.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.139ns (13.089%)  route 0.923ns (86.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 52.791 - 48.000 ) 
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.848ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.979ns (routing 1.571ns, distribution 2.408ns)
  Clock Net Delay (Destination): 3.570ns (routing 1.435ns, distribution 2.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.979     5.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X279Y591       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X279Y591       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.923     6.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X279Y590       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.570    52.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X279Y590       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.848    53.639    
                         clock uncertainty           -0.035    53.604    
    SLICE_X279Y590       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    53.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         53.511    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                 46.768    

Slack (MET) :             46.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.139ns (13.089%)  route 0.923ns (86.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 52.791 - 48.000 ) 
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.848ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.979ns (routing 1.571ns, distribution 2.408ns)
  Clock Net Delay (Destination): 3.570ns (routing 1.435ns, distribution 2.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.979     5.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X279Y591       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X279Y591       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.923     6.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X279Y590       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.570    52.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X279Y590       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.848    53.639    
                         clock uncertainty           -0.035    53.604    
    SLICE_X279Y590       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    53.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         53.511    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                 46.768    

Slack (MET) :             46.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.139ns (13.101%)  route 0.922ns (86.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 52.790 - 48.000 ) 
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.848ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.979ns (routing 1.571ns, distribution 2.408ns)
  Clock Net Delay (Destination): 3.569ns (routing 1.435ns, distribution 2.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.979     5.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X279Y591       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X279Y591       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.922     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X278Y590       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.569    52.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X278Y590       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.848    53.638    
                         clock uncertainty           -0.035    53.603    
    SLICE_X278Y590       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    53.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         53.510    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 46.768    

Slack (MET) :             46.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
                            (recovery check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            48.000ns  (clk_p rise@48.000ns - clk_p rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.139ns (13.101%)  route 0.922ns (86.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 52.790 - 48.000 ) 
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.848ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.979ns (routing 1.571ns, distribution 2.408ns)
  Clock Net Delay (Destination): 3.569ns (routing 1.435ns, distribution 2.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.557     0.557 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.104     0.661    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.661 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.939     1.600    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     1.701 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.979     5.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X279Y591       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X279Y591       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.139     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.922     6.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X278Y590       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     48.000    48.000 r  
    Y47                                               0.000    48.000 r  clk_p (IN)
                         net (fo=0)                   0.000    48.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353    48.353 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.055    48.408    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.408 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.722    49.130    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    49.221 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        3.569    52.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X278Y590       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]/C
                         clock pessimism              0.848    53.638    
                         clock uncertainty           -0.035    53.603    
    SLICE_X278Y590       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    53.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]
  -------------------------------------------------------------------
                         required time                         53.510    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 46.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Net Delay (Source):      1.561ns (routing 0.629ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.693ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.561     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X274Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X274Y584       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.217 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.130     2.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X274Y584       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.793     2.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X274Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.536     2.204    
    SLICE_X274Y584       FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Net Delay (Source):      1.550ns (routing 0.629ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.693ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.550     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X271Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X271Y584       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.206 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.166     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X271Y585       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.794     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X271Y585       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.525     2.216    
    SLICE_X271Y585       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.048ns (22.430%)  route 0.166ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Net Delay (Source):      1.550ns (routing 0.629ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.693ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.550     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X271Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X271Y584       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.206 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.166     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X271Y585       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.794     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X271Y585       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.525     2.216    
    SLICE_X271Y585       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      1.550ns (routing 0.629ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.693ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.550     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X271Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X271Y584       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.206 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.172     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X271Y585       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.797     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X271Y585       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.524     2.219    
    SLICE_X271Y585       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     2.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      1.550ns (routing 0.629ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.693ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.550     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X271Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X271Y584       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.206 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.172     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X271Y585       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.797     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X271Y585       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.524     2.219    
    SLICE_X271Y585       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     2.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      1.550ns (routing 0.629ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.693ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.550     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X271Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X271Y584       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.206 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.172     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X271Y585       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.797     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X271Y585       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.524     2.219    
    SLICE_X271Y585       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     2.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      1.550ns (routing 0.629ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.693ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.550     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X271Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X271Y584       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.206 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.172     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X271Y585       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.797     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X271Y585       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.524     2.219    
    SLICE_X271Y585       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     2.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      1.550ns (routing 0.629ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.693ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.550     2.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X271Y584       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X271Y584       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     2.206 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.172     2.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X271Y585       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.797     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X271Y585       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.524     2.219    
    SLICE_X271Y585       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     2.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.049ns (18.702%)  route 0.213ns (81.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Net Delay (Source):      1.563ns (routing 0.629ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.693ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.563     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X279Y591       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X279Y591       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.213     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X280Y589       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.810     2.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X280Y589       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.486     2.270    
    SLICE_X280Y589       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     2.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_p  {rise@0.000ns fall@24.000ns period=48.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.049ns (18.702%)  route 0.213ns (81.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Net Delay (Source):      1.563ns (routing 0.629ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.693ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.203     0.203 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.581    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.608 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.563     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X279Y591       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X279Y591       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.213     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X280Y589       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    Y47                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    fpga_0/i_ibufds_clk_system/I
    HPIOBDIFFINBUF_X0Y155
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.458     0.458 r  fpga_0/i_ibufds_clk_system/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    fpga_0/i_ibufds_clk_system/OUT
    Y47                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  fpga_0/i_ibufds_clk_system/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.915    fpga_0_n_76
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.946 r  vio_inst_i_1/O
    X3Y7 (CLOCK_ROOT)    net (fo=1465, routed)        1.810     2.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X280Y589       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism             -0.486     2.270    
    SLICE_X280Y589       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.409ns (20.573%)  route 1.579ns (79.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 38.200 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.820ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.439     7.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X280Y577       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.714     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X280Y584       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.075    38.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X280Y584       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.930    39.130    
                         clock uncertainty           -0.035    39.095    
    SLICE_X280Y584       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    39.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         39.002    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 30.726    

Slack (MET) :             30.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.409ns (20.573%)  route 1.579ns (79.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 38.200 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.820ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.439     7.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X280Y577       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.714     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X280Y584       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.075    38.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X280Y584       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.930    39.130    
                         clock uncertainty           -0.035    39.095    
    SLICE_X280Y584       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    39.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         39.002    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 30.726    

Slack (MET) :             30.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.409ns (20.573%)  route 1.579ns (79.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 38.200 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.820ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.439     7.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X280Y577       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.714     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X280Y584       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.075    38.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X280Y584       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.930    39.130    
                         clock uncertainty           -0.035    39.095    
    SLICE_X280Y584       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093    39.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         39.002    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 30.726    

Slack (MET) :             30.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.409ns (20.573%)  route 1.579ns (79.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 38.200 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.820ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.439     7.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X280Y577       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.714     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X280Y584       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.075    38.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X280Y584       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.930    39.130    
                         clock uncertainty           -0.035    39.095    
    SLICE_X280Y584       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.093    39.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         39.002    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 30.726    

Slack (MET) :             30.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.409ns (20.573%)  route 1.579ns (79.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 38.200 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.820ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.439     7.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X280Y577       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.714     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X280Y584       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.075    38.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X280Y584       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.930    39.130    
                         clock uncertainty           -0.035    39.095    
    SLICE_X280Y584       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093    39.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         39.002    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 30.726    

Slack (MET) :             30.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.409ns (20.573%)  route 1.579ns (79.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 38.200 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.820ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.439     7.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X280Y577       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.714     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X280Y584       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.075    38.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X280Y584       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.930    39.130    
                         clock uncertainty           -0.035    39.095    
    SLICE_X280Y584       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.093    39.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         39.002    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 30.726    

Slack (MET) :             30.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.409ns (20.573%)  route 1.579ns (79.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 38.200 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.820ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.439     7.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X280Y577       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.714     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X280Y584       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.075    38.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X280Y584       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.930    39.130    
                         clock uncertainty           -0.035    39.095    
    SLICE_X280Y584       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093    39.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         39.002    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 30.726    

Slack (MET) :             30.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.409ns (20.573%)  route 1.579ns (79.427%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 38.200 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.820ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.439     7.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X280Y577       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.714     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X280Y584       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.075    38.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X280Y584       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.930    39.130    
                         clock uncertainty           -0.035    39.095    
    SLICE_X280Y584       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093    39.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         39.002    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 30.726    

Slack (MET) :             30.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.409ns (22.559%)  route 1.404ns (77.441%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 38.198 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.820ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.439     7.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X280Y577       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.539     8.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X281Y583       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.073    38.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X281Y583       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.930    39.128    
                         clock uncertainty           -0.035    39.093    
    SLICE_X281Y583       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    39.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                 30.899    

Slack (MET) :             30.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.409ns (22.559%)  route 1.404ns (77.441%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 38.198 - 33.000 ) 
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.389ns (routing 0.896ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.820ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.798     3.798    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.101     3.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.389     6.288    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X283Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X283Y573       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.138     6.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.426     6.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X283Y573       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.218     7.070 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.439     7.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X280Y577       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.053     7.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.539     8.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X281Y583       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.034    36.034    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.091    36.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         2.073    38.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X281Y583       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.930    39.128    
                         clock uncertainty           -0.035    39.093    
    SLICE_X281Y583       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.093    39.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                 30.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.049ns (21.778%)  route 0.176ns (78.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.620ns
  Clock Net Delay (Source):      0.852ns (routing 0.340ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.376ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.852     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X274Y587       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X274Y587       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.176     2.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X273Y588       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.020     3.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X273Y588       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.620     2.600    
    SLICE_X273Y588       FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     2.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.048ns (20.253%)  route 0.189ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Net Delay (Source):      0.856ns (routing 0.340ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.376ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.856     2.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X272Y585       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y585       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X270Y589       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.008     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X270Y589       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.621     2.587    
    SLICE_X270Y589       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.048ns (20.253%)  route 0.189ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Net Delay (Source):      0.856ns (routing 0.340ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.376ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.856     2.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X272Y585       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y585       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X270Y589       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.008     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X270Y589       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.621     2.587    
    SLICE_X270Y589       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.048ns (20.253%)  route 0.189ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Net Delay (Source):      0.856ns (routing 0.340ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.376ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.856     2.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X272Y585       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y585       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X270Y589       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.008     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X270Y589       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.621     2.587    
    SLICE_X270Y589       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.048ns (20.253%)  route 0.189ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Net Delay (Source):      0.856ns (routing 0.340ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.376ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.856     2.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X272Y585       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y585       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X270Y589       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.008     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X270Y589       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.621     2.587    
    SLICE_X270Y589       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.048ns (20.253%)  route 0.189ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Net Delay (Source):      0.856ns (routing 0.340ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.376ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.856     2.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X272Y585       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y585       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X270Y589       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.008     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X270Y589       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.621     2.587    
    SLICE_X270Y589       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.048ns (20.253%)  route 0.189ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Net Delay (Source):      0.856ns (routing 0.340ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.376ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.856     2.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X272Y585       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y585       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X270Y589       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.008     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X270Y589       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.621     2.587    
    SLICE_X270Y589       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.048ns (20.253%)  route 0.189ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Net Delay (Source):      0.856ns (routing 0.340ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.376ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.856     2.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X272Y585       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y585       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X270Y589       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.008     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X270Y589       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.621     2.587    
    SLICE_X270Y589       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.048ns (20.253%)  route 0.189ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Net Delay (Source):      0.856ns (routing 0.340ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.376ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.856     2.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X272Y585       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y585       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X270Y589       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.008     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X270Y589       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.621     2.587    
    SLICE_X270Y589       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     2.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.592    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.048ns (19.835%)  route 0.194ns (80.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.210ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Net Delay (Source):      0.856ns (routing 0.340ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.376ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.634     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         0.856     2.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X272Y585       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y585       FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.194     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X270Y589       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X6Y9 (CLOCK_ROOT)    net (fo=494, routed)         1.010     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X270Y589       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.621     2.589    
    SLICE_X270Y589       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     2.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_core_prebufg
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        3.441ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/i_reset_resync/rst_in_dly_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/i_reset_resync/rst_out_reg/PRE
  Path Group:             **default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.466ns  (logic 0.140ns (30.043%)  route 0.326ns (69.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X303Y761                                    0.000     0.000 r  fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/i_reset_resync/rst_in_dly_reg/C
    SLICE_X303Y761       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.140     0.140 f  fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/i_reset_resync/rst_in_dly_reg/Q
                         net (fo=1, routed)           0.326     0.466    fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/i_reset_resync/rst_in_dly
    SLICE_X303Y761       FDPE                                         f  fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/i_reset_resync/rst_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X303Y761       FDPE (Recov_fdpe_C_PRE)     -0.093     3.907    fpga_0/pinmux_rx_bus[0].i_dnlvds_pinmux_rx/i_reset_resync/rst_out_reg
  -------------------------------------------------------------------
                         required time                          3.907    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/i_reset_resync/rst_in_dly_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core_prebufg  {rise@0.000ns fall@24.000ns period=48.000ns})
  Destination:            fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/i_reset_resync/rst_out_reg/PRE
  Path Group:             **default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.463ns  (logic 0.140ns (30.238%)  route 0.323ns (69.762%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X300Y764                                    0.000     0.000 r  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/i_reset_resync/rst_in_dly_reg/C
    SLICE_X300Y764       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.140     0.140 f  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/i_reset_resync/rst_in_dly_reg/Q
                         net (fo=1, routed)           0.323     0.463    fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/i_reset_resync/rst_in_dly
    SLICE_X300Y764       FDPE                                         f  fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/i_reset_resync/rst_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X300Y764       FDPE (Recov_fdpe_C_PRE)     -0.093     3.907    fpga_0/pinmux_rx_bus[1].i_dnlvds_pinmux_rx/i_reset_resync/rst_out_reg
  -------------------------------------------------------------------
                         required time                          3.907    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  3.444    





