\hypertarget{group___i2_c___interrupt__configuration__definition}{}\doxysection{I2C Interrupt configuration definition}
\label{group___i2_c___interrupt__configuration__definition}\index{I2C Interrupt configuration definition@{I2C Interrupt configuration definition}}


I2C Interrupt definition Elements values convention\+: 0x\+XXXXXXXX.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___i2_c___interrupt__configuration__definition_gad3ff3f405b882aa4d2f91310aa1cc0df}\label{group___i2_c___interrupt__configuration__definition_gad3ff3f405b882aa4d2f91310aa1cc0df}} 
\#define {\bfseries I2\+C\+\_\+\+IT\+\_\+\+BUF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}
\item 
\mbox{\Hypertarget{group___i2_c___interrupt__configuration__definition_gadd59efa313e1598a084a1e5ec3905b02}\label{group___i2_c___interrupt__configuration__definition_gadd59efa313e1598a084a1e5ec3905b02}} 
\#define {\bfseries I2\+C\+\_\+\+IT\+\_\+\+EVT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}
\item 
\mbox{\Hypertarget{group___i2_c___interrupt__configuration__definition_gadba3667b439cbf4ba1e6e9aec961ab03}\label{group___i2_c___interrupt__configuration__definition_gadba3667b439cbf4ba1e6e9aec961ab03}} 
\#define {\bfseries I2\+C\+\_\+\+IT\+\_\+\+ERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
I2C Interrupt definition Elements values convention\+: 0x\+XXXXXXXX. 


\begin{DoxyItemize}
\item XXXXXXXX \+: Interrupt control mask 
\end{DoxyItemize}