1
2
0
2
c
e
D
2
2

]

C
D
.
s
c
[

1
v
4
8
6
1
1
.
2
1
1
2
:
v
i
X
r
a

HP-GNN: Generating High Throughput GNN Training
Implementation on CPU-FPGA Heterogeneous Platform

Yi-Chien Linâˆ—
yichienl@usc.edu
University of Southern California
Los Angeles, California, USA

Bingyi Zhangâˆ—
bingyizh@usc.edu
University of Southern California
Los Angeles, California, USA

Viktor Prasanna
prasanna@usc.edu
University of Southern California
Los Angeles, California, USA

ABSTRACT
Graph Neural Networks (GNNs) have shown great success in many
applications such as recommendation systems, molecular property
prediction, traffic prediction, etc. Recently, CPU-FPGA heteroge-
neous platforms have been used to accelerate many applications by
exploiting customizable data path and abundant user-controllable
on-chip memory resources of FPGAs. Yet, accelerating and deploy-
ing GNN training on such platforms requires not only expertise in
hardware design but also substantial development efforts.

We propose HP-GNN, a novel framework that generates high
throughput GNN training implementations on a given CPU-FPGA
platform that can benefit both application developers and machine
learning researchers. HP-GNN takes GNN training algorithms, GNN
models as the inputs, and automatically performs hardware map-
ping onto the target CPU-FPGA platform. HP-GNN consists of:
(1) data layout and internal representation that reduce the mem-
ory traffic and random memory accesses; (2) optimized hardware
templates that support various GNN models; (3) a design space
exploration engine for automatic hardware mapping; (4) high-level
application programming interfaces (APIs) that allows users to spec-
ify GNN training with only a handful of lines of code. To evaluate
HP-GNN, we experiment with two well-known sampling-based
GNN training algorithms and two GNN models. For each train-
ing algorithm and model, HP-GNN generates implementation on
a state-of-the-art CPU-FPGA platform. Compared with CPU-only
and CPU-GPU platforms, experimental results show that the gen-
erated implementations achieve 55.67Ã— and 2.17Ã— speedup on the
average, respectively. Compared with the state-of-the-art GNN
training implementations, HP-GNN achieves up to 4.45Ã— speedup.

CCS CONCEPTS
â€¢ Hardware â†’ Reconfigurable logic applications; Hardware
accelerators.

KEYWORDS
Graph Neural Networks; FPGA Framework; Hardware Acceleration

âˆ—Both authors contributed equally to this research.

Permission to make digital or hard copies of part or all of this work for personal or
classroom use is granted without fee provided that copies are not made or distributed
for profit or commercial advantage and that copies bear this notice and the full citation
on the first page. Copyrights for third-party components of this work must be honored.
For all other uses, contact the owner/author(s).
FPGA â€™22, February 27-March 1, 2022, Virtual Event, CA, USA
Â© 2022 Copyright held by the owner/author(s).
ACM ISBN 978-1-4503-9149-8/22/02.
https://doi.org/10.1145/3490422.3502359

ACM Reference Format:
Yi-Chien Lin, Bingyi Zhang, and Viktor Prasanna. 2022. HP-GNN: Gen-
erating High Throughput GNN Training Implementation on CPU-FPGA
Heterogeneous Platform. In Proceedings of the 2022 ACM/SIGDA Interna-
tional Symposium on Field-Programmable Gate Arrays (FPGA â€™22), February
27-March 1, 2022, Virtual Event, CA, USA. ACM, New York, NY, USA, 11 pages.
https://doi.org/10.1145/3490422.3502359

1 INTRODUCTION
Recently, Graph Neural Networks (GNNs) have shown great success
in many fields including recommendation systems [27, 33], molec-
ular property prediction [14], traffic prediction [16], etc. Initially,
GNN was trained using the full graph [17] as the input, directly.
However, as graphs become larger, full-graph GNN training be-
comes inefficient because the model is only updated once for each
epoch. Moreover, huge amount of intermediate results needs to be
stored in full-graph GNN training, which leads to high memory
footprint [20]. To overcome the above issues, many sampling-based
GNN training algorithms [2, 8, 14, 29] have been proposed for train-
ing the GNN models. Sampling-based methods first sample the full
graph to produce mini-batches, and then take these mini-batches as
input for training. The sampling-based mini-batch training methods
demonstrate great advantages compared with full-graph training
in terms of accuracy, generalization, and scalability for large-scale
graphs [2, 8, 14, 29]. Therefore, state-of-the-art GNN frameworks
[11, 23] adopt sampling-based mini-batch training algorithms.

Compared with the CPU-only platforms or CPU-GPU platforms,
CPU-FPGA platforms are promising platforms to deploy GNN train-
ing since this can support customized memory access pattern [32]
and data layout to reduce the substantial memory traffic and ran-
dom memory access in GNN training. However, deploying GNN
training on CPU-FPGA heterogeneous platform is challenging due
to notorious development efforts that requires hardware design
expertise. Though there are many FPGA-based GNN accelerators
[12, 19, 26, 30, 31], previous works either focus on full-graph GNN
inference, or a specific GNN model, or a specific GNN training
algorithm, and no general framework has been proposed.

Motivated by the challenges, we propose HP-GNN, a framework
for mapping GNN training on CPU-FPGA heterogeneous platform.
We first formulate an high-level abstraction to describe the com-
putation of sampling-based mini-batch GNN training. Then we
develop optimized hardware templates based on the GNN abstrac-
tion. In order to reduce development effort and eliminate the need
for hardware expertise, HP-GNN provides easy-to-use software pro-
gramming APIs that allow fast development without the need for
hardware programming. To achieve high throughput and automate
the accelerator generation process, we develop a general design

 
 
 
 
 
 
space exploration engine that optimizes the hardware configura-
tion based on the selected GNN training algorithm. In addition, we
propose a data layout and internal representation that reduces the
memory traffic and random memory access. We summarize our
contributions as follow:

â€¢ We propose a general framework for mapping various sam-
pling based mini-batch GNN training onto a CPU-FPGA
platform. We demonstrate the applicability of HP-GNN to
various sampling algorithms and GNN models.

â€¢ We provide high-level and easy-to-use software program-
ming interface that abstracts the hardware implementation
details.

â€¢ To enable hardware mapping and high throughput GNN
training, the proposed framework consists of the following
optimizations:
â€“ Data layout and internal representation that reduce the
memory traffic and random memory access caused by the
irregular computation pattern of GNN.

â€“ Optimized hardware templates that support various widely-

used GNN models.

â€“ General design space exploration algorithm that generates
hardware design configuration to optimize the training
throughput for various sampling methods and algorithmic
parameters.

â€¢ We evaluate our framework using two state-of-the-art GNN
models: GraphSAGE [14], GCN [17], along with two com-
monly used sampling methods: neighbor sampling [14], and
subgraph sampling [29]. Running on a Xilinx Alveo U250
board hosted by a 64-core AMD processor, the experimental
results show that the accelerators produced by our frame-
work can achieve 2.17Ã— throughput on the average compared
with a state-of-the-art GNN framework on CPU-GPU plat-
form.

2 BACKGROUND AND RELATED WORK
2.1 GNN Models

Figure 1: Computation abstraction of a GNN layer

Given an input graph G(V, E, ğ‘¿ ), a GNN model is specified by:

â€¢ ğ¿: number of layers.
â€¢ Vğ‘¡ : a set of target vertices to be inferred.
â€¢ ğ‘“ ğ‘™ : hidden dimension in layer ğ‘™ (1 â©½ ğ‘™ â©½ ğ¿).
â€¢ A mechanism of how to construct:

â€“ Vğ‘™ : the set of vertices in layer ğ‘™ (0 â©½ ğ‘™ â©½ ğ¿). |Vğ‘™ | denotes
the number of vertices in layer ğ‘™. Moreover, Vğ¿ = Vğ‘¡ .

â€“ ğ‘¨ğ‘™ âˆˆ R |Vğ‘™ âˆ’1 |Ã—|Vğ‘™ |: adjacency matrix for feature aggre-
gation in layer ğ‘™ (1 â©½ ğ‘™ â©½ ğ¿). ğ‘¨ğ‘™ defines the inter-layer
connectivity between Vğ‘™âˆ’1 and Vğ‘™ .

â€¢ ğ‘¾ğ‘™ âˆˆ Rğ‘“ ğ‘™ âˆ’1Ã—ğ‘“ ğ‘™

: weight matrix of layer ğ‘™ (1 â©½ ğ‘™ â©½ ğ¿) that is
used in update function to perform linear transformation of
vertex features.
â€¢ ğ‘¿ğ‘™ âˆˆ R |Vğ‘™ |Ã—ğ‘“ ğ‘™
â€¢ Aggregate() function that is used by each vertex to aggregate

: feature matrix of layer ğ‘™ (1 â©½ ğ‘™ â©½ ğ¿)

information from its neighbors.

â€¢ Update() function including an one-layer multi-layer per-
ception (MLP) and an activation function ğœ() that is used by
each vertex to perform feature transformation.

Figure 1 depicts the computation abstraction of a GNN layer. The
computations using a GNN model can also be expressed using the
ğ‘£ âˆˆ Rğ‘“ ğ‘™
aggregate-update paradigm [26], as shown in Algorithm 1. ğ’‰ğ‘™
ğ‘£ âˆˆ Rğ‘“ ğ‘™
is the feature vector of ğ‘£ âˆˆ Bğ‘™ in layer ğ‘™, and ğ’‚ğ‘™
is the
intermediate result of ğ‘£ âˆˆ Bğ‘™ . There are several widely used GNN

Algorithm 1 GNN Computation Abstraction

1: for ğ‘™ = 1...ğ¿ do
2:

for vertex ğ‘£ âˆˆ Vğ‘™ do

3:

4:

ğ‘£ = Aggregate(ğ’‰ğ‘™âˆ’1
ğ’‚ğ‘™
ğ‘£ = Update(ğ’‚ğ‘™
ğ’‰ğ‘™
end for

ğ‘¢
ğ‘–, ğ‘¾ğ‘™ , ğœ ())

5:
6: end for

: ğ‘¢ âˆˆ N (ğ‘£) and ğ‘¢ âˆˆ Vğ‘™âˆ’1)

models proposed in the literature:

GCN: GCN is proposed in [17]. Given the input graph G(V, E, ğ‘¿ ),

the GCN model is specified by:

â€¢ V1 = V2 = ... = Vğ¿ = Vğ‘‡ = V
â€¢ ğ‘¨1 = ğ‘¨2 = ... = ğ‘¨ğ¿ = ğ‘«âˆ’ 1

2 (ğ‘¨ + ğ‘° )ğ‘«âˆ’ 1

2 , where ğ‘¨ and ğ‘« are
the adjacency matrix and the Laplacian matrix of the input
graph. ğ‘° is the identity matrix.

â€¢ ğ¿: number of layers; ğ‘“ ğ‘™ : feature size in layer ğ‘™ (1 â©½ ğ‘™ â©½ ğ¿);
The Aggregate() function and Update() function of GCN are ex-
pressed as:

ğ‘™
ğ‘£ = Sum(

ğ’‚

ğ‘™
ğ‘£ = ReLU
ğ’‰

1
âˆšï¸ğ· (ğ‘£) Â· ğ· (ğ‘¢)
(cid:16)
ğ‘™ (cid:17)
ğ‘™ + ğ’ƒ

ğ‘™
ğ‘£ğ‘¾

ğ’‚

ğ‘™âˆ’1
Â· ğ’‰
ğ‘¢

: ğ‘¢ âˆˆ N (ğ‘£) âˆª {ğ‘£ })

(1)

where N (ğ‘£) denotes the neighbor set of ğ‘£ in Vğ‘™âˆ’1, ğ· (ğ‘£) denotes the
degree of vertex ğ‘£, and ğ’ƒğ‘™ denotes the bias of the update function.
GraphSAGE: GraphSAGE is proposed in [14] for inductive rep-
resentation learning on graphs. Starting from a set of target vertex
Vğ‘‡ , GraphSAGE neighbor sampler recursively samples the neigh-
bors to build V1, V2, ..., Vğ¿. The adjacency matrix ğ‘¨ğ‘™ defines the
edge connections between Vğ‘™âˆ’1 and Vğ‘™ , and each edge has weight
equal to one. The Aggregate() function and Update() function of
GraphSAGE are expressed as:
ğ‘™
ğ‘£ = ğ’‰

: ğ‘¢ âˆˆ N (ğ‘£) âˆª {ğ‘£ }

||Mean

ğ‘™âˆ’1
ğ’‰
ğ‘¢

ğ‘™âˆ’1
ğ‘£

ğ’‚

(cid:16)

(cid:17)

ğ‘™
ğ‘£ = ReLU
ğ’‰

(cid:16)

ğ‘™
ğ‘£ğ‘¾

ğ‘™ + ğ’ƒ

ğ’‚

ğ‘™ (cid:17)

(2)

Note: In the rest of the paper, we use GCN and GraphSAGE to

refer to their GNN-layer operators Aggregate(), Update().

/#J#?#*(â€¦$!*+K()?#â€¦â€¦Aggregate()Update(),#*(,#$!/#J#?#*(â€¦$!*+K()?#â€¦â€¦Aggregate()Update(),#*(,#$!2.2 GNN training
To train a GNN model, the GNN training process consists of five
stages [2, 8, 14, 29]: sampling, forward propagation, loss calculation,
back propagation and weight update. In the sampling stage, a set of
vertices and adjacency matrices are sampled from {Vğ‘™ : 0 â©½ ğ‘™ â©½ ğ¿}
and {ğ‘¨ğ‘™ : 1 â©½ ğ‘™ â©½ ğ¿} to form a mini-batch. We use Bğ‘™ to denote
the vertices sampled from Vğ‘™ in layer ğ‘™. ğ‘¨ğ‘™
ğ‘  denotes the sampled
adjacency matrix, which describes inter-layer connections (edges)
between Bğ‘™ and Bğ‘™âˆ’1 within the mini-batch. A mini-batch consists
of target vertices Bğ¿, sampled vertices for each layer {Bğ‘™ : 0 â©½ ğ‘™ â©½
ğ‘  : 1 â©½ ğ‘™ â©½ ğ¿ âˆ’ 1}. In
ğ¿ âˆ’ 1}, and sampled adjacency matrices {ğ‘¨1
the forward propagation stage, the mini-batch is processed layer by
: ğ‘£ğ‘– âˆˆ Bğ¿ } are
layer. The output embeddings in the last layer {ğ’‰ğ¿
ğ‘–
compared with the ground truth for loss calculation. The calculated
loss will be used as input for back propagation, which performs
a similar computation as forward propagation but in the reverse
direction. Finally, the gradients of ğ‘¾ğ‘™ in each layer are derived and
be used to update the weight. We show the steps of GNN training in
Algorithm 2. In Algorithm 2, Nğ‘  (ğ‘£) denotes neighbors of ğ‘£ in Bğ‘™âˆ’1
that are specified in ğ‘¨ğ‘™
ğ‘  . A GNN training algorithm is specified by
a sampling algorithm (see Section 2.3) to construct the mini-batch
that consists of {Bğ‘™ : 0 â©½ ğ‘™ â©½ ğ¿ âˆ’ 1} and {ğ‘¨1

ğ‘  : 1 â©½ ğ‘™ â©½ ğ¿ âˆ’ 1}.

In HP-GNN, we exploit data parallelism within each mini-batch
by aggregating and updating multiple vertices concurrently (shown
in Line 5 of Algorithm 2). The computation order within the same
mini-batch does not affect the final results. Thus, training in our
parallel framework leads to the same result and accuracy as training
in serial fashion.

Algorithm 2 Sampling-based GNN Training Algorithm

for vertex ğ‘£ âˆˆ Bğ‘™ do

ğ’‚ğ‘™
ğ‘£ = Aggregate(ğ’‰ğ‘™ âˆ’1
ğ‘¢
ğ’‰ğ‘™
ğ‘– , ğ‘¾ğ‘™ , ğœ ())
ğ‘£ = Update(ğ’‚ğ‘™
end for

1: for each iteration do
Sampling( )
2:
for ğ‘™ = 1...ğ¿ do
3:
4:
5:
6:
7:
8:
9:

end for
CalculateLoss({ğ’‰ğ¿
ğ‘–
BackPropagation( )

10:
11: WeightUpdate( )
12: end for

: ğ‘£ğ‘– âˆˆ Bğ¿ })

// Derive mini-batches
// Forward Propagation

: ğ‘¢ âˆˆ Nğ‘  (ğ‘£) and ğ‘¢ âˆˆ Bğ‘™ âˆ’1)

// Derive gradient of ğ‘Š ğ‘™

2.3 Sampling Algorithm
An algorithm to sample a mini-batch is specified by:

â€¢ A method to sample the vertices Bğ‘™ (0 â©½ ğ‘™ â©½ ğ¿) from Vğ‘™ .
â€¢ A method to construct the adjacency matrix ğ‘¨ğ‘™
ğ‘  (1 â©½ ğ‘™ â©½ ğ¿)

from ğ‘¨ğ‘™ .

By sampling the vertices Bğ‘™ (0 â©½ ğ‘™ â©½ ğ¿) and the adjacency matrix
ğ‘¨ğ‘™ (1 â©½ ğ‘™ â©½ ğ¿), we construct the mini-batch as the input for each
training iteration. Various sampling methods [2, 10, 14, 27, 29] are
proposed to form a mini-batch from input graphs. These sampling
methods [20] falls into three categories: neighbor sampling, layer-
wise sampling and subgraph sampling. We only introduce neighbor
sampling and subgraph sampling, since layer-wise sampling [2]
has the similar computation pattern with subgraph sampling [29].

Neighbor Sampling: Neighbor sampling [3, 14, 27] is a type of
sampling strategy that recursively samples the neighbors from the
target vertices. To perform neighbor sampling, users specify the
size of target vertices |Vğ‘¡ | and the neighbor sample size ğ‘ ğ‘†ğ‘™ for
each vertex in layer ğ‘™. The sampler first chooses a set of vertices
as target vertices Vğ‘¡ . Then, the sampler samples ğ‘ ğ‘†ğ¿ neighbors
for each vertex in Vğ‘¡ based on a specific probability distribution
(e.g., uniform distribution [14]). After the first iteration of neighbor
sampling, the set of 1-hop sampled neighbors Bğ¿âˆ’1 is obtained,
where |Bğ¿âˆ’1| = |Vğ‘¡ | Ã— ğ‘ ğ‘†ğ¿. Similarly, we obtain the 2-hop neigh-
bors Bğ¿âˆ’2 by sampling the neighbors of the 1-hop neighbors Bğ¿âˆ’1,
where |Bğ¿âˆ’2| = |Vğ‘¡ | Ã— ğ‘ ğ‘†ğ¿ Ã— ğ‘ ğ‘†ğ¿âˆ’1. By performing neighbor sam-
pling recursively, we obtain ğ¿-hop neighbors of the target vertices.
After obtaining {Bğ‘™ : 0 â©½ ğ‘™ â©½ ğ¿ âˆ’ 1} , ğ‘¨ğ‘™
ğ‘  (1 â©½ ğ‘™ â©½ ğ¿) is constructed
by:

ğ‘™
ğ‘  (ğ‘¢, ğ‘£) =
ğ‘¨

(cid:40)

ğ‘¨ğ‘™ (ğ‘¢, ğ‘£) ğ‘¢ âˆˆ Bğ‘™âˆ’1 and ğ‘£ âˆˆ Bğ‘™
otherwise
0

(3)

Subgraph Sampling: Subgraph sampling [8, 29] is a strategy to
sample a subgraph from the input graph and perform GNN infor-
mation propagation within the subgraph. In the subgraph sampling-
based method, users specify sampling budget ğ‘†ğµ which denotes
how many vertices to be sampled for the subgraph. Then, the sam-
pler samples ğ‘†ğµ of vertices or edges based on specific probability,
and induce a subgraph based on the sampled vertices or edges. For
subgraph sampling, the sampled vertices are identical for each layer,
i.e. B0 = B1 = ... = Bğ¿. The construction of ğ‘¨ğ‘™
ğ‘  (1 â©½ ğ‘™ â©½ ğ¿) is the
same as neighbor sampling.

2.4 Related work
Software GNN Frameworks. Several software GNN frame-
2.4.1
works [11, 23, 24, 33] have been proposed in the literature. PyTorch
Geometric (PyG) [11] is one of the most commonly-used frame-
works for GNN deployment that uses PyTorch [22] as the backend.
PyG users can describe various GNN models using PyGâ€™s message
passing API. Deep Graph Library (DGL) [23] adopts several par-
allelization strategies to achieve high performance and memory
efficiency for GNN computations. Moreover, DGL offers several
major frameworks [1, 4, 22] as the backend, allowing users to port
their model across frameworks. Aligraph [33] supports training on
heterogeneous attributed graph (HAG), i.e. graphs that contain dif-
ferent types of vertices and edges. These software frameworks share
similar features: They are built on existing frameworks [1, 4, 22],
and abstract away the detailed implementations by providing graph-
oriented APIs so that users can describe GNN models easily.

2.4.2 Hardware GNN Acceleration. GraphACT [28] performs sub-
graph sampling based GNN training on CPU-FPGA heterogeneous
platform. GraphACT exploits both task-level parallelism and data
parallelism, and adopts a redundancy reduction technique to re-
duce the number of on-chip memory accesses. However, GraphACT
optimizes the hardware design for inductive GNN models [14] us-
ing subgraph sampling, and does not support transductive model,
such as GCN . As shown in [15], different sampling algorithms per-
form well in different applications, so there is no one-size-fits-all
sampling algorithms. Rubik [6] decomposes GNN computations

Figure 2: Framework overview

into graph-level and node-level computations, and proposes hier-
archical task mapping strategies to exploit data reuse and paral-
lelism in the two computation levels. However, Rubik is an ASIC
accelerator that is hard to be optimized for various sampling algo-
rithms. DeepBuring-GL [18] is a FPGA framework to accelerate
GNN inference. DeepBuring-GL provides various templates to sup-
port different GNN computations and memory access patterns.
DeepBuring-GL analyzes the GNN model with the input graph to
identify performance bottleneck and choose appropriate hardware
templates for kernel implementation to accelerate GNN inference.
Though frameworks like DeepBuring-GL have been proposed, most
of the hardware acceleration works still require significant hard-
ware expertise to make use of them. Moreover, no framework has
been proposed to support various mini-batch GNN training on
CPU-FPGA platform, which motivates us to conduct this work. In
this paper, we build a framework to accelerate GNN training on
CPU-FPGA platform. Our framework provides infrastructures to
support various GNN models and training algorithms.

We summarize the benefits of using CPU-FPGA platform: while
CPU can support various sampling algorithms, FPGA platform
allows customizable data path and memory access pattern that can
be exploited to optimize the GNN training throughput.

3 FRAMEWORK
3.1 System Overview
Figure 3 depicts the mapping of graph data and various kernels onto
the CPU-FPGA heterogeneous platform. Sampling is performed on
the host CPU because CPU is flexible to support various sampling
algorithms; GNN operations including feature aggregation and fea-
ture update are performed on the proposed FPGA accelerator. Based
on this task assignment, the structural information of input graph
(V, E) is stored in the host memory for the host CPU to perform
sampling. After sampling is done, the structural information of the
mini-batch is generated and transferred to the FPGA local memory.
The vertex features ğ‘¿ are stored in the FPGA local memory to be
directly accessed by the FPGA accelerator, which can reduce the
overhead of data movement. The state-of-the-art FPGA boards [13]
have up to 260 GB memory; this can support medium size graph.
Regarding very large graphs, we store the vertex features in host
memory and transfer the vertex features of the mini-batch to the
FPGA accelerator after sampling.

Figure 3: System overview

3.2 Framework Overview
Figure 2 demonstrates the framework overview. The generated
design by the framework consists of two major components: (1)
a host program that manages CPU-FPGA communication, kernel
task scheduling and mini-batch sampling; (2) an accelerator design
that runs on the FPGA. To generate the mini-batch GNN training
implementation on CPU-FPGA platform, our framework takes the
user program as the input and generates a high-level abstraction
for mini-batch GNN training. In the input program, user specifies
the following parameters:

â€¢ GNN parameters: number of layers ğ¿; hidden dimension of
each layer: ğ‘“ ğ‘™ , (0 â©½ ğ‘™ â©½ ğ¿). The hidden dimensions also
define the dimension of weight matrix ğ‘¾ğ‘™ âˆˆ Rğ‘“ ğ‘™ Ã—ğ‘“ ğ‘™ +1

.

â€¢ Specify an off-the-shelf GNN model, or provide user-defined
functions (UDFs) for scatter( ), gather( ) and update( ) to
build custom GNN computation layer.

â€¢ Sampling algorithm and its parameters. For example, a neigh-
bor sampler for a 2-layer GNN model can be defined as Sam-
pler( â€™NeighborSamplerâ€™, L=2, budgets=[10, 25]) through our
high-level API described in Section 3.3. We provide several
off-the-shelf samplers for users to choose from.

The program parser extracts a GNN abstraction from user pro-
gram, which serves as the intermediate representation for the
software generator and hardware generator to generate the im-
plementations on CPU-FPGA platform. The GNN abstraction con-
sists of GNN model configuration (hidden dimensions ğ‘“ ğ‘™ , GNN
operators, number of layers ğ¿) and mini-batch configuration (num-
ber of vertices in each layer |Bğ‘™ |, (0 â©½ ğ‘™ â©½ ğ¿) and number of

GNN abstraction# of vertices in each layer# of edges in each layerProgramParserUser ProgramUserDSEEngineFPGACPUCPU-FPGA PlatformHostProgramAcceleratorDesignFramework providedGeneration flowHLSTemplateAcceleratorGeneratorAccelerator config.Mini-batch configurationKernelModel configuration):Number of layersGNN operatorsHidden dimensionsPlatform metadataConfig. of samplerAPIsSoftware GeneratorSamplerHost Program TemplateMemoryMemory8Input BufferIntermediate resultsWeight BufferFIFOsAggregation KernelsUpdate KernelsConfigurable LogicOn-chip MemorySamplerVertexFeatures Î§Sampled Vertices +#Input Graph (,,â„°) Task allocationHost ProcessorPCIeHost Local MemoryFPGA Local MemorySampled Edges /$#Mini BatchHardware DesignHost ProgramFPGA ChipData communicationAPI Functions

Description

Init( )

GNN_Parameters( )

Initialization the platform with FPGA bitstream
Number of layer ğ¿, feature length ğ‘“ ğ‘™ , ğ‘Š ğ‘™ and ğ‘‹

GNN_Computation( )

The layer operators in GNN model
Specify an off-the-shelf GNN model or "customized"

Scatter( )

Gather( )

Update( )

UDF, required if customized layer operator is specified

UDF, required if customized layer operator is specified

UDF, required if customized layer operator is specified

GNN_Model( )

Build GNN model using GNN parameters and computation

PlatformParameters( )

FPGA Memory bandwidth, Number of DSPs, LUTs, etc.

LoadInputGraph( )

Specify the input graph.

Sampler( )

Sampling method with algorithmic parameters

DistributeData( )

Distribute graph into host memory and FPGA local memory

GenerateDesign( )

Generate hardware design and software design

Start_training( )

Run GNN training

Save_model( )

Save trained GNN model

PrepareEdges( )

Prepare graph edge values that is used for training

Table 1: Programming interfaces
edges in each layer |Eğ‘™ |, (1 â©½ ğ‘™ â©½ ğ¿)). The mini-batch configura-
tion is deduced from the sampling algorithm that implies number
of vertices |Bğ‘™ |, (0 â©½ ğ‘™ â©½ ğ¿) in each layer and number of edges
|Eğ‘™ |, (1 â©½ ğ‘™ â©½ ğ¿) in each layer.
DSE Engine: the DSE engine takes the GNN abstraction and the
platform metadata as input and generates the accelerator configu-
ration that optimizes the GNN training throughput (Section 5).

HLS Template/Hardware Template: In the framework, we pro-
vide optimized hardware templates written in high-level synthesis
(HLS). The key computation operators of the templates (e.g. scat-
ter(), gather()) are obtained from the GNN abstraction. We describe
the details of the HLS template design in Section 4.

Accelerator generator: Given the generated accelerator configu-
ration and hardware templates, the accelerator generator generates
the hardware accelerators for the target FPGA board. The accelera-
tor generator uses the available synthesis tools such as Xilinx Vitis
as the backend.

Software generator: Given the input program, the software gen-
erator produces a runtime system that runs on the host processor.
The runtime system performs the mini-batch sampling, CPU-FPGA
communication management, and task scheduling.

3.3 High-Level APIs
Table 1 summarizes our provided high-level APIs for user to pro-
gram the mini-batch training in Python. Listing 1 is an example for
developing the GNN training using our proposed framework.

1 # design generation phase
2 Samp = Sampler ( ' NeighborSampler ' , L =2 , budgets =[10 ,25])
3
4 GNN_comp = GNN_Computation ( ' SAGE ')
5 GNN_para = GNN_Parameters (L =2 , hidden =[256] , feat )
6 Model = GNN_Model ( GNN_comp , GNN_para )
7 # specify the resoruces of a single super logic region ,

using Xilinx - U250 as an example

8 ParaFPGA = PlatformParameters ( board = , SLR = 4, DSP =3072 ,

LUT =423000 , URAM =320 , BRAM = , BW =19.25)

9 bitstream , runtime = GenerateDesign ( Sampler , Model ,

ParaFPGA ) # generate hardware design and software
design , return the pointers

10
11 # runtime phase
12 Graph = LoadInputGraph ( ' Reddit ', Path = '')
13 Graph = PrepareEdges ( Graph , Model )
14 Init ( bitstream ) # initialize the hardware platform
15 edgepointers , featurepointers = DistributeData ( Graph ) #
distribute graph structural information and vertex
features into host memory and fpga memory

16
17 start_training ( runtime , edgepointers , featurepointers ,

epochs =10) # run GNN training

18 save_model () # save the trained model

Listing 1: An example user program for GNN training

In the design phase, user specifies the mini-batch sampler, GNN
model and parameters of platform. The framework automatically
generates the optimized accelerator design and software design.
In the runtime phase, user starts the GNN training on the target
CPU-FPGA platform. Using our high-level APIs, a GNN training
program only requires a few dozen lines of code.
Use cases: Our framework can serve application developers, who
utilize existing GNN models to build GNN applications. Our frame-
work provides off-the-shelf GNN training implementations for some
of the commonly-used GNN models (GCN [17], GraphSAGE [14],
GIN [25]) which can be directly deployed on the CPU-FPGA plat-
form. For machine learning (ML) researchers who develop novel
GNN models, our framework allows them to customize their own
GNN models. For both cases, our framework accelerates GNN train-
ing on CPU-FPGA platform without hardware expertise.

4 ACCELERATOR DESIGN
We design hardware templates based on the computation abstrac-
tion of the GNN layer described in Section 2.1. The hardware tem-
plates describe a general architecture of the GNN layer as in Figure
5 and Figure 6. Then, the accelerator generator takes user-defined
functions as input and integrates them into the hardware templates
to generate the accelerator design.

4.1 Data Layout and Internal Representation
Aggregating feature vector from neighbors incurs irregular memory
access and large memory traffic. Figure 4 presents the data layout
and internal representation used in our framework to reduce the
memory traffic as well as the number of random memory accesses.
The data layout is produced by the sampler through renaming and
sorting.
Reducing Memory Traffic (RMT): During aggregation stage, the
feature vector of the source vertex is sent to its destination for aggre-
gation. For the first layer of aggregation, the input feature matrix ğ‘¿
is stored in the memory. Thus, loading feature vectors incurs a large
number of random memory accesses. Since the edges are repre-
sented in coordinate (COO) format sorted by source vertices in our
framework, edges that share the same source vertex can reuse the
feature vector that has been loaded, and thus reduce memory traffic.
The total number of memory traffic can be reduced from ğ‘‚ (|E1|ğ‘“ 0)
to ğ‘‚ (|B0|ğ‘“ 0), where |E1| is usually larger than |B0|. Fig 4 depicts

Figure 4: Data layout and Internal Representation

Algorithm 3 Aggregation by Scatter-Gather Paradigm

while not done do
scatter phase:
for each edge ğ‘’ do

if edge.src = feat.src then

Produce update ğ‘¢ â†Scatter_func(ğ‘“ ğ‘’ğ‘ğ‘¡ .ğ‘£ğ‘ğ‘™, ğ‘’ğ‘‘ğ‘”ğ‘’.ğ‘£ğ‘ğ‘™)

end if

end for
gather phase:
for each update ğ‘¢ do

target vertex ğ‘£ = ğ‘£ğ‘¢.ğ‘‘ğ‘ ğ‘¡
Update vertex ğ‘£ â† Gather_func(ğ‘¢.ğ‘£ğ‘ğ‘™, ğ‘£.ğ‘£ğ‘ğ‘™)

end for
end while

an example: <ğ‘£1, ğ‘£2> loads the feature vector of ğ‘£1 from memory,
and the loaded feature vector of ğ‘£1 can be reused by (ğ‘£1, ğ‘£7).
Reducing Random Access (RRA): Since the edges are sorted by
the source index in the first layer, the destination vertex index of
the edges are in a random order; thus, the hidden features are stored
randomly as shown in the layer 1 and layer 2 of Figure 4. To reduce
random access, our framework performs vertex renaming, which
labels the vertices based on the order they are stored, this step also
renames the vertices in each edge. Next, we sort the renamed edges
by source vertices, and then accessing hidden features become
sequential since the source vertex number follows the order it is
stored.

4.2 Kernel Design

elements (PEs) process multiple edges concurrently in each clock
cycle. The vertex feature vectors are first streamed to a feature
duplicator. The feature duplicator broadcasts the loaded feature
vector to all the Scatter PEs. The feature vector is stored in the PEsâ€™
registers for data reuse. Then, Scatter PEs perform user-defined
scatter() function, and stream the update ğ‘¢ to its destination via the
routing network. The routing network is implemented as a butterfly
network [9]. After the Gather PEs receive the updates, Gather PEs
perform user-defined gather function and obtain the intermediate
results. The intermediate results are stored on-chip. Finally, when
the aggregation is done, the results stored in the on-chip memory
are written back to the FPGA local memory. Since the gather phase
may incur reading and writing to the same destination vertices,
read-after-write (RAW) data hazard may occur. The RAW Resolver
addresses RAW data hazard by stalling.
Update Kernel: The update kernel is a systolic array based design
that performs block matrix multiplication. The input buffer loads
the aggregation results ğ’‚ğ‘™ (see Algorithm 2) from the FPGA local
memory. ğ’‚ğ‘™ will then be streamed into the MAC array. Each MAC
module is followed by an element-wise operator ğœ. Typically, weight
of each layer ğ‘¾ğ‘™ in GCN is small and frequently reused. Thus, ğ‘¾ğ‘™
are stored on-chip in the Weight-Buffer. ğ‘¾ğ‘™ will be broadcast to the
multiply-accumulate (MAC) array during feature update. Finally,
the result is stored into a result buffer before written back to the
FPGA local memory.

Figure 5: Architecture of aggregate kernel

Aggregate Kernel: The aggregate kernel adopts the scatter-gather
paradigm [5] as illustrated in Algorithm 3. Figure 5 depicts the
detailed architecture of the aggregate kernel. Multiple processing

Figure 6: Architecture of update kernel

4.3 Parallel Computation Kernels
Many modern FPGAs consists of multiple dies and number of in-
terconnection wires across the dies is limited. Therefore, we imple-
ment multiple copy of the kernels that is distributed into multiple
dies as shown in Figure 7. Multiple dies and multiple DDR chan-
nels are connected through an all-to-all interconnection which

*;*<*=*>â€¦Layer 0: input feature +Stored in DDR*<-> *;*;>-> *<*?-> *=*;@-> *>â€¦Layer 1: hidden feature â„;Stored on-chip*?-> *;*<-> *<*;A-> *=*=-> *>â€¦Layer 2: hidden feature â„<Stored on-chipRenamingSequential ReadRenamingData Reuse-;=(*;,*<,(*;,*?),(*>,*;B)}-<=(*<,*?,(*?,*<),(*;@,*;A),(*;>,*?)}RenamingSequential ReadData ReuseVertex feature vector-â€²<=(*;,*;,(*=,*<),(*>,*=),(*<,*;)}-â€²<=(*;,*;,(*<,*;),(*=,*<),(*>,*=)}Sorting-;-<Aggregation kernel: scatter-gather modelFPGALocalMemoryScatterPERoutingNetworkFeature DuplicatorEdge 1Edge 4Edge 2Edge 3: data comes from host via PCIe: data comes from FPGA local memoryOn-chipMemoryOn-chipMemoryOn-chipMemoryOn-chipMemoryfeaturefeaturefeaturefeatureGatherPEGatherPEGatherPEGatherPERAWResolverRAWResolverRAWResolverRAWResolverScatterPEScatterPEScatterPEInputBufferWeightBufferResultBufferBroadcastMAC  ÏƒMAC  ÏƒMAC  ÏƒMAC  ÏƒMAC  ÏƒMAC  ÏƒMAC  ÏƒMAC  ÏƒMAC  ÏƒMAC  ÏƒMAC  ÏƒMAC  ÏƒMAC  ÏƒMAC  ÏƒMAC  ÏƒMAC  Ïƒstreamingas:

ğ‘¡execution = max

(cid:16)
ğ‘¡sampling, ğ‘¡GNN
ğ‘¡GNN = ğ‘¡FP + ğ‘¡LC + ğ‘¡BP + ğ‘¡WU

(cid:17)

(5)

where ğ‘¡GNN consists of the execution time of forward propagation
ğ‘¡FP, loss calculation ğ‘¡LC, back propagation ğ‘¡BP and weight update
ğ‘¡WU.
Modeling ğ‘¡GNN: Loss calculation and weight update are executed
on the host processor, which have optimized implementation in
the software library. Forward propagation and backward propaga-
tion are executed on the FPGA platform, and their execution time
depends on the hardware parameters and the mini-batch config-
uration ({|Bğ‘™ | : 0 â©½ ğ‘™ â©½ ğ¿}, {|Eğ‘™ | : 1 â©½ ğ‘™ â©½ ğ¿}). We drive the
approximate execution time of two propagation stages as:
ğ¿
âˆ‘ï¸

ğ‘¡FP =

ğ‘šğ‘ğ‘¥ (ğ‘¡ğ‘™

, ğ‘¡ğ‘™

)

aggregate

update

ğ‘¡BP = ğ‘¡ 1

update

+

ğ‘™=1
ğ¿
âˆ‘ï¸

ğ‘™=2

ğ‘šğ‘ğ‘¥ (ğ‘¡ğ‘™

aggregate

, ğ‘¡ğ‘™

update

)

(6)

The total propagation time ğ‘¡FP or ğ‘¡BP is the sum of the execution
time of each layer, and the execution time of each layer is decided
by the task that takes longer to complete since aggregation stage
and update stage are pipelined.

The aggregation stage consists of two tasks: (1) loading vertex
features or gradients, and (2) computation. Since the two tasks are
pipelined, ğ‘¡aggregate can be modeled as:
aggregate = ğ‘šğ‘ğ‘¥ (ğ‘¡ğ‘™
ğ‘¡ğ‘™

compute)

, ğ‘¡ğ‘™

(7)

load

|Eğ‘™ | Ã— ğ‘“ ğ‘™
ğ‘› Ã— 16 Ã— ğ‘“ ğ‘Ÿğ‘’ğ‘

(8)

ğ‘¡ğ‘™
load =

|Bğ‘™âˆ’1| Ã— ğ‘“ ğ‘™ Ã— ğ‘†feat
ğµğ‘Š Ã— ğ›¼
We model the vertex feature loading time ğ‘¡ğ‘™

ğ‘¡ğ‘™
compute =

load as

data transferred
effective bandwidth .
|Bğ‘™ | indicates the number of vertices in each layer, ğ‘“ ğ‘™ is the feature
length, and ğ‘†feat is the data size of each feature. ğ›¼ is the effective
bandwidth ratio. For the feature loading of the first layer of neigh-
bor sampling method, ğ›¼ is estimated based on the memory burst
transaction length ğ‘†feat [21] (for DDR4) because it incurs random
memory access; for the rest of the layers, ğ›¼ is near to 1 [21] since
the memory accesses are sequential from DDR memory or on-chip
memory (Section 4.1). The value of ğ›¼ is obtained from the prior
work [21] which performs a profiling for the characteristics of the
FPGA DDR memory. We model the compute time as (# of oper-
ations)/(# of PEs Ã— kernel frequency). ğ‘› denotes the there are ğ‘›
Scatter PEs and ğ‘› Gather PEs instantiated in the aggregation kernel.
|Eğ‘™ | is the number of edges (i.e. non-zeros) in each layer. The size
of |Eğ‘™ | depends on the sampling method. We show the modeling of
Eğ‘™ for various sampling methods in Table 2. For neighbor sampling,
the number of edges |Eğ‘™ | in each layer is decided by the size of
target vertices |Vğ‘¡ | and sample size ğ‘ ğ‘†ğ‘™ . For layer-wise and sub-
graph sampling, we formulate the number of edges in layer |Eğ‘™ |
as |Bğ‘™ | Ã— |Bğ‘™âˆ’1| Ã— ğœ… (|Bğ‘™ |) where |Bğ‘™ | Ã— |Bğ‘™âˆ’1| corresponds to the
case all the sampled vertices in layer ğ‘™ and ğ‘™ âˆ’ 1 are connected, and
ğœ… (|Bğ‘™ |) is a pre-trained function that estimates the graph sparsity
based on sample size |Bğ‘™ |.

Figure 7: Architecture of the FPGA accelerator.

is generated by vendor tool, such as Xilinx Vitis. The input fea-
ture matrix ğ‘¿ is equally partitioned into DDR channels. To uti-
lize the multiple computation kernels for a single mini-batch, we
perform task partitioning for the mini-batch training. In the for-
ward propagation phase of layer 1, to infer the vertices in B1 =
{ğ‘£1, ğ‘£2, ğ‘£3, ...., ğ‘£ | B1 | }. The workload for inferring B1 are equally par-
titioned into multiple kernels. Suppose there is 4 aggregate kernels
and 4 corresponding update kernels. Aggregate kernel 1 aggregates
{ğ‘£1, ğ‘£2, ..., ğ‘£ |B1 |
} and write
the results back to DDR. Similarly, aggregate kernel 2 aggregates
+ 2, ..., ğ‘£ |B1 |
{ğ‘£ |B1 |
}, and so on and so forth. The same par-
titioning scheme is applied to each layer.

}. Update kernel 1 updates {ğ‘£1, ğ‘£2, ..., ğ‘£ |B1 |

+ 1, ğ‘£ |B1 |

2

4

4

4

4

5 DESIGN SPACE EXPLORATION
Our framework provides a design space exploration (DSE) engine
for optimizing the GNN training throughput, given the configura-
tion of mini-batch ({|Bğ‘™ | : 0 â©½ ğ‘™ â©½ ğ¿}, {|Eğ‘™ | : 1 â©½ ğ‘™ â©½ ğ¿}), GNN
hidden dimensions {ğ‘“ ğ‘™
: 0 â©½ ğ‘™ â©½ ğ¿}, memory bandwidth ğ›¼, and
hardware resources per die (DSPs, BRAMs, URAMs). To drive the
optimization, we develop a performance model (Section 5.1) that
models the training throughput on the CPU-FPGA platform, and
the resource utilization model (Section 5.2) that is used to specify
the resource constraints. Then, our DSE engine (Algorithm 4) per-
forms parameter sweep in the design space to identify the hardware
design parameters that optimizes the training throughput.

5.1 Performance Model
We define the throughput of mini-batch GNN training as Number
of Vertices Traversed Per Second (NVTPS):

Throughput =

(cid:205)ğ¿
|Bğ‘™ |
ğ‘™=0
ğ‘¡execution

(4)

The numerator indicates the total amount of vertices traversed
in one mini-batch, and the denominator ğ‘¡execution is the average
execution time of one training iteration (see Algorithm 2). The
modeling of the average execution time is based on the our task
scheduling on the CPU-FPGA platform.

We overlap sampling stage of the next batch with the execution of
the current batch, so average execution time ğ‘¡execution is estimated

DDRDDRDDRDDRAggregate kernelUpdate kernelAggregate kernelUpdate kernelAggregate kernelUpdate kernelAggregate kernelUpdate kernelFPGA chipDie 0Die 1Die 2Die 3Table 2: # of vertices and # of edges in each layer of various
sampling methods

Method

Neighbor

# of Vertices |Bğ‘™ |
|Vğ‘¡ | Ã— Î ğ¿
ğ‘ ğ‘†ğ‘–
ğ‘†ğ‘™

ğ‘–=ğ‘™+1

Layer-wise
Subgraphâ€¡
â€¡ Uses node sampler in [29] as an example

ğ‘†ğµ

# of edges |Eğ‘™ |
|Vğ‘¡ | Ã— Î ğ¿
ğ‘ ğ‘†ğ‘–
ğ‘–=ğ‘™
ğ‘†ğ‘™ Ã— ğ‘†ğ‘™âˆ’1 Ã— ğœ… (ğ‘†ğ‘™ )
ğ‘†ğµ Ã— ğœ… (ğ‘†ğµ)

Algorithm 4 Design Space Exploration Engine

1: for each die do
2:

Construct_Search_Space( )
for ğ‘› = 1...ğ‘›ğ‘šğ‘ğ‘¥ do

// Derive ğ‘›ğ‘šğ‘ğ‘¥ , ğ‘šğ‘šğ‘ğ‘¥
// Exhaustive search

for ğ‘š = 1...ğ‘šğ‘šğ‘ğ‘¥ do

#Check resource availability based on Eq. (10), (11)
Valid â† Check_resource_availability(ğ‘›,ğ‘š)
if Valid And Throughput(ğ‘›,ğ‘š) > ğ‘šğ‘ğ‘¥_ğ‘£ğ‘ğ‘™ then

ğ‘šğ‘ğ‘¥_ğ‘£ğ‘ğ‘™ â† Throughput(ğ‘›,ğ‘š)
Save_configuration(ğ‘›,ğ‘š)

end if

end for

3:

4:

5:

6:

7:

8:

9:

10:

11:

The feature update can be modelled as

ğ‘¡update =

|ğµğ‘™ | Ã— ğ‘“ ğ‘™ Ã— ğ‘“ ğ‘™+1
ğ‘š Ã— ğ‘“ ğ‘Ÿğ‘’ğ‘

end for

12:
13: end for

(9)

Similar to ğ‘¡compute, we model the ğ‘¡update as (# of operations)/(#
of PEs Ã— kernel frequency). The numerator is the complexity of
matrix multiplication, and ğ‘š denotes how many parallel MACs are
instantiated in the update kernel.
Modeling ğ‘¡sampling: the mini-batch sampling is performed on the
host processor, which can potentially be a performance bottleneck.
We exploit multi-threading to sample multiple mini-batches con-
currently. In the design phase, we estimate ğ‘¡sampling under various
number of threads and determine the minimum number of threads
that satisfies ğ‘¡sampling < ğ‘¡GNN.

5.2 Resource Utilization Model
We set the hardware constraints to form the solution space for our
DSE Engine. Among the various hardware resources on the FPGA
platform, DSPs and LUTs are used the most as we increase the
parallelism of the hardware modules. Thus, we model the usage of
LUTs and DSPs as our constraints:

ğœ†1 Ã— ğ‘š + ğœ†2 Ã— ğ‘› â‰¤ ğ‘ğ·ğ‘†ğ‘ƒ

(10)

ğœŒ1 Ã— ğ‘š + ğœŒ2 Ã— ğ‘› + ğœŒ3 Ã— ğ‘› log(ğ‘›) â‰¤ ğ‘ğ¿ğ‘ˆğ‘‡
(11)
The coefficients ğœ†ğ‘– (1 â©½ ğ‘– â©½ 2) and ğœŒğ‘– (1 â©½ ğ‘– â©½ 3) are constants
that indicate the resource consumption for each PE. In the case of
DSPs, the utilization grows linearly as we instantiate more PEs;
In the case of LUTs, an additional ğ‘› log(ğ‘›) (see Section 4.2 for the
definition of ğ‘›) term is introduced. The ğ‘› log(ğ‘›) LUT overhead
models the routing network in the aggregation kernel shown in
Figure 5. ğ‘DSP and ğ‘LUT denote the available DSPs and LUTs on
the FPGA platform.

5.3 DSE Engine
Many modern FPGAs consists of multiple dies [7], and the available
resources may vary across dies. Thus, we perform DSE for each
die to explore the optimal hardware configuration. We assume that
each die is connected to one DDR channel (e.g. Xilinx Alveo U250)
for simplicity in Algorithm 4; The DSE engine first constructs the
search space by deriving the maximum value of ğ‘› and ğ‘š separately
based on Equations (10) and (11). Then, the engine performs an
exhaustive search through all the possible configurations. For each
configuration, the engine evaluates its throughput using Equation
4, and chooses the optimal design.

6 EXPERIMENTS
6.1 Experimental Setup
We use our framework to generate GNN training implementations
on a CPU-FPGA heterogeneous platform, and compare the training
throughput with CPU-only platform and CPU-GPU platform. We
list the information of each platform in Table 3. The CPU-only and
CPU-GPU baseline are implemented using PyTorch-Geometric[11]
1 and GraphSAINT[29] 2.

Table 3: Specifications of the platforms

Platforms

CPU
AMD Ryzen 3990x

GPU
Nvidia A100

FPGA
Xilinx Alveo U250

Technology
Frequency
Peak Performance
On-chip Memory
Memory Bandwidth

TSMC 7 nm
2.90 GHz
3.7 TFLOPS
256 MB L3 cache
107 GB/s

TSMC 7 nm
1410 MHz
19.5 TFLOPS
40 MB L2 Cache
1555 GB/s

TSMC 16 nm
300 MHz
0.6 TFLOPS
54 MB
77 GB/s

Samplers, Models and Datasets: We generate mini-batch for
GNN training using two sampling algorithms: (1) GraphSAGE
neighbor sampler [14] for neighbor sampling (NS) and (2) Graph-
SAINT node sampler [29] for subgraph sampling (SS). For Graph-
SAGE neighbor sampler, we set the size of target vertices |Vğ‘¡ | as
1024, neighbor sampling size ğ‘ ğ‘† as 25 and 10 for 1-hop neighbors
and 2-hop neighbors; for GraphSAINT-node sampler, we set the
sampling budget ğ‘†ğµ as 2750. We measure the GNN training through-
put of two-layer GCN model and two-layer GraphSAGE model on
four medium-scale graph datasets (Flickr [29], Reddit [14], Yelp [29]
and AmazonProducts [29]) that fit in the FPGA local DDR memory.
Details of the datasets and the GNN-layer dimensions are shown
in Table 4.

6.2 Framework Implementation
We implement the program parser, DSE engine, software and hard-
ware generator in our framework using Python, and the accelerator
templates are implemented using Xilinx HLS. The host program
template is programmed in OpenCL. Users interface with our frame-
work using our APIs programmed in Python. To serve application

1https://github.com/pyg-team/pytorch_geometric/blob/master/examples/reddit.py
2https://github.com/GraphSAINT/GraphSAINT

6

7

8

9

10

16

17

18

19

20

21

22

23

24

Table 4: Statistics of the Datasets and GNN-layer dimensions

Dataset

#Nodes

#Edges

Flickr (FL)
Reddit (RD)
Yelp (YP)
AmazonProducts (AP)

89250
232965
716847
1598960

899756
11606919
6977410
132169734

ğ‘“0

ğ‘“1

ğ‘“2

500 256 7
602 256 41
300 256 100
200 256 107

developers, our framework includes several commonly used GNN
models that can be used off-the-shelf. For ML researchers, our APIs
allow users to define new models. In Listing 2, we provide some
examples of user inputs to specify platforms, mini-batch samplers
and GNN models via our APIs. Based on the given inputs, our
framework generates the host program and synthesizable accelera-
tor design. For example, based on the GNN model specified by the
user, user decides the parameters in the host program template, and
what aggregation function should be filled in the HLS template to
generate the accelerator design. Based on the platform parameters,
our DSE engine fills in the hardware configurations such as the
unroll factor in our HLS template. In Listing 3, we provide an exam-
ple that shows part of generated host program and synthesizable
accelerator design.

Table 5: Resource utilization and Parallelism

Resources NS-GCN NS-GraphSAGE SS-GCN SS-GraphSAGE

LUTs
DSPs
URAM
BRAM

(m,n)

50%
70%
34%
28%

54%
54%
34%
28%

44%
70%
14%
30%

76%
82%
20%
34%

(256,4)

(256,4)

(256,4)

(256,8)

In Table 5 we show the resource utilization of the implementa-
tions generated by our design. The number ğ‘› which dentoes the
number of Scatter PEs and Gather PEs are restricted to power of 2,
and number of MACs ğ‘š is restricted to square of power of 2 due to
the design of our accelerator.

1 ''' Example of platform specification '''
2 Parameter = PlatformParameters ( board = ' xilinx - U250 ')
3 Parameter = PlatformParameters ( board = , SLR = 4, DSP

=3072 , LUT =423000 , URAM =320 , BRAM = , BW =19.25)
# specify parameters for new boards

4
5 ''' Example of different sampler '''
6 Samp = Sampler ( ' NeighborSampler ' , L =2 , budgets =[10 ,25])
7 Samp = Sampler ( ' SubgraphSampler ' , L =2 , budgets =[1500])
8
9 ''' Example of different GNN models '''
10 GNN_para = GNN_Parameters (L =2 , hidden =[256] , v_feat )
11 GNN_comp = GNN_Computation ( ' SAGE ')
12 Model = GNN_Model ( GNN_comp , GNN_para )
13
14 GNN_para = GNN_Parameters (L =2 , hidden =[256] , v_feat )
15 GNN_comp = GNN_Computation ( ' customize ')
16 Model = GNN_Model ( GNN_comp , GNN_para )
17
18 ''' User defined functions for custom layer operator '''
19 Scatter ( edge , feat , msg ){ msg . dst = edge . dst ;
20 msg . val = edge . val * feat [ edge . src ];}
21

22 Gather ( msg , v_ft ){ v_ft [ msg . dst ] += msg . val ;}
23
24 Update ( ' ReLU ')

Listing 2: Examples of user inputs

1 // part of the generated host program
2 cl :: Device devices = xcl :: get_xil_devices () ;
3 for ( int iter = 0; iter < Layer ; iter ++) {
4 // variable " Layer " is specified by user
5

cl :: Buffer ( CL_MEM_WRITE_ONLY );

buffer_out =
aggregare_krnls . setArg (0 , buffer_out );
... // set arguments for kernel
q. enqueueTask ( aggregare_krnls );
q. finish () ;
q. enqueueMigrateMemObjects ( buffer_out );
// copy result back to host }

11
12 // part of the generated accelerator design
13 read_from_stream ( input , tmp_update );
14 if ( tmpupdate . valid == 1) {
15

index_type dst = tmp_update . dst - dst_offset ;
reg_update = result_buffer [ dst ];

for ( int j = 0; j < 16; j ++) {
# pragma HLS unroll = 8 // decide by DSE

regupdate . data [j] = regupdate . data [ j] + tmpupdate .
value . data [j ];
} // user - specified aggregate function

resultbuffer [ dst ] = regupdate ;

}

Listing 3: Example of generated code

6.3 Impact of Optimizations
We evaluate the two optimizations of our data layout and internal
representation described in Section 4.1 on a two-layer neighbor
sampling GCN. The two optimizations are: (1) reducing memory
traffic (RMT) by reusing loaded vertex features in different edges
that share the same source vertex; (2) reducing random access (RRA)
by vertex renaming followed by edge sorting. We first measure the
throughput of the baseline implementation with no optimizations,
and then incrementally apply the two optimizations. As shown in
Table 6, both optimizations increase the GNN training throughput
and can deliver up to 57% improvement in total.

Table 6: Throughput improvement due to the optimizations

Throughput (NVTPS)

FL

RD

YP

AP

Baseline
RMT
RMT+RRA

10.45 M 12.98 M 19.71 M 23.17 M
11.98 M 16.48 M 22.39 M 27.22 M
16.38 M 18.50 M 24.60 M 29.27 M

Improvement

57%

43%

25%

26%

6.4 Comparison with State-of-the-art
For evaluation, we use the throughput defined in Section 5 as metric,
i.e. number of vertices traversed per second (NVTPS). To measure
the throughput, we count the total number of vertices in each mini-
batch, and measure the average execution time of one training
iteration. Table 7 shows the throughput comparison of GNN train-
ing across the three platforms. All three implementations use single
precision floating point as data type.

Table 7: Cross Platform Comparison (Throughput)

Table 8: Comparison with State-of-the-art

Data CPU

CPU-GPU

CPU-FPGA

GraphACT [28]â€¡

Rubik [6]

This work

NS-GCN

NS-SAGE

SS-GCN

SS-SAGE

FL
RD
YP
AM

FL
RD
YP
AM

FL
RD
YP
AM

FL
RD
YP
AM

265.5K (1Ã—)
85.65K (1Ã—)
275.6K (1Ã—)
480.6K (1Ã—)

225.2K (1Ã—)
78.50K (1Ã—)
266.0K (1Ã—)
479.3K (1Ã—)

215.2K (1Ã—)
118.9K (1Ã—)
159.1K (1Ã—)
25.55K (1Ã—)

179.9K (1Ã—)
94.72K (1Ã—)
126.7K (1Ã—)
17.40K (1Ã—)

2.69M (10.1Ã—)
7.15M (83.5Ã—)
9.36M (34.0Ã—)
13.0M (29.0Ã—)

2.74M (12.2Ã—)
6.90M (88.0Ã—)
9.19M (34.5Ã—)
13.57M (28.3Ã—)

768.3K (3.59Ã—)
536.4K (4.51Ã—)
751.0K (4.71Ã—)
OoM

626.7K (3.48Ã—)
505.2K (5.33Ã—)
709.7K (5.60Ã—)
OoM

16.38M (61.7Ã—)
18.50M (216Ã—)
24.61M (89.2Ã—)
29.26M (60.8Ã—)

11.84M (52.6Ã—)
13.10M (166Ã—)
18.12M (68.1Ã—)
21.15M (44.1Ã—)

2.81M (13.0Ã—)
2.56M (21.5Ã—)
3.08M (19.4Ã—)
1.47M (57.5Ã—)

2.71M (15.1Ã—)
2.43M (25.6Ã—)
2.78M (22.0Ã—)
1.45M (83.3Ã—)

Average

193.4K (1Ã—)

4.96M (25.66Ã—)

10.77M (55.67Ã—)

Comparing with the CPU-only baseline, the CPU-GPU platform
achieves 25.66Ã— throughput on the average. This is because CPU-
GPU platform provides massive data parallelism with 5.27Ã— peak
performance and 14.5Ã— memory bandwidth compared with the
CPU-only platform (Table 3). Comparing with the CPU-only base-
line and CPU-GPU baseline, the CPU-FPGA implementation gener-
ated by our framework achieves 55.67Ã— and 2.17Ã— throughput on
the average respectively. Though CPU-GPU platform has higher
memory bandwidth and peak performance than CPU-FPGA plat-
form, the throughput is limited by the memory access overhead
during aggregation stage. While our accelerator can access the on-
chip memory in one cycle (3.3 ns), CPU and GPU need to access the
data in multi-level caches. Taking AMD Ryzen 3990 as an example,
the L2 cache latency is 5 to 12 ns, and the L3 cache latency is around
32 ns. Moreover, as shown in Table 6, our data layout and internal
representation also improves the training throughput by reducing
the memory traffic and reducing random memory accesses.

We compare our results with two state-of-the-art GNN training
implementations: GraphACT [28] and Rubik [6]. As shown in Ta-
ble 8, our framework achieves up to 4.45Ã— and 3.4Ã— throughput
respectively. Compared with GraphACT, the achieved speedup is
due to (1) the vertex features are fetched directly from the FPGA
local memory, (2) the proposed aggregate kernal has higher com-
putation parallelism compared with Feature Aggregation Module
in GraphACT. Compared with ASIC design Rubik, the obtained
speedup is due to (1) larger on-chip memory of FPGA that can fully
store the intermediate results under the setting of the experiments,
(2) our proposed data layout optimizations that reduce the external
memory traffic and random memory accesses.

7 DISCUSSION
We discuss the novelty of this work compared with previous work
GraphACT [28] and the applicability of proposed optimizations to
other platforms (e.g., CPU, GPU).

Platform

Device
Peak Perf.
Bandwidth
On-chip Mem.

Alveo U250
0.6 TFLOPS
77 GB/s
54 MB

ASIC
1 TFLOPS
432 GB/s
2 MB

717.0K (1.31Ã—)
SS-SAGE
(Throughput)
N/A
â€¡ Scaled from U200 to U250 using the number of DSPs.

546.8K (1Ã—)
769.8K (1Ã—)

RD
YP

Alveo U250
0.6 TFLOPS
77 GB/s
54 MB

2.43M (4.45Ã—)
2.78M (3.61Ã—)

Comparison with GraphACT. In GraphACT [28], the redundancy
reduction requires that all the edges have uniform weight value.
Therefore, it can not support GCN [17]. In constrast, the proposed
optimizations such as RMT and RRA do not have requirements on
the weight, therefore, can support broader range of GNN models.
Moreover, the Feature Aggregation Module in GraphACT has lim-
ited computation parallelism in feature-level that limits its perfor-
mance for neighbor-sampling-based GNN training. In comparison,
the proposed aggregate kernel adopts the scatter-gather paradigm
with routing network, which can enable massive computation par-
allelism within feature aggregation.

Optimizations on CPU/GPU platforms. In this work, we proposed
a highly optimized aggregate kernel that adopts the scatter-gather
paradigm to accelerate feature aggregation. While the scatter phase
is optimized by our proposed data layout optimizaiton (Section
4.1), the performance of gather phase depends on the routing net-
work of aggregate kernel (Section 4.2) that efficiently routes the
intermediate result from Scatter PEs to Gather PEs. On CPU/GPU
platforms, the data layout optimization can potentially be adopted
to optimize the scatter phase. However, the gather phase is hard to
be optimized on CPU/GPU since the data communication among
the computation cores is through a complex cache hierarchy. Since
the scatter phase and gather phase need be optimized simultane-
ously, the proposed optimizations may lead to limited performance
improvement on CPU/GPU platforms.

8 CONCLUSION
In this paper, we proposed HP-GNN, a general framework to gener-
ate high-throughput GNN training implementation on a given CPU-
FPGA heterogeneous platform. Based on the high-level abstraction
of GNN computation, we designed a host program template and
hardware templates to support various GNN models. Our proposed
data layout and internal representation improve the throughput of
GNN training. The implementations generated by HP-GNN achieve
55.67Ã— and 2.17Ã— throughput compared with state-of-the-art CPU-
only and CPU-GPU platforms. Compared with state-of-art accel-
erators, our framework achieves up to 4.45Ã— throughput. In the
future, we plan to extend our framework to multi-FPGA platforms
by exploiting model parallelism.

ACKNOWLEDGMENTS
We would like to thank the anonymous reviewers for their com-
ments which greatly improved the presentation. This work has
been supported by the U.S. National Science Foundation under grant
numbers OAC-1911229, CNS-2009057 and CCF-1919289. Equipment
and support by Xilinx are greatly appreciated.

REFERENCES
[1] MartÃ­n Abadi, Paul Barham, Jianmin Chen, Zhifeng Chen, Andy Davis, Jeffrey
Dean, Matthieu Devin, Sanjay Ghemawat, Geoffrey Irving, Michael Isard, Man-
junath Kudlur, Josh Levenberg, Rajat Monga, Sherry Moore, Derek G. Murray,
Benoit Steiner, Paul Tucker, Vijay Vasudevan, Pete Warden, Martin Wicke, Yuan
Yu, and Xiaoqiang Zheng. 2016. TensorFlow: A System for Large-Scale Machine
Learning. In USENIX OSDI 16.

[2] Jie Chen, Tengfei Ma, and Cao Xiao. 2018. Fastgcn: fast learning with graph
convolutional networks via importance sampling. arXiv preprint arXiv:1801.10247
(2018).

[3] Jianfei Chen, Jun Zhu, and Le Song. 2017. Stochastic training of graph con-
volutional networks with variance reduction. arXiv preprint arXiv:1710.10568
(2017).

[4] Tianqi Chen, Mu Li, Yutian Li, Min Lin, Naiyan Wang, Minjie Wang, Tianjun
Xiao, Bing Xu, Chiyuan Zhang, and Zheng Zhang. 2015. MXNet: A Flexible
and Efficient Machine Learning Library for Heterogeneous Distributed Systems.
CoRR (2015).

[5] Xinyu Chen, Hongshi Tan, Yao Chen, Bingsheng He, Weng-Fai Wong, and Dem-
ing Chen. 2021. ThunderGP: HLS-Based Graph Processing Framework on FP-
GAs. In Proceedings of the 2021 ACM/SIGDA International Symposium on Field-
Programmable Gate Arrays (FPGA â€™21). Association for Computing Machinery,
New York, NY, USA.

[6] Xiaobing Chen, Yuke Wang, Xinfeng Xie, Xing Hu, Abanti Basak, Ling Liang,
Mingyu Yan, Lei Deng, Yufei Ding, Zidong Du, and Yuan Xie. 2021. Rubik: A
Hierarchical Architecture for Efficient Graph Neural Network Training. IEEE
Transactions on Computer-Aided Design of Integrated Circuits and Systems (2021).
[7] Yao Chen, Jiong He, Xiaofan Zhang, Cong Hao, and Deming Chen. 2019. Cloud-
DNN: An open framework for mapping DNN models to cloud FPGAs. In Proceed-
ings of the 2019 ACM/SIGDA international symposium on field-programmable gate
arrays.

[8] Wei-Lin Chiang, Xuanqing Liu, Si Si, Yang Li, Samy Bengio, and Cho-Jui Hsieh.
2019. Cluster-gcn: An efficient algorithm for training deep and large graph
convolutional networks. In Proceedings of the 25th ACM SIGKDD International
Conference on Knowledge Discovery & Data Mining.

[9] Young-kyu Choi, Yuze Chi, Weikang Qiao, Nikola Samardzic, and Jason Cong.
2021. Hbm connect: High-performance hls interconnect for fpga hbm. In The
2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays.
116â€“126.

[10] Hanjun Dai, Zornitsa Kozareva, Bo Dai, Alex Smola, and Le Song. 2018. Learning
steady-states of iterative algorithms over graphs. In International conference on
machine learning. PMLR, 1106â€“1114.

[11] Matthias Fey and Jan E. Lenssen. 2019. Fast Graph Representation Learning with
PyTorch Geometric. In ICLR Workshop on Representation Learning on Graphs and
Manifolds.

[12] Tong Geng, Ang Li, Runbin Shi, Chunshu Wu, Tianqi Wang, Yanfei Li, Pouya
Haghi, Antonino Tumeo, Shuai Che, Steve Reinhardt, et al. 2020. AWB-GCN: A
graph convolutional network accelerator with runtime workload rebalancing.
In 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture
(MICRO). IEEE.

[13] Gidel. 2021.

Proc10S High Performance Scalable Compute Accelerators.
[online] Available at: https://gidel.com/accelerationâ€“platforms/proc10sâ€“highâ€“
performanceâ€“scalableâ€“computeâ€“accelerators [Accessed 11 September 2021].

[14] William L Hamilton, Rex Ying, and Jure Leskovec. 2017. Inductive representation
learning on large graphs. In Proceedings of the 31st International Conference on
Neural Information Processing Systems.

[15] Weihua Hu, Matthias Fey, Marinka Zitnik, Yuxiao Dong, Hongyu Ren, Bowen
Liu, Michele Catasta, and Jure Leskovec. 2021. Open Graph Benchmark: Datasets
for Machine Learning on Graphs. arXiv:2005.00687 [cs.LG]

[16] Weiwei Jiang and Jiayun Luo. 2021. Graph neural network for traffic forecasting:

A survey. arXiv preprint arXiv:2101.11174 (2021).

[17] Thomas N. Kipf and Max Welling. 2017. Semi-Supervised Classification with
Graph Convolutional Networks. In 5th International Conference on Learning
Representations, ICLR 2017.

[18] Shengwen Liang, Cheng Liu, Ying Wang, Huawei Li, and Xiaowei Li. 2020.
DeepBurning-GL: an Automated Framework for Generating Graph Neural Net-
work Accelerators. In 2020 IEEE/ACM International Conference On Computer Aided
Design (ICCAD).

[19] Yi Chien Lin, Bingyi Zhang, and Viktor Prasanna. 2021. GCN Inference Ac-
celeration using High-Level Synthesis. In 2021 IEEE High Performance Extreme
Computing Conference (HPEC).

[20] Xin Liu, Mingyu Yan, Lei Deng, Guoqi Li, Xiaochun Ye, and Dongrui Fan. 2021.
Sampling methods for efficient training of graph convolutional networks: A
survey. CoRR (2021).

[21] Alec Lu, Zhenman Fang, Weihua Liu, and Lesley Shannon. 2021. Demystifying
the memory system of modern datacenter FPGAs for software programmers
through microbenchmarking. In The 2021 ACM/SIGDA International Symposium
on Field-Programmable Gate Arrays.

[22] Adam Paszke, Sam Gross, Francisco Massa, Adam Lerer, James Bradbury, Gregory
Chanan, Trevor Killeen, Zeming Lin, Natalia Gimelshein, Luca Antiga, Alban Des-
maison, Andreas Kopf, Edward Yang, Zachary DeVito, Martin Raison, Alykhan
Tejani, Sasank Chilamkurthy, Benoit Steiner, Lu Fang, Junjie Bai, and Soumith
Chintala. 2019. PyTorch: An Imperative Style, High-Performance Deep Learning
Library. In Advances in Neural Information Processing Systems 32.

[23] Minjie Wang, Da Zheng, Zihao Ye, Quan Gan, Mufei Li, Xiang Song, Jinjing Zhou,
Chao Ma, Lingfan Yu, Yu Gai, Tianjun Xiao, Tong He, George Karypis, Jinyang
Li, and Zheng Zhang. 2019. Deep Graph Library: A Graph-Centric, Highly-
Performant Package for Graph Neural Networks. arXiv preprint arXiv:1909.01315
(2019).

[24] Yuke Wang, Boyuan Feng, Gushu Li, Shuangchen Li, Lei Deng, Yuan Xie, and
Yufei Ding. 2021. GNNAdvisor: An Adaptive and Efficient Runtime System for
GNN Acceleration on GPUs. In 15th USENIX Symposium on Operating Systems
Design and Implementation (OSDI 21). 515â€“531.

[25] Keyulu Xu, Weihua Hu, Jure Leskovec, and Stefanie Jegelka. 2019. How Powerful

are Graph Neural Networks? (2019).

[26] Mingyu Yan, Lei Deng, Xing Hu, Ling Liang, Yujing Feng, Xiaochun Ye, Zhimin
Zhang, Dongrui Fan, and Yuan Xie. 2020. HyGCN: A GCN Accelerator with
Hybrid Architecture. In 2020 IEEE International Symposium on High Performance
Computer Architecture (HPCA).

[27] Rex Ying, Ruining He, Kaifeng Chen, Pong Eksombatchai, William L Hamilton,
and Jure Leskovec. 2018. Graph convolutional neural networks for web-scale
recommender systems. In Proceedings of the 24th ACM SIGKDD International
Conference on Knowledge Discovery & Data Mining.

[28] Hanqing Zeng and Viktor Prasanna. 2020. GraphACT: Accelerating GCN Training
on CPU-FPGA Heterogeneous Platforms. In Proceedings of the 2020 ACM/SIGDA
International Symposium on Field-Programmable Gate Arrays (FPGA â€™20). Associa-
tion for Computing Machinery, New York, NY, USA.

[29] Hanqing Zeng, Hongkuan Zhou, Ajitesh Srivastava, Rajgopal Kannan, and Viktor
Prasanna. 2020. GraphSAINT: Graph Sampling Based Inductive Learning Method.
In International Conference on Learning Representations.

[30] Bingyi Zhang, Rajgopal Kannan, and Viktor Prasanna. 2021. BoostGCN: A
Framework for Optimizing GCN Inference on FPGA. In 2021 IEEE 29th Annual
International Symposium on Field-Programmable Custom Computing Machines
(FCCM). IEEE.

[31] Bingyi Zhang, Hanqing Zeng, and Viktor Prasanna. 2020. Hardware accelera-
tion of large scale GCN inference. In 2020 IEEE 31st International Conference on
Application-specific Systems, Architectures and Processors (ASAP). IEEE.

[32] Shijie Zhou, Rajgopal Kannan, Viktor K Prasanna, Guna Seetharaman, and Qing
Wu. 2019. Hitgraph: High-throughput graph processing framework on fpga. IEEE
Transactions on Parallel and Distributed Systems 30, 10 (2019), 2249â€“2264.
[33] Rong Zhu, Kun Zhao, Hongxia Yang, Wei Lin, Chang Zhou, Baole Ai, Yong Li, and
Jingren Zhou. 2019. AliGraph: a comprehensive graph neural network platform.
Proceedings of the VLDB Endowment (2019).

