# RAMBO Architecture Review Summary

**Date:** 2025-10-03
**Status:** CRITICAL FINDINGS - Architecture Revision Required
**Reviewers:** architect-reviewer, performance-engineer, code-reviewer agents

---

## Executive Summary

After comprehensive research and multi-agent review, we have **critical findings** that require revising the proposed full async architecture. The specialist agents unanimously identified fundamental issues that would prevent cycle-accurate emulation with the message-passing approach.

**Key Finding:** Full async message-passing architecture **breaks cycle-accurate emulation** for NES hardware.

**Recommended Solution:** Hybrid sync/async model that preserves cycle accuracy for emulation core while leveraging async for I/O.

---

## Research Findings (From Search Agents)

### âœ… Successful Research Outcomes

#### 1. CPU Variants (RP2A03/RP2A07)
- **RP2A03G (NTSC)**: 1.79 MHz - AccuracyCoin target âœ…
- **RP2A07 (PAL)**: 1.66 MHz
- **Key Finding**: Opcodes behave identically across revisions
- **Variance**: Only unstable opcodes (SHA, SHX, SHY, SHS, LXA) differ by revision

**Configuration Impact:** Need `cpu.variant`, `cpu.unstable_opcodes.sha_behavior`, `cpu.unstable_opcodes.lxa_magic`

#### 2. PPU Variants (RP2C02/RP2C07)
- **RP2C02G (NTSC)**: 60 Hz, 262 scanlines, 341 cycles/scanline
- **RP2C07 (PAL)**: 50 Hz, 312 scanlines, 341 cycles/scanline

**Configuration Impact:** PPU timing already captured in `ppu/timing.zig`, needs variant selection

#### 3. CIC Lockout Chips
- **Critical Finding**: 4-bit Sharp SM590 microcontroller @ 4 MHz
- **Emulation Strategy**: Simple synchronous state machine (NOT async)
- **Variants**: CIC-NES-3193 (NTSC), CIC-NES-3195/3197 (PAL)

**Configuration Impact:** `cic.variant`, `cic.emulation` (state_machine, bypass, disabled)

#### 4. SPSC Message Passing Patterns
- Lock-free ring buffer with atomic head/tail
- Power-of-2 capacity for fast modulo
- Pre-allocated buffers (zero allocations)
- Memory ordering: Acquire/Release (with corrections needed)

**Implementation Ready:** Patterns identified, but see code review findings below

#### 5. Board Revisions & Controller Differences
- **NES vs Famicom**: Different controller port clocking (AccuracyCoin tests this)
- **Board Variants**: NES-CPU-01 to -11, HVC-CPU-01 to -08
- **Configuration Impact**: `controllers.type` (NES vs Famicom)

---

## Critical Review Findings

### ğŸš¨ CRITICAL ISSUE #1: Memory Operations Cannot Be Async

**Finding:** The proposed async message-passing for memory operations **breaks cycle-accurate emulation**.

**Problem:**
```zig
// Proposed async (INCORRECT):
cpu_sends_message(memory_read, address)  // Send request
wait_for_bus_response()                  // CPU BLOCKED - can't proceed!
value = get_response()                   // Response arrives later

// Required for cycle accuracy (CORRECT):
value = bus.read(address)  // IMMEDIATE response within same cycle
```

**Impact:**
- CPU cannot execute without immediate memory responses
- Cycle-accurate timing requires synchronous bus access
- AccuracyCoin tests will fail due to timing deviations

**Architect Review Quote:**
> "This breaks cycle-accurate emulation. The CPU cannot continue execution without memory values."

---

### ğŸš¨ CRITICAL ISSUE #2: Synchronization Granularity Too Coarse

**Finding:** Frame-level synchronization (29,780 cycles) is **insufficient** for NES accuracy.

**Effects Requiring Finer Sync:**
- Mid-frame PPU register writes (PPUCTRL, PPUSCROLL)
- Sprite 0 hit timing (cycle-accurate)
- MMC3 scanline counter (every 341 PPU cycles)
- Audio/video sync for expansion audio

**Required:** Scanline-level (341 PPU cycles = ~113 CPU cycles) or even cycle-level for some operations

**Performance Review Quote:**
> "Large batches increase latency variance. Recommendation: Sync every scanline."

---

### ğŸš¨ CRITICAL ISSUE #3: PPU/CPU Bus Contention Not Modeled

**Finding:** Design separates CPU and PPU with independent RAM, but **NES has shared bus**.

**Real Hardware:**
- PPU can steal cycles from CPU during rendering
- OAM DMA reads from CPU memory space
- Bus conflicts affect timing

**Design Flaw:**
```zig
// Proposed (INCORRECT):
"Key Decision: RAM access only by CPU (no locking needed)"
```

This ignores PPU OAM DMA which **must** access CPU memory.

---

### âš ï¸ PERFORMANCE ISSUE #1: Messages Too Large

**Finding:** Message union is 40-64 bytes, causing excessive cache misses.

**Impact:**
- Current: 500K messages Ã— 64 bytes = 32 MB/s memory bandwidth
- Optimized: 500K messages Ã— 4 bytes = 2 MB/s (16x reduction)

**Recommendation:** Use tagged indices into type-specific pools:
```zig
pub const CompactMessage = packed struct {
    type: u4,        // 16 message types
    component: u4,   // 16 components
    data_index: u24, // Index into pool
};  // Total: 4 bytes
```

---

### âš ï¸ PERFORMANCE ISSUE #2: Atomic Operations Too Expensive

**Finding:** Every `bus.read()`/`bus.write()` performs 3 atomic operations.

**Impact:**
- At 1.79M ops/sec: 5.4M atomic operations/sec (excessive overhead)
- Each atomic: ~5-10 cycles (minimum)
- Total overhead: ~27-54M cycles/sec just for atomics

**Recommendation:** Batch updates or use synchronous bus

---

### âš ï¸ CODE SAFETY ISSUE #1: VTable Pattern Unsafe in Zig

**Finding:** Component vtable with `@ptrCast` and `@alignCast` is **unsafe**.

**Problem:**
```zig
const self: *CpuComponent = @alignCast(@ptrCast(state));
// Undefined behavior if state is not actually *CpuComponent!
```

**Recommendation:** Use comptime generics (duck typing) instead:
```zig
pub fn Emulator(comptime CpuImpl: type, comptime PpuImpl: type) type {
    return struct {
        cpu: CpuImpl,
        ppu: PpuImpl,
        // Compile-time polymorphism, no runtime cost
    };
}
```

---

### âš ï¸ CODE SAFETY ISSUE #2: SPSC Queue Memory Ordering Bug

**Finding:** Missing memory fences between buffer write and index update.

**Problem:**
```zig
// INCORRECT (current design):
self.buffer[current_head] = item;
self.head.store(next_head, .Release);  // Consumer might see new head before item!
```

**Fix:**
```zig
// CORRECT:
self.buffer[current_head] = item;
std.atomic.fence(.Release);  // Ensure item write completes first
self.head.store(next_head, .Release);
```

---

## Unanimous Recommendation from All Reviewers

### âŒ DO NOT Implement Full Async Architecture

All three specialist agents independently arrived at the same conclusion:

**Architect Review:**
> "DO NOT implement full async architecture as proposed. Instead, adopt a hybrid approach."

**Performance Review:**
> "The async architecture will perform well IF you keep messages small and use futex... BUT consider if you need async at all for the emulation core."

**Code Review:**
> "The VTable pattern adds unnecessary complexity. Zig's comptime generics provide better type safety and zero runtime cost."

---

## Recommended Hybrid Architecture

### âœ… Keep Synchronous (Cycle-Accurate Core)

**Components:**
- **CPU**: Synchronous execution with immediate bus access
- **PPU**: Synchronous, running at 3x CPU speed in lockstep
- **Bus**: Direct memory access (no messages)
- **APU**: Synchronous for frame-accurate audio

**Rationale:**
- Real NES hardware is essentially synchronous (shared clock)
- Current architecture works well (112 tests passing, 0 regressions)
- Cycle accuracy requires immediate memory responses
- Simpler, faster, deterministic

### âœ… Make Asynchronous (I/O & Non-Critical Path)

**Components:**
- **Input Handling**: Async controller polling (no timing impact)
- **Video Output**: Async frame submission to GPU
- **Audio Buffer**: Async audio sample submission
- **File I/O**: Async ROM loading (libxev)
- **Debugging**: Async trace logging
- **Save States**: Async serialization

**Rationale:**
- I/O latency doesn't affect emulation accuracy
- Clear performance benefit (non-blocking I/O)
- No timing coupling to emulation core

### Hybrid Architecture Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         Main Thread (Synchronous Core)              â”‚
â”‚                                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚   CPU    â”‚â”€â”€â”€â–¶â”‚   Bus    â”‚â—€â”€â”€â”€â”‚   PPU    â”‚     â”‚
â”‚  â”‚ 1.79 MHz â”‚    â”‚  Direct  â”‚    â”‚ 5.37 MHz â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚  Access  â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚       â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚            â”‚
â”‚       â”‚               â”‚                â”‚            â”‚
â”‚       â–¼               â–¼                â–¼            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚   APU    â”‚    â”‚Cartridge â”‚    â”‚   CIC    â”‚     â”‚
â”‚  â”‚ 1.79 MHz â”‚    â”‚  Mapper  â”‚    â”‚  State   â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚ Machine  â”‚     â”‚
â”‚                                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚                                 â”‚
         â”‚ SPSC Queues (Async I/O)       â”‚
         â–¼                                 â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Async I/O       â”‚            â”‚  Async I/O       â”‚
â”‚  Thread          â”‚            â”‚  Thread          â”‚
â”‚                  â”‚            â”‚                  â”‚
â”‚  - Input polling â”‚            â”‚  - Video output  â”‚
â”‚  - File loading  â”‚            â”‚  - Audio buffer  â”‚
â”‚  - Debug logging â”‚            â”‚  - Save states   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## Configuration System: Proceed As Planned âœ…

**Good News:** The configuration system expansion is **still valid and needed**.

### Required Configuration Parameters

```kdl
hardware {
    cpu {
        variant "RP2A03G"  // RP2A03E, RP2A03G, RP2A03H, RP2A07
        region "NTSC"

        unstable_opcodes {
            sha_behavior "RP2A03G"  // or "RP2A03H"
            lxa_magic 0xEE
        }
    }

    ppu {
        variant "RP2C02G"  // RP2C02, RP2C02G, RP2C07
        region "NTSC"
        accuracy "cycle"
    }

    cic {
        enabled true
        variant "CIC-NES-3193"
        emulation "state_machine"  // or "bypass", "disabled"
    }

    controllers {
        type "NES"  // or "Famicom"
    }
}
```

**Implementation Priority:** HIGH - This is independent of sync/async decision

---

## Revised Implementation Plan

### Phase 1: Configuration System (PROCEED) âœ…
**Timeline:** Week 1
**Status:** Ready to implement

1. Expand `Config.zig` with hardware variants
2. Add CPU variant config (RP2A03G/H, RP2A07, unstable opcodes)
3. Add PPU variant config (RP2C02G, RP2C07)
4. Add CIC config (variant, emulation mode)
5. Add controller type config (NES vs Famicom)
6. Update `rambo.kdl` and KDL parser
7. Write tests (20+ tests)
8. Document configuration

**Acceptance:** All 112 tests pass, can load AccuracyCoin config

---

### Phase 2: CIC State Machine (PROCEED) âœ…
**Timeline:** Week 2
**Status:** Ready to implement (synchronous)

1. Implement CIC as synchronous state machine
2. CIC authentication sequence
3. CIC bypass mode (top-loader NES)
4. CIC disabled mode
5. Integration with console initialization
6. Write tests

**Note:** CIC does NOT need async execution (confirmed by research)

---

### Phase 3: PPU Foundation (MODIFIED) âš ï¸
**Timeline:** Week 3-6
**Status:** Use synchronous design

**CHANGE:** Implement PPU as synchronous component, not async

1. PPU registers ($2000-$2007)
2. PPU timing (scanline-based execution)
3. PPU-CPU synchronization (3:1 clock ratio)
4. Basic rendering stub
5. Integration with Bus

**Keep:** Current microstep architecture pattern (works well for CPU)

---

### Phase 4: Async I/O Layer (NEW) ğŸ†•
**Timeline:** Week 7-8
**Status:** New phase, clear benefits

1. Implement SPSC queue (with corrected memory ordering)
2. Async input polling (controller reads)
3. Async file I/O (ROM loading with libxev)
4. Async video output (frame buffer submission)
5. Async audio output (sample buffer submission)

**Benefits:**
- Non-blocking I/O
- Better user experience (responsive UI)
- No impact on emulation timing

---

### Phase 5: Debugging & Monitoring (NEW) ğŸ†•
**Timeline:** Week 9
**Status:** Optional but valuable

1. Async trace logging (SPSC to debug thread)
2. Performance counters
3. Memory inspection
4. Disassembly view

**Benefits:**
- Debugging doesn't affect emulation timing
- Can log without blocking emulation

---

## What We Learned (Valuable Research)

### âœ… Research Successes

1. **Hardware Variants Identified**: Complete catalog of CPU/PPU/CIC variants
2. **Configuration Requirements Clear**: Know exactly what to configure
3. **SPSC Queue Pattern**: Learned lock-free implementation (useful for I/O)
4. **What NOT to Do**: Avoided major architectural mistake
5. **Hybrid Model**: Clear path forward combining sync and async

### âœ… Review Process Validated

The multi-agent review **prevented a costly mistake**:
- 7-week migration plan would have failed
- Would have broken cycle accuracy
- Would have required complete rewrite
- Caught issues before writing code

**Value:** Saved weeks of wasted implementation effort

---

## Immediate Next Steps

### 1. User Approval Required

**Question:** Do you approve the revised hybrid sync/async architecture?

**Options:**
- **A)** Proceed with Phase 1 (Configuration System) - independent of architecture decision
- **B)** Proceed with hybrid model (sync emulation core + async I/O)
- **C)** Discuss alternative approaches

### 2. Documentation Updates

If approved:
- Update `async-architecture-design.md` with "SUPERSEDED" note
- Create new `hybrid-architecture-design.md`
- Update `STATUS.md` with revised plan
- Document decision rationale

### 3. Begin Implementation

Start with Configuration System (Phase 1):
- Low risk (additive changes)
- High value (needed regardless of architecture)
- Well-scoped (1 week)
- Zero regression risk

---

## Key Insights for NES Emulation

### ğŸ¯ Insight #1: NES Hardware is Synchronous

The NES is a **synchronous system** with a shared master clock:
- CPU, PPU, APU all derive from same crystal oscillator
- Components have fixed timing relationships (PPU = 3Ã— CPU)
- Memory bus is shared, not independent
- Modeling as async components fights the hardware design

**Conclusion:** Synchronous emulation matches hardware architecture

---

### ğŸ¯ Insight #2: Cycle Accuracy Requires Immediate Responses

Cycle-accurate emulation means:
- Every memory read must complete in the same cycle
- Every instruction has exact cycle count
- Timing cannot vary (no async latency)

**Conclusion:** Message passing breaks cycle accuracy

---

### ğŸ¯ Insight #3: Async Valuable for I/O, Not Emulation

Async provides clear benefits for:
- File loading (don't block on disk I/O)
- Video output (submit frames without blocking)
- Audio buffering (fill buffers asynchronously)
- Input polling (responsive controller reads)

Async does NOT help for:
- Cycle-accurate CPU execution
- Cycle-accurate PPU rendering
- Cycle-accurate bus access

**Conclusion:** Hybrid model is optimal

---

## Recommended Architecture Summary

```
SYNCHRONOUS (Emulation Core):
â”œâ”€â”€ CPU (6502)          â”‚ Cycle-accurate execution
â”œâ”€â”€ PPU (RP2C02)        â”‚ Scanline-based rendering
â”œâ”€â”€ APU (RP2A03)        â”‚ Frame-accurate audio
â”œâ”€â”€ Bus (Memory)        â”‚ Direct access
â”œâ”€â”€ Cartridge (Mapper)  â”‚ Direct access
â””â”€â”€ CIC (Lockout)       â”‚ State machine

ASYNCHRONOUS (I/O Layer):
â”œâ”€â”€ Input               â”‚ Controller polling
â”œâ”€â”€ Video Output        â”‚ Frame submission
â”œâ”€â”€ Audio Output        â”‚ Sample buffering
â”œâ”€â”€ File I/O            â”‚ ROM/save loading
â””â”€â”€ Debug/Trace         â”‚ Logging
```

---

## Questions for User

1. **Architecture Approval**: Do you approve the hybrid sync/async model?

2. **Phase 1 Start**: Should we begin Configuration System implementation immediately?

3. **Documentation**: What additional documentation would be helpful?

4. **Testing**: Are the proposed test requirements sufficient (0 regressions, ThreadSanitizer for async I/O)?

5. **Timeline**: Is the revised 9-week plan acceptable?

---

## Appendix: Specialist Agent Reviews

Full reviews available at:
- Architecture Review: Embedded in this document (Section: Critical Review Findings)
- Performance Review: Embedded in this document (Section: Performance Issues)
- Code Review: Embedded in this document (Section: Code Safety Issues)

Original design document (SUPERSEDED): `async-architecture-design.md`

---

**End of Review Summary**

**Status:** Awaiting user approval to proceed with hybrid architecture
**Recommended Action:** Begin Phase 1 (Configuration System) while finalizing hybrid design
**Risk:** LOW (configuration changes are additive and independent)
