Command: /home/Yasir_Alqulayti/DV/soc/tb/./simv -l sim.log +UVM_TESTNAME=wb_write_test +UVM_VERBOSITY=UVM_FULL -timescale 1ns/1ns
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP1_Full64; Runtime version W-2024.09-SP1_Full64;  Apr 29 10:14 2025
----------------------------------------------------------------
UVM-1.1d.Synopsys
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test wb_write_test...
UVM_INFO testbench.sv(58) @ 0: uvm_test_top.tb [testbench] connect_phase üßëüèª‚Äç‚öñÔ∏è
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------
Name                           Type                       Size  Value     
--------------------------------------------------------------------------
uvm_test_top                   wb_write_test              -     @470      
  tb                           testbench                  -     @487      
    clk_rst                    clock_and_reset_env        -     @510      
      agent                    clock_and_reset_agent      -     @663      
        driver                 clock_and_reset_driver     -     @674      
          rsp_port             uvm_analysis_port          -     @689      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          seq_item_port        uvm_seq_item_pull_port     -     @681      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          recording_detail     uvm_verbosity              32    UVM_FULL  
        sequencer              clock_and_reset_sequencer  -     @697      
          rsp_export           uvm_analysis_export        -     @704      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          seq_item_export      uvm_seq_item_pull_imp      -     @798      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          recording_detail     uvm_verbosity              32    UVM_FULL  
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        recording_detail       uvm_verbosity              32    UVM_FULL  
      recording_detail         uvm_verbosity              32    UVM_FULL  
    mc_seqr                    mc_sequencer               -     @531      
      rsp_export               uvm_analysis_export        -     @538      
        recording_detail       uvm_verbosity              32    UVM_FULL  
      seq_item_export          uvm_seq_item_pull_imp      -     @632      
        recording_detail       uvm_verbosity              32    UVM_FULL  
      recording_detail         uvm_verbosity              32    UVM_FULL  
      arbitration_queue        array                      0     -         
      lock_queue               array                      0     -         
      num_last_reqs            integral                   32    'd1       
      num_last_rsps            integral                   32    'd1       
    sb                         scoreboard                 -     @640      
      spi_in                   uvm_analysis_imp_spi       -     @647      
        recording_detail       uvm_verbosity              32    UVM_FULL  
      wb_in                    uvm_analysis_imp_wb        -     @655      
        recording_detail       uvm_verbosity              32    UVM_FULL  
      recording_detail         uvm_verbosity              32    UVM_FULL  
    spi1                       spi_env                    -     @517      
      slave_agent              spi_slave_agent            -     @819      
        drv                    spi_slave_driver           -     @833      
          rsp_port             uvm_analysis_port          -     @848      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          seq_item_port        uvm_seq_item_pull_port     -     @840      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          recording_detail     uvm_verbosity              32    UVM_FULL  
        mon                    spi_slave_monitor          -     @965      
          spi_out              uvm_analysis_port          -     @972      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          recording_detail     uvm_verbosity              32    UVM_FULL  
        seqr                   spi_slave_sequencer        -     @856      
          rsp_export           uvm_analysis_export        -     @863      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          seq_item_export      uvm_seq_item_pull_imp      -     @957      
            recording_detail   uvm_verbosity              32    UVM_FULL  
          recording_detail     uvm_verbosity              32    UVM_FULL  
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        recording_detail       uvm_verbosity              32    UVM_FULL  
      enable_master            integral                   32    'h0       
      enable_slave             integral                   32    'h1       
      recording_detail         uvm_verbosity              32    UVM_FULL  
    spi2                       spi_env                    -     @524      
      slave_agent              spi_slave_agent            -     @990      
        drv                    spi_slave_driver           -     @1004     
          rsp_port             uvm_analysis_port          -     @1019     
            recording_detail   uvm_verbosity              32    UVM_FULL  
          seq_item_port        uvm_seq_item_pull_port     -     @1011     
            recording_detail   uvm_verbosity              32    UVM_FULL  
          recording_detail     uvm_verbosity              32    UVM_FULL  
        mon                    spi_slave_monitor          -     @1136     
          spi_out              uvm_analysis_port          -     @1143     
            recording_detail   uvm_verbosity              32    UVM_FULL  
          recording_detail     uvm_verbosity              32    UVM_FULL  
        seqr                   spi_slave_sequencer        -     @1027     
          rsp_export           uvm_analysis_export        -     @1034     
            recording_detail   uvm_verbosity              32    UVM_FULL  
          seq_item_export      uvm_seq_item_pull_imp      -     @1128     
            recording_detail   uvm_verbosity              32    UVM_FULL  
          recording_detail     uvm_verbosity              32    UVM_FULL  
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        recording_detail       uvm_verbosity              32    UVM_FULL  
      enable_master            integral                   32    'h0       
      enable_slave             integral                   32    'h1       
      recording_detail         uvm_verbosity              32    UVM_FULL  
    wb                         wb_env                     -     @503      
      masters[0]               wb_master_agent            -     @1161     
        driver                 wb_master_driver           -     @1300     
          rsp_port             uvm_analysis_port          -     @1315     
            recording_detail   uvm_verbosity              32    UVM_FULL  
          seq_item_port        uvm_seq_item_pull_port     -     @1307     
            recording_detail   uvm_verbosity              32    UVM_FULL  
          master_id            integral                   32    'h0       
          recording_detail     uvm_verbosity              32    UVM_FULL  
        monitor                wb_master_monitor          -     @1176     
          item_collected_port  uvm_analysis_port          -     @1183     
            recording_detail   uvm_verbosity              32    UVM_FULL  
          master_id            integral                   32    'h0       
          recording_detail     uvm_verbosity              32    UVM_FULL  
        sequencer              wb_master_sequencer        -     @1191     
          rsp_export           uvm_analysis_export        -     @1198     
            recording_detail   uvm_verbosity              32    UVM_FULL  
          seq_item_export      uvm_seq_item_pull_imp      -     @1292     
            recording_detail   uvm_verbosity              32    UVM_FULL  
          master_id            integral                   32    'h0       
          recording_detail     uvm_verbosity              32    UVM_FULL  
          arbitration_queue    array                      0     -         
          lock_queue           array                      0     -         
          num_last_reqs        integral                   32    'd1       
          num_last_rsps        integral                   32    'd1       
        is_active              uvm_active_passive_enum    1     UVM_ACTIVE
        master_id              integral                   32    'h0       
        recording_detail       uvm_verbosity              32    UVM_FULL  
      num_masters              integral                   32    'h1       
      num_slaves               integral                   32    'h0       
      recording_detail         uvm_verbosity              32    UVM_FULL  
    recording_detail           uvm_verbosity              32    UVM_FULL  
--------------------------------------------------------------------------

UVM_INFO ../spi/sv/../sv/spi_slave_driver.sv(47) @ 0: uvm_test_top.tb.spi1.slave_agent.drv [spi_slave_driver] Running Simulation...
UVM_INFO ../spi/sv/../sv/spi_slave_monitor.sv(80) @ 0: uvm_test_top.tb.spi1.slave_agent.mon [spi_slave_monitor] Running Simulation...
UVM_INFO ../spi/sv/../sv/spi_slave_driver.sv(47) @ 0: uvm_test_top.tb.spi2.slave_agent.drv [spi_slave_driver] Running Simulation...
UVM_INFO ../spi/sv/../sv/spi_slave_monitor.sv(80) @ 0: uvm_test_top.tb.spi2.slave_agent.mon [spi_slave_monitor] Running Simulation...
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'run'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0: uvm_test_top.tb.mc_seqr [PHASESEQ] Starting default sequence 'i2c_seq' for phase 'run'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi1.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi2.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.wb.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO ../sv/mc_seq_lib.sv(23) @ 0: uvm_test_top.tb.mc_seqr@@i2c_seq [i2c_seq] raise objection
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../wb/sv/../sv/wb_master_seqs.sv(67) @ 0: uvm_test_top.tb.wb.masters[0].sequencer@@i2c_seq.i2c_400k [i2c_400k_seq] Executing sequence
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'pre_reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.mc_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi1.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi2.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.wb.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.mc_seqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi1.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi2.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.wb.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'post_reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.mc_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi1.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi2.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.wb.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'pre_configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.mc_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi1.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi2.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.wb.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.mc_seqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi1.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi2.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.wb.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'post_configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.mc_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi1.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi2.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.wb.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'pre_main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.mc_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi1.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi2.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.wb.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.mc_seqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi1.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi2.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.wb.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'post_main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.mc_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi1.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi2.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.wb.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'pre_shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.mc_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi1.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi2.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.wb.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.mc_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi1.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi2.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.wb.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1390) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer [PHASESEQ] Starting default sequence 'clk10_rst5_seq' for phase 'post_shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.mc_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi1.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.spi2.slave_agent.seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.tb.wb.masters[0].sequencer [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../clock_and_reset/sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clk_rst.agent.sequencer@@clk10_rst5_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
UVM_INFO ../wb/sv/../sv/wb_master_driver.sv(32) @ 60: uvm_test_top.tb.wb.masters[0].driver [wb_master_driver] ---------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                   
---------------------------------------------------------------------------------------------
req                            wb_transaction  -     @1645                                   
  op_type                      op_type_enum    1     wb_write                                
  addr                         integral        32    'h40                                    
  din                          integral        8     'h31                                    
  dout                         integral        8     'hxx                                    
  valid_sb                     integral        1     'h0                                     
  begin_time                   time            64    60                                      
  depth                        int             32    'd3                                     
  parent sequence (name)       string          8     i2c_400k                                
  parent sequence (full name)  string          40    uvm_test_top.tb.mc_seqr.i2c_seq.i2c_400k
  sequencer                    string          39    uvm_test_top.tb.wb.masters[0].sequencer 
---------------------------------------------------------------------------------------------

UVM_INFO ../wb/sv/../sv/wb_master_monitor.sv(47) @ 86: uvm_test_top.tb.wb.masters[0].monitor [wb_master_monitor] transaction collected :
------------------------------------------
Name        Type            Size  Value   
------------------------------------------
tr_collect  wb_transaction  -     @1641   
  op_type   op_type_enum    1     wb_write
  addr      integral        32    'h0     
  din       integral        8     'h31    
  dout      integral        8     'h0     
  valid_sb  integral        1     'h0     
------------------------------------------

UVM_INFO ../wb/sv/../sv/wb_master_driver.sv(32) @ 86: uvm_test_top.tb.wb.masters[0].driver [wb_master_driver] ---------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                   
---------------------------------------------------------------------------------------------
req                            wb_transaction  -     @1654                                   
  op_type                      op_type_enum    1     wb_write                                
  addr                         integral        32    'h41                                    
  din                          integral        8     'h0                                     
  dout                         integral        8     'hxx                                    
  valid_sb                     integral        1     'h0                                     
  begin_time                   time            64    86                                      
  depth                        int             32    'd3                                     
  parent sequence (name)       string          8     i2c_400k                                
  parent sequence (full name)  string          40    uvm_test_top.tb.mc_seqr.i2c_seq.i2c_400k
  sequencer                    string          39    uvm_test_top.tb.wb.masters[0].sequencer 
---------------------------------------------------------------------------------------------

UVM_INFO ../wb/sv/../sv/wb_master_monitor.sv(47) @ 106: uvm_test_top.tb.wb.masters[0].monitor [wb_master_monitor] transaction collected :
------------------------------------------
Name        Type            Size  Value   
------------------------------------------
tr_collect  wb_transaction  -     @1649   
  op_type   op_type_enum    1     wb_write
  addr      integral        32    'h1     
  din       integral        8     'h0     
  dout      integral        8     'h0     
  valid_sb  integral        1     'h0     
------------------------------------------

UVM_INFO ../wb/sv/../sv/wb_master_driver.sv(32) @ 106: uvm_test_top.tb.wb.masters[0].driver [wb_master_driver] ---------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                   
---------------------------------------------------------------------------------------------
req                            wb_transaction  -     @1662                                   
  op_type                      op_type_enum    1     wb_write                                
  addr                         integral        32    'h42                                    
  din                          integral        8     'h80                                    
  dout                         integral        8     'hxx                                    
  valid_sb                     integral        1     'h0                                     
  begin_time                   time            64    106                                     
  depth                        int             32    'd3                                     
  parent sequence (name)       string          8     i2c_400k                                
  parent sequence (full name)  string          40    uvm_test_top.tb.mc_seqr.i2c_seq.i2c_400k
  sequencer                    string          39    uvm_test_top.tb.wb.masters[0].sequencer 
---------------------------------------------------------------------------------------------

UVM_INFO ../wb/sv/../sv/wb_master_monitor.sv(47) @ 126: uvm_test_top.tb.wb.masters[0].monitor [wb_master_monitor] transaction collected :
------------------------------------------
Name        Type            Size  Value   
------------------------------------------
tr_collect  wb_transaction  -     @1658   
  op_type   op_type_enum    1     wb_write
  addr      integral        32    'h2     
  din       integral        8     'h80    
  dout      integral        8     'h0     
  valid_sb  integral        1     'h0     
------------------------------------------

UVM_INFO ../wb/sv/../sv/wb_master_seqs.sv(122) @ 126: uvm_test_top.tb.wb.masters[0].sequencer@@i2c_seq.i2c_write_byte [i2c_write_byte_seq] Executing sequence
UVM_INFO ../wb/sv/../sv/wb_master_driver.sv(32) @ 126: uvm_test_top.tb.wb.masters[0].driver [wb_master_driver] ---------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                         
---------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @1674                                         
  op_type                      op_type_enum    1     wb_write                                      
  addr                         integral        32    'h43                                          
  din                          integral        8     'haa                                          
  dout                         integral        8     'hxx                                          
  valid_sb                     integral        1     'h0                                           
  begin_time                   time            64    126                                           
  depth                        int             32    'd3                                           
  parent sequence (name)       string          14    i2c_write_byte                                
  parent sequence (full name)  string          46    uvm_test_top.tb.mc_seqr.i2c_seq.i2c_write_byte
  sequencer                    string          39    uvm_test_top.tb.wb.masters[0].sequencer       
---------------------------------------------------------------------------------------------------

UVM_INFO ../wb/sv/../sv/wb_master_monitor.sv(47) @ 146: uvm_test_top.tb.wb.masters[0].monitor [wb_master_monitor] transaction collected :
------------------------------------------
Name        Type            Size  Value   
------------------------------------------
tr_collect  wb_transaction  -     @1666   
  op_type   op_type_enum    1     wb_write
  addr      integral        32    'h3     
  din       integral        8     'haa    
  dout      integral        8     'h0     
  valid_sb  integral        1     'h0     
------------------------------------------

UVM_INFO ../wb/sv/../sv/wb_master_driver.sv(32) @ 146: uvm_test_top.tb.wb.masters[0].driver [wb_master_driver] ---------------------------------------------------------------------------------------------------
Name                           Type            Size  Value                                         
---------------------------------------------------------------------------------------------------
req                            wb_transaction  -     @1682                                         
  op_type                      op_type_enum    1     wb_write                                      
  addr                         integral        32    'h44                                          
  din                          integral        8     'h90                                          
  dout                         integral        8     'hxx                                          
  valid_sb                     integral        1     'h0                                           
  begin_time                   time            64    146                                           
  depth                        int             32    'd3                                           
  parent sequence (name)       string          14    i2c_write_byte                                
  parent sequence (full name)  string          46    uvm_test_top.tb.mc_seqr.i2c_seq.i2c_write_byte
  sequencer                    string          39    uvm_test_top.tb.wb.masters[0].sequencer       
---------------------------------------------------------------------------------------------------

UVM_INFO ../wb/sv/../sv/wb_master_monitor.sv(47) @ 166: uvm_test_top.tb.wb.masters[0].monitor [wb_master_monitor] transaction collected :
------------------------------------------
Name        Type            Size  Value   
------------------------------------------
tr_collect  wb_transaction  -     @1678   
  op_type   op_type_enum    1     wb_write
  addr      integral        32    'h0     
  din       integral        8     'h90    
  dout      integral        8     'h0     
  valid_sb  integral        1     'h0     
------------------------------------------

UVM_INFO ../sv/mc_seq_lib.sv(37) @ 1000166: uvm_test_top.tb.mc_seqr@@i2c_seq [i2c_seq] drop objection
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_objection.svh(1250) @ 1000266: reporter [TEST_DONE] All end-of-test objections have been dropped. Calling stop tasks
UVM_INFO /mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_objection.svh(1274) @ 1000266: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO ../sv/scoreboard.sv(85) @ 1000266: uvm_test_top.tb.sb [SCOREBOARD] --------------------SCOREBOARD REPORT--------------------:            
UVM_INFO ../sv/scoreboard.sv(86) @ 1000266: uvm_test_top.tb.sb [SCOREBOARD] Total SPI Packets Received: 0
UVM_INFO ../sv/scoreboard.sv(87) @ 1000266: uvm_test_top.tb.sb [SCOREBOARD] Total WB Packets Received: 0
UVM_INFO ../sv/scoreboard.sv(88) @ 1000266: uvm_test_top.tb.sb [SCOREBOARD] Total Packets Received: 0
UVM_INFO ../sv/scoreboard.sv(89) @ 1000266: uvm_test_top.tb.sb [SCOREBOARD] Total Matched Packets: 0
UVM_INFO ../sv/scoreboard.sv(90) @ 1000266: uvm_test_top.tb.sb [SCOREBOARD] Total Wrong Packets: 0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  120
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[PHASESEQ]    65
[RNTST]     1
[SCOREBOARD]     6
[TEST_DONE]     2
[UVMTOP]     1
[clk10_rst5_seq]    13
[clock_and_reset_sequence]    13
[i2c_400k_seq]     1
[i2c_seq]     2
[i2c_write_byte_seq]     1
[spi_slave_driver]     2
[spi_slave_monitor]     2
[testbench]     1
[wb_master_driver]     5
[wb_master_monitor]     5
$finish called from file "/mnt/NVME2/synopsys/vcs/W-2024.09-SP1/etc/uvm/base/uvm_root.svh", line 437.
$finish at simulation time              1000266
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1000266 ns
CPU Time:      0.400 seconds;       Data structure size:   0.5Mb
Tue Apr 29 10:14:40 2025
