Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 13810ebc87694796827c9156660c9794 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_test_behav xil_defaultlib.uart_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'fsmR_O' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/DEVICE.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'trNext' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/DEVICE.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/DEVICE.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'clk' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/DEVICE.v:142]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'rst' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/DEVICE.v:144]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'R_I' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/DEVICE.v:145]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'get_out' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/DEVICE.v:146]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 20 for port 'readIn' [M:/2010/Vivado_2_kurs_schem/IVBO-01/Khomyakova/PLIS_UART/PLIS_UART.srcs/sources_1/new/DEVICE.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLK_DIV
Compiling module xil_defaultlib.COUNTER(mod=8)
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.ascii_decoder
Compiling module xil_defaultlib.ascii_coder
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.TRANSCEIVER_uart_default
Compiling module xil_defaultlib.RECEIVER_uart_default
Compiling module xil_defaultlib.prima
Compiling module xil_defaultlib.DEVICE
Compiling module xil_defaultlib.uart_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_test_behav
