{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722644194056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722644194060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 02 21:16:33 2024 " "Processing started: Fri Aug 02 21:16:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722644194060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722644194060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto01 -c projeto01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto01 -c projeto01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722644194060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722644194240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722644194240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "Registrador.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Registrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722644200289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722644200289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatener.v 1 1 " "Found 1 design units, including 1 entities, in source file concatener.v" { { "Info" "ISGN_ENTITY_NAME" "1 Concatener " "Found entity 1: Concatener" {  } { { "Concatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Concatener.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722644200289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722644200289 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref Timer.v(2) " "Verilog HDL Declaration warning at Timer.v(2): \"ref\" is SystemVerilog-2005 keyword" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1722644200289 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.v(11) " "Verilog HDL information at Timer.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1722644200289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722644200289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722644200289 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk Registrador.v(13) " "Verilog HDL error at Registrador.v(13): object \"clk\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Registrador.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Registrador.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1722644200289 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.map.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722644200305 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722644200336 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 02 21:16:40 2024 " "Processing ended: Fri Aug 02 21:16:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722644200336 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722644200336 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722644200336 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722644200336 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722644200886 ""}
