##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CyBUS_CLK(routed)
		4.3::Critical Path Report for HI_10/q
		4.4::Critical Path Report for HI_7/q
		4.5::Critical Path Report for HI_8/q
		4.6::Critical Path Report for HI_9/q
		4.7::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK(routed):R)
		5.2::Critical Path Report for (CyBUS_CLK(routed):F vs. CyBUS_CLK(routed):R)
		5.3::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK(routed):R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
		5.7::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
		5.8::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. \Boundary32bit:CounterHW\/tc:R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. HI_10/q:R)
		5.12::Critical Path Report for (CyBUS_CLK:R vs. HI_9/q:R)
		5.13::Critical Path Report for (CyBUS_CLK:R vs. HI_8/q:R)
		5.14::Critical Path Report for (CyBUS_CLK:R vs. HI_7/q:R)
		5.15::Critical Path Report for (CyBUS_CLK:R vs. \Control_FREQ:Sync:ctrl_reg\/control_1:R)
		5.16::Critical Path Report for (CyBUS_CLK:R vs. \Control_FREQ:Sync:ctrl_reg\/control_0:R)
		5.17::Critical Path Report for (CyBUS_CLK:R vs. PPS(0)_PAD:F)
		5.18::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.19::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK(routed):R)
		5.20::Critical Path Report for (\Boundary32bit:CounterHW\/tc:F vs. CyBUS_CLK(routed):R)
		5.21::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
		5.22::Critical Path Report for (HI_10/q:R vs. CyBUS_CLK(routed):R)
		5.23::Critical Path Report for (HI_10/q:F vs. CyBUS_CLK(routed):R)
		5.24::Critical Path Report for (HI_10/q:R vs. CyBUS_CLK:R)
		5.25::Critical Path Report for (HI_10/q:F vs. CyBUS_CLK:R)
		5.26::Critical Path Report for (HI_9/q:R vs. CyBUS_CLK(routed):R)
		5.27::Critical Path Report for (HI_9/q:F vs. CyBUS_CLK(routed):R)
		5.28::Critical Path Report for (HI_9/q:R vs. CyBUS_CLK:R)
		5.29::Critical Path Report for (HI_9/q:F vs. CyBUS_CLK:R)
		5.30::Critical Path Report for (HI_8/q:R vs. CyBUS_CLK(routed):R)
		5.31::Critical Path Report for (HI_8/q:F vs. CyBUS_CLK(routed):R)
		5.32::Critical Path Report for (HI_8/q:R vs. CyBUS_CLK:R)
		5.33::Critical Path Report for (HI_8/q:F vs. CyBUS_CLK:R)
		5.34::Critical Path Report for (HI_7/q:R vs. CyBUS_CLK(routed):R)
		5.35::Critical Path Report for (HI_7/q:F vs. CyBUS_CLK(routed):R)
		5.36::Critical Path Report for (HI_7/q:R vs. CyBUS_CLK:R)
		5.37::Critical Path Report for (HI_7/q:F vs. CyBUS_CLK:R)
		5.38::Critical Path Report for (\Control_FREQ:Sync:ctrl_reg\/control_1:R vs. CyBUS_CLK:R)
		5.39::Critical Path Report for (\Control_FREQ:Sync:ctrl_reg\/control_0:R vs. CyBUS_CLK:R)
		5.40::Critical Path Report for (PPS(0)_PAD:F vs. CyBUS_CLK(routed):R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: CyBUS_CLK                               | Frequency: 29.06 MHz  | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)               | N/A                   | Target: 72.00 MHz   | 
Clock: CyBUS_CLK(routed)                       | Frequency: 36.81 MHz  | Target: 72.00 MHz   | 
Clock: CyILO                                   | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                                   | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                            | N/A                   | Target: 72.00 MHz   | 
Clock: CyPLL_OUT                               | N/A                   | Target: 72.00 MHz   | 
Clock: CyXTAL                                  | N/A                   | Target: 24.00 MHz   | 
Clock: HI_10/q                                 | Frequency: 35.55 MHz  | Target: 36.00 MHz   | 
Clock: HI_7/q                                  | Frequency: 35.31 MHz  | Target: 36.00 MHz   | 
Clock: HI_8/q                                  | Frequency: 49.75 MHz  | Target: 36.00 MHz   | 
Clock: HI_9/q                                  | Frequency: 33.38 MHz  | Target: 36.00 MHz   | 
Clock: PPS(0)_PAD                              | N/A                   | Target: 100.00 MHz  | 
Clock: UART_IntClock                           | Frequency: 34.15 MHz  | Target: 0.08 MHz    | 
Clock: \Boundary32bit:CounterHW\/tc            | N/A                   | Target: 36.00 MHz   | 
Clock: \Control_FREQ:Sync:ctrl_reg\/control_0  | N/A                   | Target: 36.00 MHz   | 
Clock: \Control_FREQ:Sync:ctrl_reg\/control_1  | N/A                   | Target: 36.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                            Capture Clock                           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------------------------  --------------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                               CyBUS_CLK                               13888.9          -11314      6944.44          -2263       13888.9          -7886       6944.44          -4926       
CyBUS_CLK                               CyBUS_CLK(routed)                       13888.9          11331       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                               HI_10/q                                 13888.9          35577       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                               HI_7/q                                  13888.9          31865       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                               HI_8/q                                  13888.9          31410       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                               HI_9/q                                  13888.9          34234       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                               PPS(0)_PAD                              N/A              N/A         555.556          9742        N/A              N/A         N/A              N/A         
CyBUS_CLK                               UART_IntClock                           13888.9          -4023       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                               \Boundary32bit:CounterHW\/tc            13888.9          13059       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                               \Control_FREQ:Sync:ctrl_reg\/control_0  13888.9          20915       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                               \Control_FREQ:Sync:ctrl_reg\/control_1  13888.9          20898       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)                       CyBUS_CLK                               13888.9          -7104       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK(routed)                       CyBUS_CLK(routed)                       13888.9          -13280      N/A              N/A         N/A              N/A         6944.44          -848        
HI_10/q                                 CyBUS_CLK                               13888.9          -33756      N/A              N/A         N/A              N/A         13888.9          -6662       
HI_10/q                                 CyBUS_CLK(routed)                       13888.9          -10085      N/A              N/A         N/A              N/A         13888.9          -10085      
HI_7/q                                  CyBUS_CLK                               13888.9          -30043      N/A              N/A         N/A              N/A         13888.9          -4293       
HI_7/q                                  CyBUS_CLK(routed)                       13888.9          -10795      N/A              N/A         N/A              N/A         13888.9          -10795      
HI_8/q                                  CyBUS_CLK                               13888.9          -29589      N/A              N/A         N/A              N/A         13888.9          -1133       
HI_8/q                                  CyBUS_CLK(routed)                       13888.9          -5152       N/A              N/A         N/A              N/A         13888.9          -5152       
HI_9/q                                  CyBUS_CLK                               13888.9          -32412      N/A              N/A         N/A              N/A         13888.9          -6657       
HI_9/q                                  CyBUS_CLK(routed)                       13888.9          -10080      N/A              N/A         N/A              N/A         13888.9          -10080      
PPS(0)_PAD                              CyBUS_CLK(routed)                       N/A              N/A         N/A              N/A         N/A              N/A         555.556          -13731      
UART_IntClock                           UART_IntClock                           1.30278e+007     12998492    N/A              N/A         N/A              N/A         N/A              N/A         
\Boundary32bit:CounterHW\/tc            CyBUS_CLK                               N/A              N/A         6944.44          -23098      N/A              N/A         N/A              N/A         
\Boundary32bit:CounterHW\/tc            CyBUS_CLK(routed)                       13888.9          3827        N/A              N/A         N/A              N/A         13888.9          3827        
\Control_FREQ:Sync:ctrl_reg\/control_0  CyBUS_CLK                               13888.9          -20524      N/A              N/A         N/A              N/A         N/A              N/A         
\Control_FREQ:Sync:ctrl_reg\/control_1  CyBUS_CLK                               13888.9          -20507      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase                          
--------------------  ------------  ----------------------------------------  
ClockEnc(0)_PAD       23028         CyBUS_CLK:R                               
ClockEncDelay(0)_PAD  25695         CyBUS_CLK:R                               
Clock_tiktak(0)_PAD   33047         CyBUS_CLK(routed):R                       
Compare(0)_PAD        24759         CyBUS_CLK:R                               
DOut_CH1_N(0)_PAD     35384         CyBUS_CLK:R                               
DOut_CH1_P(0)_PAD     36201         CyBUS_CLK:R                               
DOut_CH2_N(0)_PAD     38267         CyBUS_CLK:R                               
DOut_CH2_P(0)_PAD     36003         CyBUS_CLK:R                               
DOut_CH3_N(0)_PAD     40468         CyBUS_CLK:R                               
DOut_CH3_P(0)_PAD     37604         CyBUS_CLK:R                               
DOut_CH4_N(0)_PAD     34867         CyBUS_CLK:R                               
DOut_CH4_P(0)_PAD     35285         CyBUS_CLK:R                               
EN1(0)_PAD            24992         CyBUS_CLK:R                               
LED(0)_PAD            25086         CyBUS_CLK:R                               
LOAD(0)_PAD           62366         HI_10/q:R                                 
LOAD(0)_PAD           61023         HI_9/q:R                                  
LOAD(0)_PAD           58654         HI_7/q:R                                  
LOAD(0)_PAD           58199         HI_8/q:R                                  
LOAD(0)_PAD           49134         \Control_FREQ:Sync:ctrl_reg\/control_0:R  
LOAD(0)_PAD           49118         \Control_FREQ:Sync:ctrl_reg\/control_1:R  
LOAD(0)_PAD           34691         CyBUS_CLK:R                               
LOAD_1(0)_PAD         25471         CyBUS_CLK:R                               
Out_TikTak(0)_PAD     46317         HI_10/q:R                                 
Out_TikTak(0)_PAD     46317         HI_10/q:F                                 
Out_TikTak(0)_PAD     44974         HI_9/q:R                                  
Out_TikTak(0)_PAD     44974         HI_9/q:F                                  
Out_TikTak(0)_PAD     42605         HI_7/q:R                                  
Out_TikTak(0)_PAD     42605         HI_7/q:F                                  
Out_TikTak(0)_PAD     42150         HI_8/q:R                                  
Out_TikTak(0)_PAD     42150         HI_8/q:F                                  
Out_TikTak(0)_PAD     33085         \Control_FREQ:Sync:ctrl_reg\/control_0:R  
Out_TikTak(0)_PAD     33085         \Control_FREQ:Sync:ctrl_reg\/control_0:F  
Out_TikTak(0)_PAD     33068         \Control_FREQ:Sync:ctrl_reg\/control_1:R  
Out_TikTak(0)_PAD     33068         \Control_FREQ:Sync:ctrl_reg\/control_1:F  
Out_TikTak_3(0)_PAD   34331         HI_10/q:R                                 
Out_TikTak_3(0)_PAD   34331         HI_10/q:F                                 
Sh_out(0)_PAD         36213         CyBUS_CLK:R                               
TC(0)_PAD             26857         CyBUS_CLK:R                               
TC_word(0)_PAD        25847         \Boundary32bit:CounterHW\/tc:R            
TC_word(0)_PAD        25847         \Boundary32bit:CounterHW\/tc:F            
Tx_1(0)_PAD           30400         UART_IntClock:R                           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 29.06 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -20524p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (\Control_FREQ:Sync:ctrl_reg\/control_0:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                                    -6010
-----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   7879

Launch Clock Arrival Time                       0
+ Clock path delay                      13431
+ Data path delay                       14971
-------------------------------------   ----- 
End-of-path arrival time (ps)           28402
 
Launch Clock Path
pin name                                                                    model name      delay     AT  edge  Fanout
--------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                                      clockblockcell      0      0  RISE       1
\Control_FREQ:Sync:ctrl_reg\/busclk                                         controlcell11       0      0  RISE       1
\Control_FREQ:Sync:ctrl_reg\/control_0                                      controlcell11    2050   2050  
\Control_FREQ:Sync:ctrl_reg\/control_0 (TOTAL_ADJUSTMENTS)                  controlcell11       0   2050  RISE       1
--\Control_FREQ:Sync:ctrl_reg\/control_0 (Clock Phase Adjustment Delay)     controlcell11       0    N/A  
StartOfFrame/main_5                                                         macrocell23      2335   4385  RISE       1
StartOfFrame/q                                                              macrocell23      3350   7735  RISE       1
Net_10457/clock_0                                                           macrocell74      5696  13431  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_10457/q                                           macrocell74     1250  14681  -20524  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      4355  19036  -20524  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350  22386  -20524  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell4   6016  28402  -20524  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK(routed)
***********************************************
Clock: CyBUS_CLK(routed)
Frequency: 36.81 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_19/main_0
Capture Clock  : HI_19/clock_0
Path slack     : -13280p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10397
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20775

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       23659
-------------------------------------   ----- 
End-of-path arrival time (ps)           34055
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_19/main_0      macrocell83  10284  34055  -13280  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1


===================================================================== 
4.3::Critical Path Report for HI_10/q
*************************************
Clock: HI_10/q
Frequency: 35.55 MHz | Target: 36.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : -10085p

Capture Clock Arrival Time                                   0
+ Clock path delay                                        8660
+ Cycle adjust (HI_10/q:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           32927

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       29123
-------------------------------------   ----- 
End-of-path arrival time (ps)           43012
 
Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
HI_10/q                                                   macrocell79      0  23799    COMP  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_0  macrocell26   9570  33369  -10085  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26   3350  36719  -10085  FALL       1
HI_18/main_4                                              macrocell84   6293  43012  -10085  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1


===================================================================== 
4.4::Critical Path Report for HI_7/q
************************************
Clock: HI_7/q
Frequency: 35.31 MHz | Target: 36.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_7/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : -10795p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       8660
+ Cycle adjust (HI_7/q:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          32927

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       29834
-------------------------------------   ----- 
End-of-path arrival time (ps)           43723
 
Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
HI_7/q                                                    macrocell94      0  24411    COMP  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0   macrocell27   3394  27805  -10795  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q        macrocell27   3350  31155  -10795  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_8  macrocell26   2925  34079  -10795  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26   3350  37429  -10795  FALL       1
HI_18/main_4                                              macrocell84   6293  43723  -10795  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1


===================================================================== 
4.5::Critical Path Report for HI_8/q
************************************
Clock: HI_8/q
Frequency: 49.75 MHz | Target: 36.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : -5152p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       8660
+ Cycle adjust (HI_8/q:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          32927

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       24190
-------------------------------------   ----- 
End-of-path arrival time (ps)           38079
 
Data path
pin name                                                  model name   delay     AT  slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                                                    macrocell93      0  22880   COMP  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_7  macrocell26   5556  28436  -5152  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26   3350  31786  -5152  FALL       1
HI_18/main_4                                              macrocell84   6293  38079  -5152  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1


===================================================================== 
4.6::Critical Path Report for HI_9/q
************************************
Clock: HI_9/q
Frequency: 33.38 MHz | Target: 36.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : -10080p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       8660
+ Cycle adjust (HI_9/q:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          32927

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       29119
-------------------------------------   ----- 
End-of-path arrival time (ps)           43008
 
Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
HI_9/q                                                    macrocell92      0  22880    COMP  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_6  macrocell26  10484  33364  -10080  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26   3350  36714  -10080  FALL       1
HI_18/main_4                                              macrocell84   6293  43008  -10080  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1


===================================================================== 
4.7::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 34.15 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 12998492p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13022418

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23926
-------------------------------------   ----- 
End-of-path arrival time (ps)           23926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell63   1250   1250  12998492  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell11  10945  12195  12998492  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell11   3350  15545  12998492  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    8381  23926  12998492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK(routed):R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_19/main_0
Capture Clock  : HI_19/clock_0
Path slack     : -13280p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10397
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20775

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       23659
-------------------------------------   ----- 
End-of-path arrival time (ps)           34055
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_19/main_0      macrocell83  10284  34055  -13280  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1


5.2::Critical Path Report for (CyBUS_CLK(routed):F vs. CyBUS_CLK(routed):R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : -848p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):F#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19530

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       13433
-------------------------------------   ----- 
End-of-path arrival time (ps)           20378
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0   6944   COMP  FALL       1
Net_11403/main_1    macrocell25      7766  14711   -848  FALL       1
Net_11403/q         macrocell25      3350  18061   -848  FALL       1
cydff_9/clk_en      macrocell49      2317  20378   -848  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1


5.3::Critical Path Report for (CyBUS_CLK(routed):R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_6/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_6
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -7104p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                       0
+ Clock path delay                      10588
+ Data path delay                        9904
-------------------------------------   ----- 
End-of-path arrival time (ps)           20492
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_6/clock_0                                            macrocell95     10588  10588  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_6/q                           macrocell95   1250  11838  -7104  RISE       1
\CAPT_LOW:sts:sts_reg\/status_6  statuscell3   8654  20492  -7104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK(routed):R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_9/main_0
Capture Clock  : cydff_9/clock_0
Path slack     : 11331p

Capture Clock Arrival Time                                     0
+ Clock path delay                                          7741
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18120

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6789
-------------------------------------   ---- 
End-of-path arrival time (ps)           6789
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell75         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell75   1250   1250  11331  RISE       1
cydff_9/main_0  macrocell49   5539   6789  11331  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -11314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19013
-------------------------------------   ----- 
End-of-path arrival time (ps)           19013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_10511/q                                            macrocell44     1250   1250  -11314  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/main_1         macrocell6     10797  12047  -11314  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/q              macrocell6      3350  15397  -11314  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   3616  19013  -11314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:F)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_1/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -2263p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                             macrocell50         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
cydff_1/q                                  macrocell50      1250   1250  -2263  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell16   4487   5737  -2263  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1


5.7::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:F)
***********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:load_reg\/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -7886p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       15765
-------------------------------------   ----- 
End-of-path arrival time (ps)           22710
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell80         0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:load_reg\/q                     macrocell80      1250   8194  -7886  RISE       1
\Period:bSR:status_0\/main_1                macrocell24      2307  10501  -7886  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  13851  -7886  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell13   8859  22710  -7886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1


5.8::Critical Path Report for (CyBUS_CLK:F vs. CyBUS_CLK:R)
***********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_1
Capture Clock  : Net_686/clock_0
Path slack     : -4926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           15305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -4926  RISE       1
Net_686/main_1                            macrocell75      5951  15305  -4926  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell75         0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : -4023p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14402
-------------------------------------   ----- 
End-of-path arrival time (ps)           14402
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -4023  RISE       1
\UART:BUART:rx_postpoll\/main_2  macrocell12   2314   3334  -4023  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell12   3350   6684  -4023  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell60   7718  14402  -4023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. \Boundary32bit:CounterHW\/tc:R)
*******************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_0
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 13059p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     7056
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary32bit:CounterHW\/tc:R#2)   13889
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        17434

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  13059  RISE       1
cydff_10/main_0                           macrocell39    2325   4375  13059  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell39      6056   7056  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. HI_10/q:R)
**********************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10457/ar_0
Capture Clock  : Net_10457/clock_0
Path slack     : 35577p

Capture Clock Arrival Time                           0
+ Clock path delay                               26663
+ Cycle adjust (CyBUS_CLK:R#2 vs. HI_10/q:R#2)   13889
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   40552

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  35577  RISE       1
Net_10457/ar_0                           macrocell74    2925   4975  35577  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1
HI_10/q                                                 macrocell79      1250   9910  
HI_10/q (TOTAL_ADJUSTMENTS)                             macrocell79         0   9910  RISE       1
--HI_10/q (Clock Phase Adjustment Delay)                macrocell79         0    N/A  
StartOfFrame/main_0                                     macrocell23      7708  17617  RISE       1
StartOfFrame/q                                          macrocell23      3350  20967  RISE       1
Net_10457/clock_0                                       macrocell74      5696  26663  RISE       1


5.12::Critical Path Report for (CyBUS_CLK:R vs. HI_9/q:R)
*********************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10457/ar_0
Capture Clock  : Net_10457/clock_0
Path slack     : 34234p

Capture Clock Arrival Time                          0
+ Clock path delay                              25320
+ Cycle adjust (CyBUS_CLK:R#2 vs. HI_9/q:R#2)   13889
- Recovery time                                     0
---------------------------------------------   ----- 
End-of-path required time (ps)                  39209

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  34234  RISE       1
Net_10457/ar_0                           macrocell74    2925   4975  34234  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_9/clock_0                                            macrocell92      7741   7741  RISE       1
HI_9/q                                                  macrocell92      1250   8991  
HI_9/q (TOTAL_ADJUSTMENTS)                              macrocell92         0   8991  RISE       1
--HI_9/q (Clock Phase Adjustment Delay)                 macrocell92         0    N/A  
StartOfFrame/main_1                                     macrocell23      7283  16274  RISE       1
StartOfFrame/q                                          macrocell23      3350  19624  RISE       1
Net_10457/clock_0                                       macrocell74      5696  25320  RISE       1


5.13::Critical Path Report for (CyBUS_CLK:R vs. HI_8/q:R)
*********************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10457/ar_0
Capture Clock  : Net_10457/clock_0
Path slack     : 31410p

Capture Clock Arrival Time                          0
+ Clock path delay                              22496
+ Cycle adjust (CyBUS_CLK:R#2 vs. HI_8/q:R#2)   13889
- Recovery time                                     0
---------------------------------------------   ----- 
End-of-path required time (ps)                  36385

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  31410  RISE       1
Net_10457/ar_0                           macrocell74    2925   4975  31410  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_8/clock_0                                            macrocell93      7741   7741  RISE       1
HI_8/q                                                  macrocell93      1250   8991  
HI_8/q (TOTAL_ADJUSTMENTS)                              macrocell93         0   8991  RISE       1
--HI_8/q (Clock Phase Adjustment Delay)                 macrocell93         0    N/A  
StartOfFrame/main_2                                     macrocell23      4459  13450  RISE       1
StartOfFrame/q                                          macrocell23      3350  16800  RISE       1
Net_10457/clock_0                                       macrocell74      5696  22496  RISE       1


5.14::Critical Path Report for (CyBUS_CLK:R vs. HI_7/q:R)
*********************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10457/ar_0
Capture Clock  : Net_10457/clock_0
Path slack     : 31865p

Capture Clock Arrival Time                          0
+ Clock path delay                              22951
+ Cycle adjust (CyBUS_CLK:R#2 vs. HI_7/q:R#2)   13889
- Recovery time                                     0
---------------------------------------------   ----- 
End-of-path required time (ps)                  36840

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  31865  RISE       1
Net_10457/ar_0                           macrocell74    2925   4975  31865  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_7/clock_0                                            macrocell94      9272   9272  RISE       1
HI_7/q                                                  macrocell94      1250  10522  
HI_7/q (TOTAL_ADJUSTMENTS)                              macrocell94         0  10522  RISE       1
--HI_7/q (Clock Phase Adjustment Delay)                 macrocell94         0    N/A  
StartOfFrame/main_3                                     macrocell23      3383  13905  RISE       1
StartOfFrame/q                                          macrocell23      3350  17255  RISE       1
Net_10457/clock_0                                       macrocell74      5696  22951  RISE       1


5.15::Critical Path Report for (CyBUS_CLK:R vs. \Control_FREQ:Sync:ctrl_reg\/control_1:R)
*****************************************************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10457/ar_0
Capture Clock  : Net_10457/clock_0
Path slack     : 20898p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                              11985
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Control_FREQ:Sync:ctrl_reg\/control_1:R#2)   13889
- Recovery time                                                                     0
-----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  25874

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  20898  RISE       1
Net_10457/ar_0                           macrocell74    2925   4975  20898  RISE       1

Capture Clock Path
pin name                                                                    model name      delay     AT  edge  Fanout
--------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                                      clockblockcell      0      0  RISE       1
\Control_FREQ:Sync:ctrl_reg\/busclk                                         controlcell11       0      0  RISE       1
\Control_FREQ:Sync:ctrl_reg\/control_1                                      controlcell11     620    620  
\Control_FREQ:Sync:ctrl_reg\/control_1 (TOTAL_ADJUSTMENTS)                  controlcell11       0    620  RISE       1
--\Control_FREQ:Sync:ctrl_reg\/control_1 (Clock Phase Adjustment Delay)     controlcell11       0    N/A  
StartOfFrame/main_4                                                         macrocell23      2319   2939  RISE       1
StartOfFrame/q                                                              macrocell23      3350   6289  RISE       1
Net_10457/clock_0                                                           macrocell74      5696  11985  RISE       1


5.16::Critical Path Report for (CyBUS_CLK:R vs. \Control_FREQ:Sync:ctrl_reg\/control_0:R)
*****************************************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10457/ar_0
Capture Clock  : Net_10457/clock_0
Path slack     : 20915p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                              12001
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Control_FREQ:Sync:ctrl_reg\/control_0:R#2)   13889
- Recovery time                                                                     0
-----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  25890

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  20915  RISE       1
Net_10457/ar_0                           macrocell74    2925   4975  20915  RISE       1

Capture Clock Path
pin name                                                                    model name      delay     AT  edge  Fanout
--------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                                      clockblockcell      0      0  RISE       1
\Control_FREQ:Sync:ctrl_reg\/busclk                                         controlcell11       0      0  RISE       1
\Control_FREQ:Sync:ctrl_reg\/control_0                                      controlcell11     620    620  
\Control_FREQ:Sync:ctrl_reg\/control_0 (TOTAL_ADJUSTMENTS)                  controlcell11       0    620  RISE       1
--\Control_FREQ:Sync:ctrl_reg\/control_0 (Clock Phase Adjustment Delay)     controlcell11       0    N/A  
StartOfFrame/main_5                                                         macrocell23      2335   2955  RISE       1
StartOfFrame/q                                                              macrocell23      3350   6305  RISE       1
Net_10457/clock_0                                                           macrocell74      5696  12001  RISE       1


5.17::Critical Path Report for (CyBUS_CLK:R vs. PPS(0)_PAD:F)
*************************************************************

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : cydff_14/ar_0
Capture Clock  : cydff_14/clock_0
Path slack     : 9742p

Capture Clock Arrival Time                             5000
+ Clock path delay                                    14283
+ Cycle adjust (CyBUS_CLK:R#15 vs. PPS(0)_PAD:F#20)   -4444
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        14838

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell10       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell10   2050   2050   9742  RISE       1
cydff_14/ar_0                              macrocell81     3046   5096   9742  RISE       1

Capture Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell26                          0   5000  FALL       1
PPS(0)/fb                                          iocell26                       7563  12563  FALL       1
cydff_14/clock_0                                   macrocell81                    6720  19283  FALL       1


5.18::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
********************************************************************

++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 12998492p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13022418

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23926
-------------------------------------   ----- 
End-of-path arrival time (ps)           23926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell63   1250   1250  12998492  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell11  10945  12195  12998492  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell11   3350  15545  12998492  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    8381  23926  12998492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.19::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK(routed):R)
***************************************************************************************

++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Boundary32bit:CounterHW\/tc
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : 3827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                             7741
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                                  -2100
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                19530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15703
-------------------------------------   ----- 
End-of-path arrival time (ps)           15703
 
Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc  timercell        0   1000   COMP  RISE       1
Net_11403/main_0              macrocell25   9036  10036   3827  RISE       1
Net_11403/q                   macrocell25   3350  13386   3827  RISE       1
cydff_9/clk_en                macrocell49   2317  15703   3827  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1


5.20::Critical Path Report for (\Boundary32bit:CounterHW\/tc:F vs. CyBUS_CLK(routed):R)
***************************************************************************************

++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Boundary32bit:CounterHW\/tc
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : 3827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                             7741
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                                                  -2100
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                33419

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       15703
-------------------------------------   ----- 
End-of-path arrival time (ps)           29592
 
Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Boundary32bit:CounterHW\/tc  timercell        0  14889   COMP  FALL       1
Net_11403/main_0              macrocell25   9036  23925   3827  FALL       1
Net_11403/q                   macrocell25   3350  27275   3827  FALL       1
cydff_9/clk_en                macrocell49   2317  29592   3827  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1


5.21::Critical Path Report for (\Boundary32bit:CounterHW\/tc:R vs. CyBUS_CLK:F)
*******************************************************************************

++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -23098p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       7056
+ Data path delay                       16976
-------------------------------------   ----- 
End-of-path arrival time (ps)           24032
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell39      6056   7056  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell39      1250   8306  -23098  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      3518  11823  -23098  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  15173  -23098  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell13   8859  24032  -23098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1


5.22::Critical Path Report for (HI_10/q:R vs. CyBUS_CLK(routed):R)
******************************************************************

++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : -10085p

Capture Clock Arrival Time                                   0
+ Clock path delay                                        8660
+ Cycle adjust (HI_10/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29123
-------------------------------------   ----- 
End-of-path arrival time (ps)           29123
 
Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
HI_10/q                                                   macrocell79      0   9910    COMP  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_0  macrocell26   9570  19480  -10085  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26   3350  22830  -10085  RISE       1
HI_18/main_4                                              macrocell84   6293  29123  -10085  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1


5.23::Critical Path Report for (HI_10/q:F vs. CyBUS_CLK(routed):R)
******************************************************************

++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : -10085p

Capture Clock Arrival Time                                   0
+ Clock path delay                                        8660
+ Cycle adjust (HI_10/q:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           32927

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       29123
-------------------------------------   ----- 
End-of-path arrival time (ps)           43012
 
Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
HI_10/q                                                   macrocell79      0  23799    COMP  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_0  macrocell26   9570  33369  -10085  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26   3350  36719  -10085  FALL       1
HI_18/main_4                                              macrocell84   6293  43012  -10085  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1


5.24::Critical Path Report for (HI_10/q:R vs. CyBUS_CLK:R)
**********************************************************

++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -33756p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (HI_10/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                      26663
+ Data path delay                       14971
-------------------------------------   ----- 
End-of-path arrival time (ps)           41635
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1
HI_10/q                                                 macrocell79      1250   9910  
HI_10/q (TOTAL_ADJUSTMENTS)                             macrocell79         0   9910  RISE       1
--HI_10/q (Clock Phase Adjustment Delay)                macrocell79         0    N/A  
StartOfFrame/main_0                                     macrocell23      7708  17617  RISE       1
StartOfFrame/q                                          macrocell23      3350  20967  RISE       1
Net_10457/clock_0                                       macrocell74      5696  26663  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_10457/q                                           macrocell74     1250  27913  -33756  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      4355  32269  -33756  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350  35619  -33756  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell4   6016  41635  -33756  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1


5.25::Critical Path Report for (HI_10/q:F vs. CyBUS_CLK:R)
**********************************************************

++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : \CAPT_MID:sts:sts_reg\/status_3
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -6662p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (HI_10/q:F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   27278

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       20051
-------------------------------------   ----- 
End-of-path arrival time (ps)           33940
 
Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_10/q                          macrocell79      0  23799   COMP  FALL       1
\CAPT_MID:sts:sts_reg\/status_3  statuscell4  10142  33940  -6662  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell4         0      0  RISE       1


5.26::Critical Path Report for (HI_9/q:R vs. CyBUS_CLK(routed):R)
*****************************************************************

++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : -10080p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       8660
+ Cycle adjust (HI_9/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29119
-------------------------------------   ----- 
End-of-path arrival time (ps)           29119
 
Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
HI_9/q                                                    macrocell92      0   8991    COMP  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_6  macrocell26  10484  19475  -10080  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26   3350  22825  -10080  RISE       1
HI_18/main_4                                              macrocell84   6293  29119  -10080  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1


5.27::Critical Path Report for (HI_9/q:F vs. CyBUS_CLK(routed):R)
*****************************************************************

++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : -10080p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       8660
+ Cycle adjust (HI_9/q:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          32927

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       29119
-------------------------------------   ----- 
End-of-path arrival time (ps)           43008
 
Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
HI_9/q                                                    macrocell92      0  22880    COMP  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_6  macrocell26  10484  33364  -10080  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26   3350  36714  -10080  FALL       1
HI_18/main_4                                              macrocell84   6293  43008  -10080  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1


5.28::Critical Path Report for (HI_9/q:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -32412p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (HI_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                    -6010
---------------------------------------------   ----- 
End-of-path required time (ps)                   7879

Launch Clock Arrival Time                       0
+ Clock path delay                      25320
+ Data path delay                       14971
-------------------------------------   ----- 
End-of-path arrival time (ps)           40291
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_9/clock_0                                            macrocell92      7741   7741  RISE       1
HI_9/q                                                  macrocell92      1250   8991  
HI_9/q (TOTAL_ADJUSTMENTS)                              macrocell92         0   8991  RISE       1
--HI_9/q (Clock Phase Adjustment Delay)                 macrocell92         0    N/A  
StartOfFrame/main_1                                     macrocell23      7283  16274  RISE       1
StartOfFrame/q                                          macrocell23      3350  19624  RISE       1
Net_10457/clock_0                                       macrocell74      5696  25320  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_10457/q                                           macrocell74     1250  26570  -32412  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      4355  30925  -32412  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350  34275  -32412  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell4   6016  40291  -32412  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1


5.29::Critical Path Report for (HI_9/q:F vs. CyBUS_CLK:R)
*********************************************************

++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : \CAPT_MID:sts:sts_reg\/status_2
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -6657p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (HI_9/q:F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                     -500
---------------------------------------------   ----- 
End-of-path required time (ps)                  27278

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       20045
-------------------------------------   ----- 
End-of-path arrival time (ps)           33934
 
Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_9/q                           macrocell92      0  22880   COMP  FALL       1
\CAPT_MID:sts:sts_reg\/status_2  statuscell4  11054  33934  -6657  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell4         0      0  RISE       1


5.30::Critical Path Report for (HI_8/q:R vs. CyBUS_CLK(routed):R)
*****************************************************************

++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : -5152p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       8660
+ Cycle adjust (HI_8/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24190
-------------------------------------   ----- 
End-of-path arrival time (ps)           24190
 
Data path
pin name                                                  model name   delay     AT  slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                                                    macrocell93      0   8991   COMP  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_7  macrocell26   5556  14547  -5152  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26   3350  17897  -5152  RISE       1
HI_18/main_4                                              macrocell84   6293  24190  -5152  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1


5.31::Critical Path Report for (HI_8/q:F vs. CyBUS_CLK(routed):R)
*****************************************************************

++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : -5152p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       8660
+ Cycle adjust (HI_8/q:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          32927

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       24190
-------------------------------------   ----- 
End-of-path arrival time (ps)           38079
 
Data path
pin name                                                  model name   delay     AT  slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                                                    macrocell93      0  22880   COMP  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_7  macrocell26   5556  28436  -5152  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26   3350  31786  -5152  FALL       1
HI_18/main_4                                              macrocell84   6293  38079  -5152  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1


5.32::Critical Path Report for (HI_8/q:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -29589p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (HI_8/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                    -6010
---------------------------------------------   ----- 
End-of-path required time (ps)                   7879

Launch Clock Arrival Time                       0
+ Clock path delay                      22496
+ Data path delay                       14971
-------------------------------------   ----- 
End-of-path arrival time (ps)           37467
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_8/clock_0                                            macrocell93      7741   7741  RISE       1
HI_8/q                                                  macrocell93      1250   8991  
HI_8/q (TOTAL_ADJUSTMENTS)                              macrocell93         0   8991  RISE       1
--HI_8/q (Clock Phase Adjustment Delay)                 macrocell93         0    N/A  
StartOfFrame/main_2                                     macrocell23      4459  13450  RISE       1
StartOfFrame/q                                          macrocell23      3350  16800  RISE       1
Net_10457/clock_0                                       macrocell74      5696  22496  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_10457/q                                           macrocell74     1250  23746  -29589  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      4355  28101  -29589  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350  31451  -29589  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell4   6016  37467  -29589  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1


5.33::Critical Path Report for (HI_8/q:F vs. CyBUS_CLK:R)
*********************************************************

++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : \CAPT_MID:sts:sts_reg\/status_1
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -1133p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (HI_8/q:F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                     -500
---------------------------------------------   ----- 
End-of-path required time (ps)                  27278

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       14522
-------------------------------------   ----- 
End-of-path arrival time (ps)           28411
 
Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                           macrocell93      0  22880   COMP  FALL       1
\CAPT_MID:sts:sts_reg\/status_1  statuscell4   5531  28411  -1133  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell4         0      0  RISE       1


5.34::Critical Path Report for (HI_7/q:R vs. CyBUS_CLK(routed):R)
*****************************************************************

++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_7/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : -10795p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       8660
+ Cycle adjust (HI_7/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29834
-------------------------------------   ----- 
End-of-path arrival time (ps)           29834
 
Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
HI_7/q                                                    macrocell94      0  10522    COMP  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0   macrocell27   3394  13916  -10795  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q        macrocell27   3350  17266  -10795  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_8  macrocell26   2925  20191  -10795  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26   3350  23541  -10795  RISE       1
HI_18/main_4                                              macrocell84   6293  29834  -10795  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1


5.35::Critical Path Report for (HI_7/q:F vs. CyBUS_CLK(routed):R)
*****************************************************************

++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_7/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : -10795p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       8660
+ Cycle adjust (HI_7/q:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          32927

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       29834
-------------------------------------   ----- 
End-of-path arrival time (ps)           43723
 
Data path
pin name                                                  model name   delay     AT   slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ------  ----  ------
HI_7/q                                                    macrocell94      0  24411    COMP  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0   macrocell27   3394  27805  -10795  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q        macrocell27   3350  31155  -10795  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_8  macrocell26   2925  34079  -10795  FALL       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26   3350  37429  -10795  FALL       1
HI_18/main_4                                              macrocell84   6293  43723  -10795  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1


5.36::Critical Path Report for (HI_7/q:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -30043p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (HI_7/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                    -6010
---------------------------------------------   ----- 
End-of-path required time (ps)                   7879

Launch Clock Arrival Time                       0
+ Clock path delay                      22951
+ Data path delay                       14971
-------------------------------------   ----- 
End-of-path arrival time (ps)           37922
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_7/clock_0                                            macrocell94      9272   9272  RISE       1
HI_7/q                                                  macrocell94      1250  10522  
HI_7/q (TOTAL_ADJUSTMENTS)                              macrocell94         0  10522  RISE       1
--HI_7/q (Clock Phase Adjustment Delay)                 macrocell94         0    N/A  
StartOfFrame/main_3                                     macrocell23      3383  13905  RISE       1
StartOfFrame/q                                          macrocell23      3350  17255  RISE       1
Net_10457/clock_0                                       macrocell74      5696  22951  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_10457/q                                           macrocell74     1250  24201  -30043  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      4355  28556  -30043  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350  31906  -30043  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell4   6016  37922  -30043  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1


5.37::Critical Path Report for (HI_7/q:F vs. CyBUS_CLK:R)
*********************************************************

++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_7/q
Path End       : \CAPT_MID:sts:sts_reg\/status_0
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -4293p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (HI_7/q:F#1 vs. CyBUS_CLK:R#3)   27778
- Setup time                                     -500
---------------------------------------------   ----- 
End-of-path required time (ps)                  27278

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       17682
-------------------------------------   ----- 
End-of-path arrival time (ps)           31570
 
Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_7/q                           macrocell94      0  24411   COMP  FALL       1
\CAPT_MID:sts:sts_reg\/status_0  statuscell4   7160  31570  -4293  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell4         0      0  RISE       1


5.38::Critical Path Report for (\Control_FREQ:Sync:ctrl_reg\/control_1:R vs. CyBUS_CLK:R)
*****************************************************************************************

++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -20507p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (\Control_FREQ:Sync:ctrl_reg\/control_1:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                                    -6010
-----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   7879

Launch Clock Arrival Time                       0
+ Clock path delay                      13415
+ Data path delay                       14971
-------------------------------------   ----- 
End-of-path arrival time (ps)           28386
 
Launch Clock Path
pin name                                                                    model name      delay     AT  edge  Fanout
--------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                                      clockblockcell      0      0  RISE       1
\Control_FREQ:Sync:ctrl_reg\/busclk                                         controlcell11       0      0  RISE       1
\Control_FREQ:Sync:ctrl_reg\/control_1                                      controlcell11    2050   2050  
\Control_FREQ:Sync:ctrl_reg\/control_1 (TOTAL_ADJUSTMENTS)                  controlcell11       0   2050  RISE       1
--\Control_FREQ:Sync:ctrl_reg\/control_1 (Clock Phase Adjustment Delay)     controlcell11       0    N/A  
StartOfFrame/main_4                                                         macrocell23      2319   4369  RISE       1
StartOfFrame/q                                                              macrocell23      3350   7719  RISE       1
Net_10457/clock_0                                                           macrocell74      5696  13415  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_10457/q                                           macrocell74     1250  14665  -20507  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      4355  19020  -20507  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350  22370  -20507  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell4   6016  28386  -20507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1


5.39::Critical Path Report for (\Control_FREQ:Sync:ctrl_reg\/control_0:R vs. CyBUS_CLK:R)
*****************************************************************************************

++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -20524p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                                  0
+ Cycle adjust (\Control_FREQ:Sync:ctrl_reg\/control_0:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                                    -6010
-----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                   7879

Launch Clock Arrival Time                       0
+ Clock path delay                      13431
+ Data path delay                       14971
-------------------------------------   ----- 
End-of-path arrival time (ps)           28402
 
Launch Clock Path
pin name                                                                    model name      delay     AT  edge  Fanout
--------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                                      clockblockcell      0      0  RISE       1
\Control_FREQ:Sync:ctrl_reg\/busclk                                         controlcell11       0      0  RISE       1
\Control_FREQ:Sync:ctrl_reg\/control_0                                      controlcell11    2050   2050  
\Control_FREQ:Sync:ctrl_reg\/control_0 (TOTAL_ADJUSTMENTS)                  controlcell11       0   2050  RISE       1
--\Control_FREQ:Sync:ctrl_reg\/control_0 (Clock Phase Adjustment Delay)     controlcell11       0    N/A  
StartOfFrame/main_5                                                         macrocell23      2335   4385  RISE       1
StartOfFrame/q                                                              macrocell23      3350   7735  RISE       1
Net_10457/clock_0                                                           macrocell74      5696  13431  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_10457/q                                           macrocell74     1250  14681  -20524  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      4355  19036  -20524  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350  22386  -20524  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell4   6016  28402  -20524  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1


5.40::Critical Path Report for (PPS(0)_PAD:F vs. CyBUS_CLK(routed):R)
*********************************************************************

++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : Net_12175/main_0
Capture Clock  : Net_12175/clock_0
Path slack     : -13731p

Capture Clock Arrival Time                                      0
+ Clock path delay                                           7057
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK(routed):R#5)    5556
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                               9102

Launch Clock Arrival Time                    5000
+ Clock path delay                      14283
+ Data path delay                        3550
-------------------------------------   ----- 
End-of-path arrival time (ps)           22833
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell26                          0   5000  FALL       1
PPS(0)/fb                                          iocell26                       7563  12563  FALL       1
cydff_14/clock_0                                   macrocell81                    6720  19283  FALL       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
cydff_14/q        macrocell81   1250  20533  -13731  RISE       1
Net_12175/main_0  macrocell82   2300  22833  -13731  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_12175/clock_0                                       macrocell82      7057   7057  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -33756p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (HI_10/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                      26663
+ Data path delay                       14971
-------------------------------------   ----- 
End-of-path arrival time (ps)           41635
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1
HI_10/q                                                 macrocell79      1250   9910  
HI_10/q (TOTAL_ADJUSTMENTS)                             macrocell79         0   9910  RISE       1
--HI_10/q (Clock Phase Adjustment Delay)                macrocell79         0    N/A  
StartOfFrame/main_0                                     macrocell23      7708  17617  RISE       1
StartOfFrame/q                                          macrocell23      3350  20967  RISE       1
Net_10457/clock_0                                       macrocell74      5696  26663  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_10457/q                                           macrocell74     1250  27913  -33756  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      4355  32269  -33756  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350  35619  -33756  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell4   6016  41635  -33756  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -33208p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (HI_10/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                      26663
+ Data path delay                       14424
-------------------------------------   ----- 
End-of-path arrival time (ps)           41087
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1
HI_10/q                                                 macrocell79      1250   9910  
HI_10/q (TOTAL_ADJUSTMENTS)                             macrocell79         0   9910  RISE       1
--HI_10/q (Clock Phase Adjustment Delay)                macrocell79         0    N/A  
StartOfFrame/main_0                                     macrocell23      7708  17617  RISE       1
StartOfFrame/q                                          macrocell23      3350  20967  RISE       1
Net_10457/clock_0                                       macrocell74      5696  26663  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_10457/q                                           macrocell74     1250  27913  -33756  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      4355  32269  -33756  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350  35619  -33756  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell3   5469  41087  -33208  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -32306p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (HI_10/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                      26663
+ Data path delay                       13522
-------------------------------------   ----- 
End-of-path arrival time (ps)           40185
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1
HI_10/q                                                 macrocell79      1250   9910  
HI_10/q (TOTAL_ADJUSTMENTS)                             macrocell79         0   9910  RISE       1
--HI_10/q (Clock Phase Adjustment Delay)                macrocell79         0    N/A  
StartOfFrame/main_0                                     macrocell23      7708  17617  RISE       1
StartOfFrame/q                                          macrocell23      3350  20967  RISE       1
Net_10457/clock_0                                       macrocell74      5696  26663  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_10457/q                                           macrocell74     1250  27913  -33756  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      4355  32269  -33756  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350  35619  -33756  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell1   4567  40185  -32306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -31349p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (HI_10/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -6010
----------------------------------------------   ----- 
End-of-path required time (ps)                    7879

Launch Clock Arrival Time                       0
+ Clock path delay                      26663
+ Data path delay                       12565
-------------------------------------   ----- 
End-of-path arrival time (ps)           39228
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1
HI_10/q                                                 macrocell79      1250   9910  
HI_10/q (TOTAL_ADJUSTMENTS)                             macrocell79         0   9910  RISE       1
--HI_10/q (Clock Phase Adjustment Delay)                macrocell79         0    N/A  
StartOfFrame/main_0                                     macrocell23      7708  17617  RISE       1
StartOfFrame/q                                          macrocell23      3350  20967  RISE       1
Net_10457/clock_0                                       macrocell74      5696  26663  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_10457/q                                           macrocell74     1250  27913  -33756  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1                macrocell1      4355  32269  -33756  RISE       1
\TransmitShiftReg:bSR:status_0\/q                     macrocell1      3350  35619  -33756  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell2   3610  39228  -31349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:StsReg\/status_0
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : -30721p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (HI_10/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                      26663
+ Data path delay                       17447
-------------------------------------   ----- 
End-of-path arrival time (ps)           44110
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1
HI_10/q                                                 macrocell79      1250   9910  
HI_10/q (TOTAL_ADJUSTMENTS)                             macrocell79         0   9910  RISE       1
--HI_10/q (Clock Phase Adjustment Delay)                macrocell79         0    N/A  
StartOfFrame/main_0                                     macrocell23      7708  17617  RISE       1
StartOfFrame/q                                          macrocell23      3350  20967  RISE       1
Net_10457/clock_0                                       macrocell74      5696  26663  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
Net_10457/q                             macrocell74    1250  27913  -33756  RISE       1
\TransmitShiftReg:bSR:status_0\/main_1  macrocell1     4355  32269  -33756  RISE       1
\TransmitShiftReg:bSR:status_0\/q       macrocell1     3350  35619  -33756  RISE       1
\TransmitShiftReg:bSR:StsReg\/status_0  statusicell1   8492  44110  -30721  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                         statusicell1        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -23098p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       7056
+ Data path delay                       16976
-------------------------------------   ----- 
End-of-path arrival time (ps)           24032
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell39      6056   7056  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell39      1250   8306  -23098  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      3518  11823  -23098  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  15173  -23098  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_1  datapathcell13   8859  24032  -23098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -22565p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       7056
+ Data path delay                       16444
-------------------------------------   ----- 
End-of-path arrival time (ps)           23500
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell39      6056   7056  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell39      1250   8306  -23098  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      3518  11823  -23098  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  15173  -23098  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_1  datapathcell14   8326  23500  -22565  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_0
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : -21890p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (HI_10/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   10379

Launch Clock Arrival Time                       0
+ Clock path delay                      26663
+ Data path delay                        5605
-------------------------------------   ----- 
End-of-path arrival time (ps)           32269
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1
HI_10/q                                                 macrocell79      1250   9910  
HI_10/q (TOTAL_ADJUSTMENTS)                             macrocell79         0   9910  RISE       1
--HI_10/q (Clock Phase Adjustment Delay)                macrocell79         0    N/A  
StartOfFrame/main_0                                     macrocell23      7708  17617  RISE       1
StartOfFrame/q                                          macrocell23      3350  20967  RISE       1
Net_10457/clock_0                                       macrocell74      5696  26663  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
Net_10457/q                             macrocell74   1250  27913  -33756  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_0  macrocell37   4355  32269  -21890  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -21802p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       7056
+ Data path delay                       15681
-------------------------------------   ----- 
End-of-path arrival time (ps)           22737
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell39      6056   7056  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell39      1250   8306  -23098  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      3518  11823  -23098  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  15173  -23098  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_1  datapathcell16   7563  22737  -21802  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -21233p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -6010
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                          934

Launch Clock Arrival Time                       0
+ Clock path delay                       7056
+ Data path delay                       15112
-------------------------------------   ----- 
End-of-path arrival time (ps)           22168
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell39      6056   7056  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
cydff_10/q                                  macrocell39      1250   8306  -23098  RISE       1
\Period:bSR:status_0\/main_0                macrocell24      3518  11823  -23098  RISE       1
\Period:bSR:status_0\/q                     macrocell24      3350  15173  -23098  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_1  datapathcell15   6995  22168  -21233  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10457/q
Path End       : Net_10511/ap_0
Capture Clock  : Net_10511/clock_0
Path slack     : -19657p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (HI_10/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   13889

Launch Clock Arrival Time                       0
+ Clock path delay                      26663
+ Data path delay                        6883
-------------------------------------   ----- 
End-of-path arrival time (ps)           33546
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1
HI_10/q                                                 macrocell79      1250   9910  
HI_10/q (TOTAL_ADJUSTMENTS)                             macrocell79         0   9910  RISE       1
--HI_10/q (Clock Phase Adjustment Delay)                macrocell79         0    N/A  
StartOfFrame/main_0                                     macrocell23      7708  17617  RISE       1
StartOfFrame/q                                          macrocell23      3350  20967  RISE       1
Net_10457/clock_0                                       macrocell74      5696  26663  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_10457/q     macrocell74   1250  27913  -33756  RISE       1
Net_10511/ap_0  macrocell44   5633  33546  -19657  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:StsReg\/status_0
Capture Clock  : \Period:bSR:StsReg\/clock
Path slack     : -14873p

Capture Clock Arrival Time                                            6944
+ Clock path delay                                                       0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)      0
- Setup time                                                          -500
-------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                        6444

Launch Clock Arrival Time                       0
+ Clock path delay                       7056
+ Data path delay                       14262
-------------------------------------   ----- 
End-of-path arrival time (ps)           21317
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell39      6056   7056  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
cydff_10/q                    macrocell39    1250   8306  -23098  RISE       1
\Period:bSR:status_0\/main_0  macrocell24    3518  11823  -23098  RISE       1
\Period:bSR:status_0\/q       macrocell24    3350  15173  -23098  RISE       1
\Period:bSR:StsReg\/status_0  statusicell6   6144  21317  -14873  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:StsReg\/clock                                   statusicell6        0   6944  FALL       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_14/q
Path End       : Net_12175/main_0
Capture Clock  : Net_12175/clock_0
Path slack     : -13731p

Capture Clock Arrival Time                                      0
+ Clock path delay                                           7057
+ Cycle adjust (PPS(0)_PAD:F#6 vs. CyBUS_CLK(routed):R#5)    5556
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                               9102

Launch Clock Arrival Time                    5000
+ Clock path delay                      14283
+ Data path delay                        3550
-------------------------------------   ----- 
End-of-path arrival time (ps)           22833
 
Launch Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell26                          0   5000  FALL       1
PPS(0)/fb                                          iocell26                       7563  12563  FALL       1
cydff_14/clock_0                                   macrocell81                    6720  19283  FALL       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
cydff_14/q        macrocell81   1250  20533  -13731  RISE       1
Net_12175/main_0  macrocell82   2300  22833  -13731  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_12175/clock_0                                       macrocell82      7057   7057  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_19/main_0
Capture Clock  : HI_19/clock_0
Path slack     : -13280p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10397
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20775

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       23659
-------------------------------------   ----- 
End-of-path arrival time (ps)           34055
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_19/main_0      macrocell83  10284  34055  -13280  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_1/main_0
Capture Clock  : HI_1/clock_0
Path slack     : -13280p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10397
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20775

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       23659
-------------------------------------   ----- 
End-of-path arrival time (ps)           34055
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
HI_19/q           macrocell83    1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28    8775  20422  -13280  RISE       1
Net_12170/q       macrocell28    3350  23772  -13280  RISE       1
HI_1/main_0       macrocell100  10284  34055  -13280  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_18/main_4
Capture Clock  : HI_18/clock_0
Path slack     : -13176p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8660
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19039

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       21818
-------------------------------------   ----- 
End-of-path arrival time (ps)           32214
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                                                    macrocell100   1250  11647  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6   macrocell27    4650  16296  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q        macrocell27    3350  19646  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_8  macrocell26    2925  22571  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26    3350  25921  -13176  RISE       1
HI_18/main_4                                              macrocell84    6293  32214  -13176  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_16/main_2
Capture Clock  : HI_16/clock_0
Path slack     : -13176p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8660
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19039

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       21818
-------------------------------------   ----- 
End-of-path arrival time (ps)           32214
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                                                    macrocell100   1250  11647  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6   macrocell27    4650  16296  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q        macrocell27    3350  19646  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_8  macrocell26    2925  22571  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26    3350  25921  -13176  RISE       1
HI_16/main_2                                              macrocell86    6293  32214  -13176  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_16/clock_0                                           macrocell86      8660   8660  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_15/main_1
Capture Clock  : HI_15/clock_0
Path slack     : -12260p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       23738
-------------------------------------   ----- 
End-of-path arrival time (ps)           34135
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_15/main_1      macrocell87  10363  34135  -12260  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_15/clock_0                                           macrocell87     11496  11496  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_12/main_1
Capture Clock  : HI_12/clock_0
Path slack     : -12260p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       23738
-------------------------------------   ----- 
End-of-path arrival time (ps)           34135
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_12/main_1      macrocell90  10363  34135  -12260  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_12/clock_0                                           macrocell90     11496  11496  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_17/main_3
Capture Clock  : HI_17/clock_0
Path slack     : -12251p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       21505
-------------------------------------   ----- 
End-of-path arrival time (ps)           31901
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                                                    macrocell100   1250  11647  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6   macrocell27    4650  16296  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q        macrocell27    3350  19646  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_8  macrocell26    2925  22571  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26    3350  25921  -13176  RISE       1
HI_17/main_3                                              macrocell85    5981  31901  -12251  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_17/clock_0                                           macrocell85      9272   9272  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_17/main_0
Capture Clock  : HI_17/clock_0
Path slack     : -11957p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       21211
-------------------------------------   ----- 
End-of-path arrival time (ps)           31608
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_17/main_0      macrocell85   7836  31608  -11957  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_17/clock_0                                           macrocell85      9272   9272  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_13/main_1
Capture Clock  : HI_13/clock_0
Path slack     : -11957p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       21211
-------------------------------------   ----- 
End-of-path arrival time (ps)           31608
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_13/main_1      macrocell89   7836  31608  -11957  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_13/clock_0                                           macrocell89      9272   9272  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_11/main_1
Capture Clock  : HI_11/clock_0
Path slack     : -11957p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       21211
-------------------------------------   ----- 
End-of-path arrival time (ps)           31608
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_11/main_1      macrocell91   7836  31608  -11957  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_11/clock_0                                           macrocell91      9272   9272  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_0/main_0
Capture Clock  : HI_0/clock_0
Path slack     : -11957p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       21211
-------------------------------------   ----- 
End-of-path arrival time (ps)           31608
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
HI_19/q           macrocell83    1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28    8775  20422  -13280  RISE       1
Net_12170/q       macrocell28    3350  23772  -13280  RISE       1
HI_0/main_0       macrocell101   7836  31608  -11957  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_0/clock_0                                            macrocell101     9272   9272  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_7/main_0
Capture Clock  : HI_7/clock_0
Path slack     : -11397p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       20651
-------------------------------------   ----- 
End-of-path arrival time (ps)           31048
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_7/main_0       macrocell94   7276  31048  -11397  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_7/clock_0                                            macrocell94      9272   9272  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_4/main_0
Capture Clock  : HI_4/clock_0
Path slack     : -11397p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       20651
-------------------------------------   ----- 
End-of-path arrival time (ps)           31048
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_4/main_0       macrocell97   7276  31048  -11397  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_4/clock_0                                            macrocell97      9272   9272  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_2/main_0
Capture Clock  : HI_2/clock_0
Path slack     : -11397p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       20651
-------------------------------------   ----- 
End-of-path arrival time (ps)           31048
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_2/main_0       macrocell99   7276  31048  -11397  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_2/clock_0                                            macrocell99      9272   9272  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -11314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19013
-------------------------------------   ----- 
End-of-path arrival time (ps)           19013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_10511/q                                            macrocell44     1250   1250  -11314  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/main_1         macrocell6     10797  12047  -11314  RISE       1
\BitCounterEnc:CounterUDB:count_enable\/q              macrocell6      3350  15397  -11314  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   3616  19013  -11314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_3/main_0
Capture Clock  : HI_3/clock_0
Path slack     : -11292p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       22771
-------------------------------------   ----- 
End-of-path arrival time (ps)           33167
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_3/main_0       macrocell98   9395  33167  -11292  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_3/clock_0                                            macrocell98     11496  11496  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_10/main_1
Capture Clock  : HI_10/clock_0
Path slack     : -11054p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8660
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19039

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       19696
-------------------------------------   ----- 
End-of-path arrival time (ps)           30092
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_10/main_1      macrocell79   6320  30092  -11054  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_18/main_0
Capture Clock  : HI_18/clock_0
Path slack     : -11054p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8660
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19039

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       19696
-------------------------------------   ----- 
End-of-path arrival time (ps)           30092
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_18/main_0      macrocell84   6320  30092  -11054  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_16/main_0
Capture Clock  : HI_16/clock_0
Path slack     : -11054p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8660
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19039

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       19696
-------------------------------------   ----- 
End-of-path arrival time (ps)           30092
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_16/main_0      macrocell86   6320  30092  -11054  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_16/clock_0                                           macrocell86      8660   8660  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_6/main_0
Capture Clock  : HI_6/clock_0
Path slack     : -10602p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       21172
-------------------------------------   ----- 
End-of-path arrival time (ps)           31569
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_6/main_0       macrocell95   7797  31569  -10602  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_6/clock_0                                            macrocell95     10588  10588  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_5/main_0
Capture Clock  : HI_5/clock_0
Path slack     : -10602p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       21172
-------------------------------------   ----- 
End-of-path arrival time (ps)           31569
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_5/main_0       macrocell96   7797  31569  -10602  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_5/clock_0                                            macrocell96     10588  10588  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_14/main_1
Capture Clock  : HI_14/clock_0
Path slack     : -10386p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18120

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       18110
-------------------------------------   ----- 
End-of-path arrival time (ps)           28506
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_14/main_1      macrocell88   4734  28506  -10386  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_14/clock_0                                           macrocell88      7741   7741  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_9/main_0
Capture Clock  : HI_9/clock_0
Path slack     : -10386p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18120

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       18110
-------------------------------------   ----- 
End-of-path arrival time (ps)           28506
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_9/main_0       macrocell92   4734  28506  -10386  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_9/clock_0                                            macrocell92      7741   7741  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_8/main_0
Capture Clock  : HI_8/clock_0
Path slack     : -10386p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18120

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       18110
-------------------------------------   ----- 
End-of-path arrival time (ps)           28506
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
HI_19/q           macrocell83   1250  11647  -13280  RISE       1
Net_12170/main_0  macrocell28   8775  20422  -13280  RISE       1
Net_12170/q       macrocell28   3350  23772  -13280  RISE       1
HI_8/main_0       macrocell93   4734  28506  -10386  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_8/clock_0                                            macrocell93      7741   7741  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_10/q
Path End       : \Period:bSR:load_reg\/main_0
Capture Clock  : \Period:bSR:load_reg\/clock_0
Path slack     : -8389p

Capture Clock Arrival Time                                             6944
+ Clock path delay                                                        0
+ Cycle adjust (\Boundary32bit:CounterHW\/tc:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         3434

Launch Clock Arrival Time                      0
+ Clock path delay                      7056
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           11823
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell39      6056   7056  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
cydff_10/q                    macrocell39   1250   8306  -23098  RISE       1
\Period:bSR:load_reg\/main_0  macrocell80   3518  11823   -8389  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:load_reg\/clock_0                               macrocell80         0   6944  FALL       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_19/main_5
Capture Clock  : HI_19/clock_0
Path slack     : -8032p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10397
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20775

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       18411
-------------------------------------   ----- 
End-of-path arrival time (ps)           28808
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                                                    macrocell100   1250  11647  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6   macrocell27    4650  16296  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q        macrocell27    3350  19646  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/main_8  macrocell26    2925  22571  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\/q       macrocell26    3350  25921  -13176  RISE       1
HI_19/main_5                                              macrocell83    2887  28808   -8032  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_0/main_0
Capture Clock  : My_wire_0/clock_0
Path slack     : -7735p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18114
-------------------------------------   ----- 
End-of-path arrival time (ps)           18114
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160  -7735  RISE       1
My_wire_0/main_0                                    macrocell32    12954  18114  -7735  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_6/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_6
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -7104p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                       0
+ Clock path delay                      10588
+ Data path delay                        9904
-------------------------------------   ----- 
End-of-path arrival time (ps)           20492
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_6/clock_0                                            macrocell95     10588  10588  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_6/q                           macrocell95   1250  11838  -7104  RISE       1
\CAPT_LOW:sts:sts_reg\/status_6  statuscell3   8654  20492  -7104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : \CAPT_MID:sts:sts_reg\/status_3
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -6662p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (HI_10/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                      -500
----------------------------------------------   ----- 
End-of-path required time (ps)                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20051
-------------------------------------   ----- 
End-of-path arrival time (ps)           20051
 
Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_10/q                          macrocell79      0   9910   COMP  RISE       1
\CAPT_MID:sts:sts_reg\/status_3  statuscell4  10142  20051  -6662  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell4         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : \CAPT_MID:sts:sts_reg\/status_2
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -6657p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (HI_9/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -500
---------------------------------------------   ----- 
End-of-path required time (ps)                  13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20045
-------------------------------------   ----- 
End-of-path arrival time (ps)           20045
 
Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_9/q                           macrocell92      0   8991   COMP  RISE       1
\CAPT_MID:sts:sts_reg\/status_2  statuscell4  11054  20045  -6657  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell4         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_14/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_0
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -6644p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                       0
+ Clock path delay                       7741
+ Data path delay                       12292
-------------------------------------   ----- 
End-of-path arrival time (ps)           20033
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_14/clock_0                                           macrocell88      7741   7741  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
HI_14/q                           macrocell88   1250   8991  -6644  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_0  statuscell5  11042  20033  -6644  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell5         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock
Path slack     : -6558p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18347
-------------------------------------   ----- 
End-of-path arrival time (ps)           18347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                                    macrocell48    1250   1250  -7763  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clk_en  controlcell2  17097  18347  -6558  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:StsReg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:StsReg\/clock
Path slack     : -6558p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18347
-------------------------------------   ----- 
End-of-path arrival time (ps)           18347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10749/q                           macrocell48    1250   1250  -7763  RISE       1
\TransmitShiftReg:bSR:StsReg\/clk_en  statusicell1  17097  18347  -6558  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:StsReg\/clock                         statusicell1        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : My_wire_1/main_0
Capture Clock  : My_wire_1/clock_0
Path slack     : -6504p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16883
-------------------------------------   ----- 
End-of-path arrival time (ps)           16883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160  -7735  RISE       1
My_wire_1/main_0                                    macrocell34    11723  16883  -6504  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_15/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_1
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -5936p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                       0
+ Clock path delay                      11496
+ Data path delay                        7829
-------------------------------------   ----- 
End-of-path arrival time (ps)           19325
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_15/clock_0                                           macrocell87     11496  11496  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
HI_15/q                           macrocell87   1250  12746  -5936  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_1  statuscell5   6579  19325  -5936  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell5         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : \CAPT_MID:sts:sts_reg\/status_5
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -5774p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                       0
+ Clock path delay                      11496
+ Data path delay                        7667
-------------------------------------   ----- 
End-of-path arrival time (ps)           19163
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_12/clock_0                                           macrocell90     11496  11496  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_12/q                          macrocell90   1250  12746  -5774  RISE       1
\CAPT_MID:sts:sts_reg\/status_5  statuscell4   6417  19163  -5774  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell4         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : -5632p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17421
-------------------------------------   ----- 
End-of-path arrival time (ps)           17421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell48     1250   1250  -7763  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clk_en  datapathcell3  16171  17421  -5632  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -5630p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17419
-------------------------------------   ----- 
End-of-path arrival time (ps)           17419
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell48     1250   1250  -7763  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clk_en  datapathcell4  16169  17419  -5630  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:load_reg\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : -5541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17330
-------------------------------------   ----- 
End-of-path arrival time (ps)           17330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                             macrocell48   1250   1250  -7763  RISE       1
\TransmitShiftReg:bSR:load_reg\/clk_en  macrocell37  16080  17330  -5541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_10/main_4
Capture Clock  : HI_10/clock_0
Path slack     : -5347p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8660
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19039

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       13989
-------------------------------------   ----- 
End-of-path arrival time (ps)           24385
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                                                   macrocell100   1250  11647  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell27    4650  16296  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell27    3350  19646  -13176  RISE       1
HI_10/main_4                                             macrocell79    4739  24385   -5347  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_14/main_8
Capture Clock  : HI_14/clock_0
Path slack     : -5337p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18120

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       13061
-------------------------------------   ----- 
End-of-path arrival time (ps)           23457
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                                                   macrocell100   1250  11647  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell27    4650  16296  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell27    3350  19646  -13176  RISE       1
HI_14/main_8                                             macrocell88    3811  23457   -5337  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_14/clock_0                                           macrocell88      7741   7741  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_9/main_3
Capture Clock  : HI_9/clock_0
Path slack     : -5337p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18120

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       13061
-------------------------------------   ----- 
End-of-path arrival time (ps)           23457
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                                                   macrocell100   1250  11647  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell27    4650  16296  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell27    3350  19646  -13176  RISE       1
HI_9/main_3                                              macrocell92    3811  23457   -5337  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_9/clock_0                                            macrocell92      7741   7741  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_8/main_2
Capture Clock  : HI_8/clock_0
Path slack     : -5337p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18120

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       13061
-------------------------------------   ----- 
End-of-path arrival time (ps)           23457
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                                                   macrocell100   1250  11647  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell27    4650  16296  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell27    3350  19646  -13176  RISE       1
HI_8/main_2                                              macrocell93    3811  23457   -5337  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_8/clock_0                                            macrocell93      7741   7741  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_1
Capture Clock  : Net_686/clock_0
Path slack     : -4926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           15305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -4926  RISE       1
Net_686/main_1                            macrocell75      5951  15305  -4926  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell75         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_10946/main_1
Capture Clock  : Net_10946/clock_0
Path slack     : -4926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           15305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -4926  RISE       1
Net_10946/main_1                          macrocell76      5951  15305  -4926  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_18/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_4
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -4745p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                      0
+ Clock path delay                      8660
+ Data path delay                       9475
-------------------------------------   ---- 
End-of-path arrival time (ps)           18134
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
HI_18/q                           macrocell84   1250   9910  -4745  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_4  statuscell5   8225  18134  -4745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell5         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : -4643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16432
-------------------------------------   ----- 
End-of-path arrival time (ps)           16432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell48     1250   1250  -7763  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clk_en  datapathcell2  15182  16432  -4643  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : -4633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16422
-------------------------------------   ----- 
End-of-path arrival time (ps)           16422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10749/q                                        macrocell48     1250   1250  -7763  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clk_en  datapathcell1  15172  16422  -4633  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_13/q
Path End       : \CAPT_MID:sts:sts_reg\/status_6
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -4589p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       8706
-------------------------------------   ---- 
End-of-path arrival time (ps)           17978
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_13/clock_0                                           macrocell89      9272   9272  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_13/q                          macrocell89   1250  10522  -4589  RISE       1
\CAPT_MID:sts:sts_reg\/status_6  statuscell4   7456  17978  -4589  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell4         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_0
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -4430p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           17819
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_0/clock_0                                            macrocell101     9272   9272  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
HI_0/q                           macrocell101   1250  10522  -4430  RISE       1
\CAPT_LOW:sts:sts_reg\/status_0  statuscell3    7297  17819  -4430  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_1
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -4424p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                        7416
-------------------------------------   ----- 
End-of-path arrival time (ps)           17813
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
HI_1/q                           macrocell100   1250  11647  -4424  RISE       1
\CAPT_LOW:sts:sts_reg\/status_1  statuscell3    6166  17813  -4424  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_3
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -4390p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                       0
+ Clock path delay                      11496
+ Data path delay                        6282
-------------------------------------   ----- 
End-of-path arrival time (ps)           17779
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_3/clock_0                                            macrocell98     11496  11496  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_3/q                           macrocell98   1250  12746  -4390  RISE       1
\CAPT_LOW:sts:sts_reg\/status_3  statuscell3   5032  17779  -4390  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_7/q
Path End       : \CAPT_MID:sts:sts_reg\/status_0
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -4293p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (HI_7/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -500
---------------------------------------------   ----- 
End-of-path required time (ps)                  13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17682
-------------------------------------   ----- 
End-of-path arrival time (ps)           17682
 
Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_7/q                           macrocell94      0  10522   COMP  RISE       1
\CAPT_MID:sts:sts_reg\/status_0  statuscell4   7160  17682  -4293  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell4         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : -4023p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14402
-------------------------------------   ----- 
End-of-path arrival time (ps)           14402
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -4023  RISE       1
\UART:BUART:rx_postpoll\/main_2  macrocell12   2314   3334  -4023  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell12   3350   6684  -4023  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell60   7718  14402  -4023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_5
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -3810p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                        6802
-------------------------------------   ----- 
End-of-path arrival time (ps)           17199
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
HI_19/q                           macrocell83   1250  11647  -3810  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_5  statuscell5   5552  17199  -3810  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell5         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : -3085p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13464
-------------------------------------   ----- 
End-of-path arrival time (ps)           13464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -4023  RISE       1
\UART:BUART:rx_postpoll\/main_2  macrocell12   2314   3334  -4023  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell12   3350   6684  -4023  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell69   6780  13464  -3085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_markspace_pre\/main_5
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : -3085p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13464
-------------------------------------   ----- 
End-of-path arrival time (ps)           13464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                      synccell      1020   1020  -4023  RISE       1
\UART:BUART:rx_postpoll\/main_2       macrocell12   2314   3334  -4023  RISE       1
\UART:BUART:rx_postpoll\/q            macrocell12   3350   6684  -4023  RISE       1
\UART:BUART:rx_markspace_pre\/main_5  macrocell70   6780  13464  -3085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : -3052p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13430
-------------------------------------   ----- 
End-of-path arrival time (ps)           13430
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020  -4023  RISE       1
\UART:BUART:rx_postpoll\/main_2    macrocell12   2314   3334  -4023  RISE       1
\UART:BUART:rx_postpoll\/q         macrocell12   3350   6684  -4023  RISE       1
\UART:BUART:rx_parity_bit\/main_5  macrocell73   6747  13430  -3052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell73         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : -3020p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       6454
-------------------------------------   ---- 
End-of-path arrival time (ps)           13398
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell13   2410   9354  -4926  RISE       1
cydff_1/main_0                            macrocell50      4044  13398  -3020  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                             macrocell50         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_17/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_3
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -2963p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       7080
-------------------------------------   ---- 
End-of-path arrival time (ps)           16352
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_17/clock_0                                           macrocell85      9272   9272  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
HI_17/q                           macrocell85   1250  10522  -2963  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_3  statuscell5   5830  16352  -2963  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell5         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_13/main_7
Capture Clock  : HI_13/clock_0
Path slack     : -2897p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       12152
-------------------------------------   ----- 
End-of-path arrival time (ps)           22548
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                                                   macrocell100   1250  11647  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell27    4650  16296  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell27    3350  19646  -13176  RISE       1
HI_13/main_7                                             macrocell89    2902  22548   -2897  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_13/clock_0                                           macrocell89      9272   9272  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_11/main_5
Capture Clock  : HI_11/clock_0
Path slack     : -2897p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       12152
-------------------------------------   ----- 
End-of-path arrival time (ps)           22548
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                                                   macrocell100   1250  11647  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell27    4650  16296  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell27    3350  19646  -13176  RISE       1
HI_11/main_5                                             macrocell91    2902  22548   -2897  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_11/clock_0                                           macrocell91      9272   9272  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : \CAPT_MID:sts:sts_reg\/status_4
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -2668p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       6785
-------------------------------------   ---- 
End-of-path arrival time (ps)           16057
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_11/clock_0                                           macrocell91      9272   9272  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_11/q                          macrocell91   1250  10522  -2668  RISE       1
\CAPT_MID:sts:sts_reg\/status_4  statuscell4   5535  16057  -2668  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell4         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : \CAPT_HIGH:sts:sts_reg\/status_2
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : -2600p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                      0
+ Clock path delay                      8660
+ Data path delay                       7330
-------------------------------------   ---- 
End-of-path arrival time (ps)           15989
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_16/clock_0                                           macrocell86      8660   8660  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
HI_16/q                           macrocell86   1250   9910  -2600  RISE       1
\CAPT_HIGH:sts:sts_reg\/status_2  statuscell5   6080  15989  -2600  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell5         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : -2361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12740
-------------------------------------   ----- 
End-of-path arrival time (ps)           12740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160  -7735  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_0           macrocell31     7580  12740  -2361  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : -2357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12736
-------------------------------------   ----- 
End-of-path arrival time (ps)           12736
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/so_comb  datapathcell4   5160   5160  -7735  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_0           macrocell33     7576  12736  -2357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_1/q
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -2263p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                             macrocell50         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
cydff_1/q                                  macrocell50      1250   1250  -2263  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell16   4487   5737  -2263  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : HI_14/main_4
Capture Clock  : HI_14/clock_0
Path slack     : -2250p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18120

Launch Clock Arrival Time                       0
+ Clock path delay                      11496
+ Data path delay                        8874
-------------------------------------   ----- 
End-of-path arrival time (ps)           20370
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_12/clock_0                                           macrocell90     11496  11496  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_12/q       macrocell90   1250  12746  -7999  RISE       1
HI_14/main_4  macrocell88   7624  20370  -2250  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_14/clock_0                                           macrocell88      7741   7741  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -2133p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10419

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12552
-------------------------------------   ----- 
End-of-path arrival time (ps)           12552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                        synccell         1020   1020  -4023  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell12      2314   3334  -4023  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell12      3350   6684  -4023  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   5868  12552  -2133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_5/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_5
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -2023p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                       0
+ Clock path delay                      10588
+ Data path delay                        4824
-------------------------------------   ----- 
End-of-path arrival time (ps)           15412
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_5/clock_0                                            macrocell96     10588  10588  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_5/q                           macrocell96   1250  11838  -2023  RISE       1
\CAPT_LOW:sts:sts_reg\/status_5  statuscell3   3574  15412  -2023  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_686/main_2
Capture Clock  : Net_686/clock_0
Path slack     : -1863p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           12242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell6       0   6944  FALL       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell6   2410   9354  -1863  RISE       1
Net_686/main_2                              macrocell75     2888  12242  -1863  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell75         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb
Path End       : Net_10946/main_2
Capture Clock  : Net_10946/clock_0
Path slack     : -1863p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           12242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell6       0   6944  FALL       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/so_comb  datapathcell6   2410   9354  -1863  RISE       1
Net_10946/main_2                            macrocell76     2888  12242  -1863  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_4
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -1605p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           14994
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_4/clock_0                                            macrocell97      9272   9272  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_4/q                           macrocell97   1250  10522  -1605  RISE       1
\CAPT_LOW:sts:sts_reg\/status_4  statuscell3   4472  14994  -1605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_13/main_0
Capture Clock  : HI_13/clock_0
Path slack     : -1481p

Capture Clock Arrival Time                                   0
+ Clock path delay                                        9272
+ Cycle adjust (HI_10/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19651

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21132
-------------------------------------   ----- 
End-of-path arrival time (ps)           21132
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell79      0   9910   COMP  RISE       1
HI_13/main_0  macrocell89  11222  21132  -1481  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_13/clock_0                                           macrocell89      9272   9272  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_11/main_0
Capture Clock  : HI_11/clock_0
Path slack     : -1481p

Capture Clock Arrival Time                                   0
+ Clock path delay                                        9272
+ Cycle adjust (HI_10/q:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           33540

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       21132
-------------------------------------   ----- 
End-of-path arrival time (ps)           35021
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell79      0  23799   COMP  FALL       1
HI_11/main_0  macrocell91  11222  35021  -1481  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_11/clock_0                                           macrocell91      9272   9272  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_6/q
Path End       : HI_7/main_2
Capture Clock  : HI_7/clock_0
Path slack     : -1400p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10588
+ Data path delay                       10463
-------------------------------------   ----- 
End-of-path arrival time (ps)           21051
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_6/clock_0                                            macrocell95     10588  10588  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_6/q       macrocell95   1250  11838  -11917  RISE       1
HI_7/main_2  macrocell94   9213  21051   -1400  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_7/clock_0                                            macrocell94      9272   9272  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_19/clk_en
Capture Clock  : HI_19/clock_0
Path slack     : -1208p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10397
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     22185

Launch Clock Arrival Time                       0
+ Clock path delay                       7741
+ Data path delay                       15653
-------------------------------------   ----- 
End-of-path arrival time (ps)           23394
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
cydff_9/q     macrocell49   1250   8991  -1208  RISE       1
HI_19/clk_en  macrocell83  14403  23394  -1208  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_1/clk_en
Capture Clock  : HI_1/clock_0
Path slack     : -1208p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10397
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     22185

Launch Clock Arrival Time                       0
+ Clock path delay                       7741
+ Data path delay                       15653
-------------------------------------   ----- 
End-of-path arrival time (ps)           23394
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
cydff_9/q    macrocell49    1250   8991  -1208  RISE       1
HI_1/clk_en  macrocell100  14403  23394  -1208  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : \CAPT_MID:sts:sts_reg\/status_1
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : -1133p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (HI_8/q:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                     -500
---------------------------------------------   ----- 
End-of-path required time (ps)                  13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14522
-------------------------------------   ----- 
End-of-path arrival time (ps)           14522
 
Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_8/q                           macrocell93      0   8991   COMP  RISE       1
\CAPT_MID:sts:sts_reg\/status_1  statuscell4   5531  14522  -1133  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell4         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12175/q
Path End       : \GlitchFilter_1:genblk1[0]:sample\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[0]:sample\/clock_0
Path slack     : -858p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             10379

Launch Clock Arrival Time                      0
+ Clock path delay                      7057
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           11237
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_12175/clock_0                                       macrocell82      7057   7057  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_12175/q                                macrocell82   1250   8307   -858  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/main_0  macrocell77   2930  11237   -858  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12175/q
Path End       : Net_11939/main_0
Capture Clock  : Net_11939/clock_0
Path slack     : -858p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             10379

Launch Clock Arrival Time                      0
+ Clock path delay                      7057
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           11237
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_12175/clock_0                                       macrocell82      7057   7057  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_12175/q       macrocell82   1250   8307   -858  RISE       1
Net_11939/main_0  macrocell78   2930  11237   -858  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_11939/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/clk_bus
Path End       : cydff_9/clk_en
Capture Clock  : cydff_9/clock_0
Path slack     : -848p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):F#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19530

Launch Clock Arrival Time                    6944
+ Clock path delay                          0
+ Data path delay                       13433
-------------------------------------   ----- 
End-of-path arrival time (ps)           20378
 
Data path
pin name            model name      delay     AT  slack  edge  Fanout
------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/clk_bus  clockblockcell      0   6944   COMP  FALL       1
Net_11403/main_1    macrocell25      7766  14711   -848  FALL       1
Net_11403/q         macrocell25      3350  18061   -848  FALL       1
cydff_9/clk_en      macrocell49      2317  20378   -848  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : Net_12175/clk_en
Capture Clock  : Net_12175/clock_0
Path slack     : -783p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7057
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18845

Launch Clock Arrival Time                       0
+ Clock path delay                       7741
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           19628
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_9/q         macrocell49   1250   8991  -1208  RISE       1
Net_12175/clk_en  macrocell82  10637  19628   -783  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_12175/clock_0                                       macrocell82      7057   7057  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : -718p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11097
-------------------------------------   ----- 
End-of-path arrival time (ps)           11097
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                         synccell      1020   1020  -4023  RISE       1
\UART:BUART:rx_postpoll\/main_2          macrocell12   2314   3334  -4023  RISE       1
\UART:BUART:rx_postpoll\/q               macrocell12   3350   6684  -4023  RISE       1
\UART:BUART:rx_parity_error_pre\/main_5  macrocell71   4413  11097   -718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_15/main_9
Capture Clock  : HI_15/clock_0
Path slack     : -696p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           22571
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                                                   macrocell100   1250  11647  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell27    4650  16296  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell27    3350  19646  -13176  RISE       1
HI_15/main_9                                             macrocell87    2925  22571    -696  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_15/clock_0                                           macrocell87     11496  11496  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_12/main_6
Capture Clock  : HI_12/clock_0
Path slack     : -696p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           22571
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
HI_1/q                                                   macrocell100   1250  11647  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell27    4650  16296  -13176  RISE       1
\BasicCounter:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell27    3350  19646  -13176  RISE       1
HI_12/main_6                                             macrocell90    2925  22571    -696  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_12/clock_0                                           macrocell90     11496  11496  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : -467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10846
-------------------------------------   ----- 
End-of-path arrival time (ps)           10846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                macrocell48   1250   1250  -7763  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_1  macrocell33   9596  10846   -467  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10946/q
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/route_si
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : -332p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:F#1)       0
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                      3474

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell76         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_10946/q                                  macrocell76     1250   1250   -332  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/route_si  datapathcell9   2556   3806   -332  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell9       0   6944  FALL       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_14/main_5
Capture Clock  : HI_14/clock_0
Path slack     : -325p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18120

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       9173
-------------------------------------   ---- 
End-of-path arrival time (ps)           18445
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_11/clock_0                                           macrocell91      9272   9272  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell91   1250  10522  -6083  RISE       1
HI_14/main_5  macrocell88   7923  18445   -325  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_14/clock_0                                           macrocell88      7741   7741  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : \CAPT_LOW:sts:sts_reg\/status_2
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : -272p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13389

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           13661
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_2/clock_0                                            macrocell99      9272   9272  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
HI_2/q                           macrocell99   1250  10522   -272  RISE       1
\CAPT_LOW:sts:sts_reg\/status_2  statuscell3   3139  13661   -272  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_1
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : -197p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10576
-------------------------------------   ----- 
End-of-path arrival time (ps)           10576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                macrocell48   1250   1250  -7763  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_1  macrocell31   9326  10576   -197  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : -127p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13516
-------------------------------------   ----- 
End-of-path arrival time (ps)           13516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q            macrocell42    1250   1250  -6510  RISE       1
\BitCounterEnc:CounterUDB:status_0\/main_1          macrocell4     6592   7842   -127  RISE       1
\BitCounterEnc:CounterUDB:status_0\/q               macrocell4     3350  11192   -127  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_0  statusicell2   2324  13516   -127  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : HI_13/main_3
Capture Clock  : HI_13/clock_0
Path slack     : 188p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      11496
+ Data path delay                        7966
-------------------------------------   ----- 
End-of-path arrival time (ps)           19463
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_12/clock_0                                           macrocell90     11496  11496  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_12/q       macrocell90   1250  12746  -7999  RISE       1
HI_13/main_3  macrocell89   6716  19463    188  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_13/clock_0                                           macrocell89      9272   9272  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_6/clk_en
Capture Clock  : HI_6/clock_0
Path slack     : 542p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     22377

Launch Clock Arrival Time                       0
+ Clock path delay                       7741
+ Data path delay                       14094
-------------------------------------   ----- 
End-of-path arrival time (ps)           21835
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
cydff_9/q    macrocell49   1250   8991  -1208  RISE       1
HI_6/clk_en  macrocell95  12844  21835    542  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_6/clock_0                                            macrocell95     10588  10588  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_5/clk_en
Capture Clock  : HI_5/clock_0
Path slack     : 542p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     22377

Launch Clock Arrival Time                       0
+ Clock path delay                       7741
+ Data path delay                       14094
-------------------------------------   ----- 
End-of-path arrival time (ps)           21835
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
cydff_9/q    macrocell49   1250   8991  -1208  RISE       1
HI_5/clk_en  macrocell96  12844  21835    542  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_5/clock_0                                            macrocell96     10588  10588  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_15/clk_en
Capture Clock  : HI_15/clock_0
Path slack     : 766p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     23285

Launch Clock Arrival Time                       0
+ Clock path delay                       7741
+ Data path delay                       14778
-------------------------------------   ----- 
End-of-path arrival time (ps)           22519
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
cydff_9/q     macrocell49   1250   8991  -1208  RISE       1
HI_15/clk_en  macrocell87  13528  22519    766  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_15/clock_0                                           macrocell87     11496  11496  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_12/clk_en
Capture Clock  : HI_12/clock_0
Path slack     : 766p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     23285

Launch Clock Arrival Time                       0
+ Clock path delay                       7741
+ Data path delay                       14778
-------------------------------------   ----- 
End-of-path arrival time (ps)           22519
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
cydff_9/q     macrocell49   1250   8991  -1208  RISE       1
HI_12/clk_en  macrocell90  13528  22519    766  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_12/clock_0                                           macrocell90     11496  11496  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_3/clk_en
Capture Clock  : HI_3/clock_0
Path slack     : 766p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     23285

Launch Clock Arrival Time                       0
+ Clock path delay                       7741
+ Data path delay                       14778
-------------------------------------   ----- 
End-of-path arrival time (ps)           22519
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
cydff_9/q    macrocell49   1250   8991  -1208  RISE       1
HI_3/clk_en  macrocell98  13528  22519    766  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_3/clock_0                                            macrocell98     11496  11496  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_18/q
Path End       : HI_19/main_2
Capture Clock  : HI_19/clock_0
Path slack     : 1001p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10397
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20775

Launch Clock Arrival Time                       0
+ Clock path delay                       8660
+ Data path delay                       11115
-------------------------------------   ----- 
End-of-path arrival time (ps)           19775
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_18/q       macrocell84   1250   9910  -6592  RISE       1
HI_19/main_2  macrocell83   9865  19775   1001  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_7/main_8
Capture Clock  : HI_7/clock_0
Path slack     : 1277p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           18374
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_0/clock_0                                            macrocell101     9272   9272  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_0/q       macrocell101   1250  10522  -11958  RISE       1
HI_7/main_8  macrocell94    7852  18374    1277  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_7/clock_0                                            macrocell94      9272   9272  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_4/main_5
Capture Clock  : HI_4/clock_0
Path slack     : 1277p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           18374
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_0/clock_0                                            macrocell101     9272   9272  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_0/q       macrocell101   1250  10522  -11958  RISE       1
HI_4/main_5  macrocell97    7852  18374    1277  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_4/clock_0                                            macrocell97      9272   9272  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_2/main_3
Capture Clock  : HI_2/clock_0
Path slack     : 1277p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           18374
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_0/clock_0                                            macrocell101     9272   9272  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_0/q       macrocell101   1250  10522  -11958  RISE       1
HI_2/main_3  macrocell99    7852  18374    1277  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_2/clock_0                                            macrocell99      9272   9272  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : preouts_2/ar_0
Capture Clock  : preouts_2/clock_0
Path slack     : 1290p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12599
-------------------------------------   ----- 
End-of-path arrival time (ps)           12599
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_10511/q     macrocell44   1250   1250  -11314  RISE       1
preouts_2/ar_0  macrocell38  11349  12599    1290  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_7/main_7
Capture Clock  : HI_7/clock_0
Path slack     : 1848p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                        7406
-------------------------------------   ----- 
End-of-path arrival time (ps)           17803
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_1/q       macrocell100   1250  11647  -13176  RISE       1
HI_7/main_7  macrocell94    6156  17803    1848  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_7/clock_0                                            macrocell94      9272   9272  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_4/main_4
Capture Clock  : HI_4/clock_0
Path slack     : 1848p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                        7406
-------------------------------------   ----- 
End-of-path arrival time (ps)           17803
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_1/q       macrocell100   1250  11647  -13176  RISE       1
HI_4/main_4  macrocell97    6156  17803    1848  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_4/clock_0                                            macrocell97      9272   9272  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_2/main_2
Capture Clock  : HI_2/clock_0
Path slack     : 1848p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                        7406
-------------------------------------   ----- 
End-of-path arrival time (ps)           17803
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_1/q       macrocell100   1250  11647  -13176  RISE       1
HI_2/main_2  macrocell99    6156  17803    1848  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_2/clock_0                                            macrocell99      9272   9272  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_1/main_1
Capture Clock  : My_wire_1/clock_0
Path slack     : 1887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell48   1250   1250  -7763  RISE       1
My_wire_1/main_1  macrocell34   7242   8492   1887  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_7/main_5
Capture Clock  : HI_7/clock_0
Path slack     : 1888p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      11496
+ Data path delay                        6267
-------------------------------------   ----- 
End-of-path arrival time (ps)           17763
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_3/clock_0                                            macrocell98     11496  11496  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_3/q       macrocell98   1250  12746  -13139  RISE       1
HI_7/main_5  macrocell94   5017  17763    1888  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_7/clock_0                                            macrocell94      9272   9272  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_4/main_2
Capture Clock  : HI_4/clock_0
Path slack     : 1888p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      11496
+ Data path delay                        6267
-------------------------------------   ----- 
End-of-path arrival time (ps)           17763
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_3/clock_0                                            macrocell98     11496  11496  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_3/q       macrocell98   1250  12746  -13139  RISE       1
HI_4/main_2  macrocell97   5017  17763    1888  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_4/clock_0                                            macrocell97      9272   9272  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : My_wire_0/main_1
Capture Clock  : My_wire_0/clock_0
Path slack     : 1898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell48   1250   1250  -7763  RISE       1
My_wire_0/main_1  macrocell32   7231   8481   1898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : \BitCounterEnc:CounterUDB:count_stored_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:count_stored_i\/clock_0
Path slack     : 1898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_10749/q                                       macrocell48   1250   1250  -7763  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/main_0  macrocell43   7231   8481   1898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:count_stored_i\/clock_0           macrocell43         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:overflow_reg_i\/q
Path End       : Net_10511/clk_en
Capture Clock  : Net_10511/clock_0
Path slack     : 2139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9650
-------------------------------------   ---- 
End-of-path arrival time (ps)           9650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:overflow_reg_i\/q  macrocell40   1250   1250   2139  RISE       1
Net_10511/clk_en                             macrocell44   8400   9650   2139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_14/main_0
Capture Clock  : HI_14/clock_0
Path slack     : 2147p

Capture Clock Arrival Time                                   0
+ Clock path delay                                        7741
+ Cycle adjust (HI_10/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           18120

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15973
-------------------------------------   ----- 
End-of-path arrival time (ps)           15973
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell79      0   9910   COMP  RISE       1
HI_14/main_0  macrocell88   6063  15973   2147  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_14/clock_0                                           macrocell88      7741   7741  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[0]:sample\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[0]:sample\/clock_0
Path slack     : 2233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8145
-------------------------------------   ---- 
End-of-path arrival time (ps)           8145
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell38   1250   1250   2233  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/main_2  macrocell31   6895   8145   2233  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_0/main_1
Capture Clock  : HI_0/clock_0
Path slack     : 2323p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       8056
-------------------------------------   ---- 
End-of-path arrival time (ps)           17328
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_0/clock_0                                            macrocell101     9272   9272  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_0/q       macrocell101   1250  10522  -11958  RISE       1
HI_0/main_1  macrocell101   6806  17328    2323  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_0/clock_0                                            macrocell101     9272   9272  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_15/main_0
Capture Clock  : HI_15/clock_0
Path slack     : 2396p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       11496
+ Cycle adjust (HI_10/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           21875

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19480
-------------------------------------   ----- 
End-of-path arrival time (ps)           19480
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell79      0   9910   COMP  RISE       1
HI_15/main_0  macrocell87   9570  19480   2396  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_15/clock_0                                           macrocell87     11496  11496  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_12/main_0
Capture Clock  : HI_12/clock_0
Path slack     : 2396p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       11496
+ Cycle adjust (HI_10/q:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           35764

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       19480
-------------------------------------   ----- 
End-of-path arrival time (ps)           33369
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell79      0  23799   COMP  FALL       1
HI_12/main_0  macrocell90   9570  33369   2396  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_12/clock_0                                           macrocell90     11496  11496  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_15/main_7
Capture Clock  : HI_15/clock_0
Path slack     : 2400p

Capture Clock Arrival Time                                  0
+ Clock path delay                                      11496
+ Cycle adjust (HI_9/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          21875

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19475
-------------------------------------   ----- 
End-of-path arrival time (ps)           19475
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell92      0   8991   COMP  RISE       1
HI_15/main_7  macrocell87  10484  19475   2400  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_15/clock_0                                           macrocell87     11496  11496  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_12/main_4
Capture Clock  : HI_12/clock_0
Path slack     : 2400p

Capture Clock Arrival Time                                  0
+ Clock path delay                                      11496
+ Cycle adjust (HI_9/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          21875

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19475
-------------------------------------   ----- 
End-of-path arrival time (ps)           19475
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell92      0   8991   COMP  RISE       1
HI_12/main_4  macrocell90  10484  19475   2400  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_12/clock_0                                           macrocell90     11496  11496  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_17/q
Path End       : HI_17/main_1
Capture Clock  : HI_17/clock_0
Path slack     : 2427p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       7952
-------------------------------------   ---- 
End-of-path arrival time (ps)           17223
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_17/clock_0                                           macrocell85      9272   9272  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_17/q       macrocell85   1250  10522  -6312  RISE       1
HI_17/main_1  macrocell85   6702  17223   2427  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_17/clock_0                                           macrocell85      9272   9272  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_13/q
Path End       : HI_14/main_3
Capture Clock  : HI_14/clock_0
Path slack     : 2484p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18120

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       6364
-------------------------------------   ---- 
End-of-path arrival time (ps)           15636
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_13/clock_0                                           macrocell89      9272   9272  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_13/q       macrocell89   1250  10522  -8004  RISE       1
HI_14/main_3  macrocell88   5114  15636   2484  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_14/clock_0                                           macrocell88      7741   7741  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 2496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      7699

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell5   2300   2300   2496  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2903   5203   2496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 2500p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2500  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell2   4169   5379   2500  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 2504p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2500  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell1   4165   5375   2504  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2524p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10865
-------------------------------------   ----- 
End-of-path arrival time (ps)           10865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   2300   2300   2496  RISE       1
\BitCounterEnc:CounterUDB:status_2\/main_0            macrocell5      2912   5212   2524  RISE       1
\BitCounterEnc:CounterUDB:status_2\/q                 macrocell5      3350   8562   2524  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2303  10865   2524  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[2]:sample\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[2]:sample\/clock_0
Path slack     : 2739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7640
-------------------------------------   ---- 
End-of-path arrival time (ps)           7640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell38   1250   1250   2233  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/main_0  macrocell35   6390   7640   2739  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_2/main_0
Capture Clock  : My_wire_2/clock_0
Path slack     : 2739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7640
-------------------------------------   ---- 
End-of-path arrival time (ps)           7640
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell38   1250   1250   2233  RISE       1
My_wire_2/main_0  macrocell36   6390   7640   2739  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_17/q
Path End       : HI_19/main_3
Capture Clock  : HI_19/clock_0
Path slack     : 2921p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10397
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20775

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       8583
-------------------------------------   ---- 
End-of-path arrival time (ps)           17855
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_17/clock_0                                           macrocell85      9272   9272  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_17/q       macrocell85   1250  10522  -6312  RISE       1
HI_19/main_3  macrocell83   7333  17855   2921  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11939/q
Path End       : \CAPT_LOW:sts:sts_reg\/clk_en
Capture Clock  : \CAPT_LOW:sts:sts_reg\/clock
Path slack     : 2991p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8798
-------------------------------------   ---- 
End-of-path arrival time (ps)           8798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_11939/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_11939/q                    macrocell78   1250   1250   2991  RISE       1
\CAPT_LOW:sts:sts_reg\/clk_en  statuscell3   7548   8798   2991  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_LOW:sts:sts_reg\/clock                                statuscell3         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11939/q
Path End       : \CAPT_MID:sts:sts_reg\/clk_en
Capture Clock  : \CAPT_MID:sts:sts_reg\/clock
Path slack     : 3003p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8786
-------------------------------------   ---- 
End-of-path arrival time (ps)           8786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_11939/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_11939/q                    macrocell78   1250   1250   2991  RISE       1
\CAPT_MID:sts:sts_reg\/clk_en  statuscell4   7536   8786   3003  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_MID:sts:sts_reg\/clock                                statuscell4         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 3023p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           11800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   3023  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell14   3645  11800   3023  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 3027p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           11796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   3023  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell13   3642  11796   3027  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 3064p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           11760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell5        0   6944  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1210   8154   3064  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/cs_addr_2  datapathcell6   3605  11760   3064  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell6       0   6944  FALL       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 3068p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           11755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell5        0   6944  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1210   8154   3064  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/cs_addr_2  datapathcell7   3601  11755   3068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell7       0   6944  FALL       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : HI_19/main_4
Capture Clock  : HI_19/clock_0
Path slack     : 3145p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10397
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20775

Launch Clock Arrival Time                      0
+ Clock path delay                      8660
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           17630
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_16/clock_0                                           macrocell86      8660   8660  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_16/q       macrocell86   1250   9910  -6593  RISE       1
HI_19/main_4  macrocell83   7720  17630   3145  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_14/main_6
Capture Clock  : HI_14/clock_0
Path slack     : 3213p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       7741
+ Cycle adjust (HI_9/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          18120

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14908
-------------------------------------   ----- 
End-of-path arrival time (ps)           14908
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell92      0   8991   COMP  RISE       1
HI_14/main_6  macrocell88   5916  14908   3213  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_14/clock_0                                           macrocell88      7741   7741  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_9/main_1
Capture Clock  : HI_9/clock_0
Path slack     : 3213p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       7741
+ Cycle adjust (HI_9/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          18120

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14908
-------------------------------------   ----- 
End-of-path arrival time (ps)           14908
 
Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_9/q       macrocell92      0   8991   COMP  RISE       1
HI_9/main_1  macrocell92   5916  14908   3213  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_9/clock_0                                            macrocell92      7741   7741  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 3586p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4293
-------------------------------------   ---- 
End-of-path arrival time (ps)           4293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2500  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell3   3083   4293   3586  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 3589p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4290
-------------------------------------   ---- 
End-of-path arrival time (ps)           4290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell2    1210   1210   2500  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell4   3080   4290   3589  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10749/q
Path End       : preouts_2/clk_en
Capture Clock  : preouts_2/clock_0
Path slack     : 3615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8174
-------------------------------------   ---- 
End-of-path arrival time (ps)           8174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_10749/q       macrocell48   1250   1250  -7763  RISE       1
preouts_2/clk_en  macrocell38   6924   8174   3615  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : \GlitchFilter_3:genblk1[1]:sample\/main_2
Capture Clock  : \GlitchFilter_3:genblk1[1]:sample\/clock_0
Path slack     : 3723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6656
-------------------------------------   ---- 
End-of-path arrival time (ps)           6656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
preouts_2/q                                macrocell38   1250   1250   2233  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/main_2  macrocell33   5406   6656   3723  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_13/main_5
Capture Clock  : HI_13/clock_0
Path slack     : 3834p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       9272
+ Cycle adjust (HI_9/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19651

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15816
-------------------------------------   ----- 
End-of-path arrival time (ps)           15816
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell92      0   8991   COMP  RISE       1
HI_13/main_5  macrocell89   6825  15816   3834  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_13/clock_0                                           macrocell89      9272   9272  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_11/main_3
Capture Clock  : HI_11/clock_0
Path slack     : 3834p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       9272
+ Cycle adjust (HI_9/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19651

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15816
-------------------------------------   ----- 
End-of-path arrival time (ps)           15816
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell92      0   8991   COMP  RISE       1
HI_11/main_3  macrocell91   6825  15816   3834  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_11/clock_0                                           macrocell91      9272   9272  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_1/main_2
Capture Clock  : HI_1/clock_0
Path slack     : 3898p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10397
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20775

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       7605
-------------------------------------   ---- 
End-of-path arrival time (ps)           16877
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_0/clock_0                                            macrocell101     9272   9272  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_0/q       macrocell101   1250  10522  -11958  RISE       1
HI_1/main_2  macrocell100   6355  16877    3898  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11939/q
Path End       : \CAPT_HIGH:sts:sts_reg\/clk_en
Capture Clock  : \CAPT_HIGH:sts:sts_reg\/clock
Path slack     : 3911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7878
-------------------------------------   ---- 
End-of-path arrival time (ps)           7878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_11939/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_11939/q                     macrocell78   1250   1250   2991  RISE       1
\CAPT_HIGH:sts:sts_reg\/clk_en  statuscell5   6628   7878   3911  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CAPT_HIGH:sts:sts_reg\/clock                               statuscell5         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 4075p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           10749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   3023  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell15   2594  10749   4075  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 4078p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           10745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:SyncCtl:CtrlReg\/clock                          controlcell9        0   6944  FALL       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:SyncCtl:CtrlReg\/control_0      controlcell9     1210   8154   3023  RISE       1
\Period:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell16   2590  10745   4078  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 4135p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3744
-------------------------------------   ---- 
End-of-path arrival time (ps)           10688
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell5        0   6944  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1210   8154   3064  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/cs_addr_2  datapathcell9   2534  10688   4135  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell9       0   6944  FALL       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 4139p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     14823

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:SyncCtl:CtrlReg\/clock                        controlcell5        0   6944  FALL       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1210   8154   3064  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/cs_addr_2  datapathcell8   2530  10684   4139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell8       0   6944  FALL       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_14/q
Path End       : HI_15/main_3
Capture Clock  : HI_15/clock_0
Path slack     : 4226p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       9908
-------------------------------------   ---- 
End-of-path arrival time (ps)           17649
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_14/clock_0                                           macrocell88      7741   7741  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_14/q       macrocell88   1250   8991  -8254  RISE       1
HI_15/main_3  macrocell87   8658  17649   4226  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_15/clock_0                                           macrocell87     11496  11496  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_5/q
Path End       : HI_7/main_3
Capture Clock  : HI_7/clock_0
Path slack     : 4257p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                       0
+ Clock path delay                      10588
+ Data path delay                        4806
-------------------------------------   ----- 
End-of-path arrival time (ps)           15394
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_5/clock_0                                            macrocell96     10588  10588  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_5/q       macrocell96   1250  11838  -11348  RISE       1
HI_7/main_3  macrocell94   3556  15394    4257  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_7/clock_0                                            macrocell94      9272   9272  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_3/main_1
Capture Clock  : HI_3/clock_0
Path slack     : 4290p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                       0
+ Clock path delay                      11496
+ Data path delay                        6088
-------------------------------------   ----- 
End-of-path arrival time (ps)           17585
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_3/clock_0                                            macrocell98     11496  11496  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_3/q       macrocell98   1250  12746  -13139  RISE       1
HI_3/main_1  macrocell98   4838  17585    4290  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_3/clock_0                                            macrocell98     11496  11496  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_8/ap_0
Capture Clock  : cydff_8/clock_0
Path slack     : 4300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9589
-------------------------------------   ---- 
End-of-path arrival time (ps)           9589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name      model name   delay     AT   slack  edge  Fanout
------------  -----------  -----  -----  ------  ----  ------
Net_10511/q   macrocell44   1250   1250  -11314  RISE       1
cydff_8/ap_0  macrocell47   8339   9589    4300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell47         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_10749/ap_0
Capture Clock  : Net_10749/clock_0
Path slack     : 4300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9589
-------------------------------------   ---- 
End-of-path arrival time (ps)           9589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_10511/q     macrocell44   1250   1250  -11314  RISE       1
Net_10749/ap_0  macrocell48   8339   9589    4300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_13/q
Path End       : HI_15/main_4
Capture Clock  : HI_15/clock_0
Path slack     : 4476p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       8127
-------------------------------------   ---- 
End-of-path arrival time (ps)           17399
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_13/clock_0                                           macrocell89      9272   9272  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_13/q       macrocell89   1250  10522  -8004  RISE       1
HI_15/main_4  macrocell87   6877  17399   4476  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_15/clock_0                                           macrocell87     11496  11496  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : HI_15/main_5
Capture Clock  : HI_15/clock_0
Path slack     : 4481p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                       0
+ Clock path delay                      11496
+ Data path delay                        5898
-------------------------------------   ----- 
End-of-path arrival time (ps)           17394
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_12/clock_0                                           macrocell90     11496  11496  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_12/q       macrocell90   1250  12746  -7999  RISE       1
HI_15/main_5  macrocell87   4648  17394   4481  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_15/clock_0                                           macrocell87     11496  11496  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_12/q
Path End       : HI_12/main_2
Capture Clock  : HI_12/clock_0
Path slack     : 4481p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                       0
+ Clock path delay                      11496
+ Data path delay                        5898
-------------------------------------   ----- 
End-of-path arrival time (ps)           17394
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_12/clock_0                                           macrocell90     11496  11496  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_12/q       macrocell90   1250  12746  -7999  RISE       1
HI_12/main_2  macrocell90   4648  17394   4481  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_12/clock_0                                           macrocell90     11496  11496  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_10/clk_en
Capture Clock  : HI_10/clock_0
Path slack     : 4513p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8660
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20449

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       8194
-------------------------------------   ---- 
End-of-path arrival time (ps)           15936
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
cydff_9/q     macrocell49   1250   8991  -1208  RISE       1
HI_10/clk_en  macrocell79   6944  15936   4513  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_18/clk_en
Capture Clock  : HI_18/clock_0
Path slack     : 4513p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8660
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20449

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       8194
-------------------------------------   ---- 
End-of-path arrival time (ps)           15936
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
cydff_9/q     macrocell49   1250   8991  -1208  RISE       1
HI_18/clk_en  macrocell84   6944  15936   4513  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_16/clk_en
Capture Clock  : HI_16/clock_0
Path slack     : 4513p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8660
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20449

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       8194
-------------------------------------   ---- 
End-of-path arrival time (ps)           15936
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
cydff_9/q     macrocell49   1250   8991  -1208  RISE       1
HI_16/clk_en  macrocell86   6944  15936   4513  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_16/clock_0                                           macrocell86      8660   8660  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_14/clk_en
Capture Clock  : HI_14/clock_0
Path slack     : 4521p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19530

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           15009
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
cydff_9/q     macrocell49   1250   8991  -1208  RISE       1
HI_14/clk_en  macrocell88   6018  15009   4521  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_14/clock_0                                           macrocell88      7741   7741  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_9/clk_en
Capture Clock  : HI_9/clock_0
Path slack     : 4521p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19530

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           15009
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
cydff_9/q    macrocell49   1250   8991  -1208  RISE       1
HI_9/clk_en  macrocell92   6018  15009   4521  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_9/clock_0                                            macrocell92      7741   7741  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_8/clk_en
Capture Clock  : HI_8/clock_0
Path slack     : 4521p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19530

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       7268
-------------------------------------   ---- 
End-of-path arrival time (ps)           15009
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
cydff_9/q    macrocell49   1250   8991  -1208  RISE       1
HI_8/clk_en  macrocell93   6018  15009   4521  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_8/clock_0                                            macrocell93      7741   7741  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_11
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 4530p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -4023  RISE       1
\UART:BUART:rx_state_2\/main_11  macrocell63   4829   5849   4530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : HI_17/main_2
Capture Clock  : HI_17/clock_0
Path slack     : 4562p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                      0
+ Clock path delay                      8660
+ Data path delay                       6429
-------------------------------------   ---- 
End-of-path arrival time (ps)           15089
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_16/clock_0                                           macrocell86      8660   8660  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_16/q       macrocell86   1250   9910  -6593  RISE       1
HI_17/main_2  macrocell85   5179  15089   4562  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_17/clock_0                                           macrocell85      9272   9272  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_14/q
Path End       : HI_14/main_2
Capture Clock  : HI_14/clock_0
Path slack     : 4661p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  7741
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     18120

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           13459
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_14/clock_0                                           macrocell88      7741   7741  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_14/q       macrocell88   1250   8991  -8254  RISE       1
HI_14/main_2  macrocell88   4468  13459   4661  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_14/clock_0                                           macrocell88      7741   7741  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_17/q
Path End       : HI_18/main_2
Capture Clock  : HI_18/clock_0
Path slack     : 4668p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8660
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19039

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       5099
-------------------------------------   ---- 
End-of-path arrival time (ps)           14371
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_17/clock_0                                           macrocell85      9272   9272  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_17/q       macrocell85   1250  10522  -6312  RISE       1
HI_18/main_2  macrocell84   3849  14371   4668  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_6/main_6
Capture Clock  : HI_6/clock_0
Path slack     : 4671p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                        5900
-------------------------------------   ----- 
End-of-path arrival time (ps)           16296
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_1/q       macrocell100   1250  11647  -13176  RISE       1
HI_6/main_6  macrocell95    4650  16296    4671  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_6/clock_0                                            macrocell95     10588  10588  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_5/main_5
Capture Clock  : HI_5/clock_0
Path slack     : 4671p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                        5900
-------------------------------------   ----- 
End-of-path arrival time (ps)           16296
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_1/q       macrocell100   1250  11647  -13176  RISE       1
HI_5/main_5  macrocell96    4650  16296    4671  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_5/clock_0                                            macrocell96     10588  10588  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_6/main_4
Capture Clock  : HI_6/clock_0
Path slack     : 4708p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                       0
+ Clock path delay                      11496
+ Data path delay                        4763
-------------------------------------   ----- 
End-of-path arrival time (ps)           16260
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_3/clock_0                                            macrocell98     11496  11496  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_3/q       macrocell98   1250  12746  -13139  RISE       1
HI_6/main_4  macrocell95   3513  16260    4708  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_6/clock_0                                            macrocell95     10588  10588  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_3/q
Path End       : HI_5/main_3
Capture Clock  : HI_5/clock_0
Path slack     : 4708p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                       0
+ Clock path delay                      11496
+ Data path delay                        4763
-------------------------------------   ----- 
End-of-path arrival time (ps)           16260
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_3/clock_0                                            macrocell98     11496  11496  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_3/q       macrocell98   1250  12746  -13139  RISE       1
HI_5/main_3  macrocell96   3513  16260    4708  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_5/clock_0                                            macrocell96     10588  10588  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_9/q
Path End       : HI_10/main_2
Capture Clock  : HI_10/clock_0
Path slack     : 4793p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       8660
+ Cycle adjust (HI_9/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14246
-------------------------------------   ----- 
End-of-path arrival time (ps)           14246
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_9/q        macrocell92      0   8991   COMP  RISE       1
HI_10/main_2  macrocell79   5254  14246   4793  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_13/q
Path End       : HI_13/main_2
Capture Clock  : HI_13/clock_0
Path slack     : 4887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           14764
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_13/clock_0                                           macrocell89      9272   9272  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_13/q       macrocell89   1250  10522  -8004  RISE       1
HI_13/main_2  macrocell89   4242  14764   4887  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_13/clock_0                                           macrocell89      9272   9272  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_15/q
Path End       : HI_15/main_2
Capture Clock  : HI_15/clock_0
Path slack     : 4946p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                       0
+ Clock path delay                      11496
+ Data path delay                        5433
-------------------------------------   ----- 
End-of-path arrival time (ps)           16930
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_15/clock_0                                           macrocell87     11496  11496  RISE       1

Data path
pin name      model name   delay     AT   slack  edge  Fanout
------------  -----------  -----  -----  ------  ----  ------
HI_15/q       macrocell87   1250  12746  -12849  RISE       1
HI_15/main_2  macrocell87   4183  16930    4946  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_15/clock_0                                           macrocell87     11496  11496  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 5089p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5290
-------------------------------------   ---- 
End-of-path arrival time (ps)           5290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out             synccell      1020   1020  -4023  RISE       1
\UART:BUART:rx_last\/main_0  macrocell72   4270   5290   5089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell72         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \BitCounterEnc:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 5160p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   2300   2300   2496  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/main_0      macrocell40     2919   5219   5160  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:overflow_reg_i\/clock_0           macrocell40         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : cydff_5/ap_0
Capture Clock  : cydff_5/clock_0
Path slack     : 5175p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8714
-------------------------------------   ---- 
End-of-path arrival time (ps)           8714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name      model name   delay     AT   slack  edge  Fanout
------------  -----------  -----  -----  ------  ----  ------
Net_10511/q   macrocell44   1250   1250  -11314  RISE       1
cydff_5/ap_0  macrocell45   7464   8714    5175  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell45         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10511/q
Path End       : Net_1037/ap_0
Capture Clock  : Net_1037/clock_0
Path slack     : 5175p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8714
-------------------------------------   ---- 
End-of-path arrival time (ps)           8714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10511/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_10511/q    macrocell44   1250   1250  -11314  RISE       1
Net_1037/ap_0  macrocell46   7464   8714    5175  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11939/q
Path End       : Net_11939/main_2
Capture Clock  : Net_11939/clock_0
Path slack     : 5319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_11939/clock_0                                           macrocell78         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_11939/q       macrocell78   1250   1250   2991  RISE       1
Net_11939/main_2  macrocell78   3810   5060   5319  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_11939/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:prevCompare\/q
Path End       : \TransmitShiftReg:bSR:load_reg\/main_1
Capture Clock  : \TransmitShiftReg:bSR:load_reg\/clock_0
Path slack     : 5356p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:prevCompare\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:prevCompare\/q  macrocell42   1250   1250  -6510  RISE       1
\TransmitShiftReg:bSR:load_reg\/main_1    macrocell37   3773   5023   5356  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:load_reg\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[1]:sample\/q
Path End       : My_wire_1/main_3
Capture Clock  : My_wire_1/clock_0
Path slack     : 5487p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[1]:sample\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[1]:sample\/q  macrocell33   1250   1250   5487  RISE       1
My_wire_1/main_3                      macrocell34   3642   4892   5487  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:sample\/q
Path End       : My_wire_0/main_3
Capture Clock  : My_wire_0/clock_0
Path slack     : 5507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:sample\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[0]:sample\/q  macrocell31   1250   1250   5507  RISE       1
My_wire_0/main_3                      macrocell32   3622   4872   5507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 5520p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -4023  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell66   3839   4859   5520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 5520p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell      1020   1020  -4023  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell67   3839   4859   5520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : HI_7/main_4
Capture Clock  : HI_7/clock_0
Path slack     : 5633p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           14018
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_4/clock_0                                            macrocell97      9272   9272  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_4/q       macrocell97   1250  10522  -11801  RISE       1
HI_7/main_4  macrocell94   3496  14018    5633  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_7/clock_0                                            macrocell94      9272   9272  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : HI_4/main_1
Capture Clock  : HI_4/clock_0
Path slack     : 5633p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           14018
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_4/clock_0                                            macrocell97      9272   9272  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_4/q       macrocell97   1250  10522  -11801  RISE       1
HI_4/main_1  macrocell97   3496  14018    5633  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_4/clock_0                                            macrocell97      9272   9272  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_0/q
Path End       : My_wire_0/main_4
Capture Clock  : My_wire_0/clock_0
Path slack     : 5753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell32         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_0/q       macrocell32   1250   1250   5753  RISE       1
My_wire_0/main_4  macrocell32   3376   4626   5753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_3/main_4
Capture Clock  : HI_3/clock_0
Path slack     : 5882p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       6721
-------------------------------------   ---- 
End-of-path arrival time (ps)           15993
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_0/clock_0                                            macrocell101     9272   9272  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_0/q       macrocell101   1250  10522  -11958  RISE       1
HI_3/main_4  macrocell98    5471  15993    5882  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_3/clock_0                                            macrocell98     11496  11496  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_6/main_7
Capture Clock  : HI_6/clock_0
Path slack     : 5889p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           15079
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_0/clock_0                                            macrocell101     9272   9272  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_0/q       macrocell101   1250  10522  -11958  RISE       1
HI_6/main_7  macrocell95    4557  15079    5889  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_6/clock_0                                            macrocell95     10588  10588  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_0/q
Path End       : HI_5/main_6
Capture Clock  : HI_5/clock_0
Path slack     : 5889p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           15079
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_0/clock_0                                            macrocell101     9272   9272  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_0/q       macrocell101   1250  10522  -11958  RISE       1
HI_5/main_6  macrocell96    4557  15079    5889  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_5/clock_0                                            macrocell96     10588  10588  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_6/q
Path End       : HI_6/main_1
Capture Clock  : HI_6/clock_0
Path slack     : 5929p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                       0
+ Clock path delay                      10588
+ Data path delay                        4449
-------------------------------------   ----- 
End-of-path arrival time (ps)           15038
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_6/clock_0                                            macrocell95     10588  10588  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_6/q       macrocell95   1250  11838  -11917  RISE       1
HI_6/main_1  macrocell95   3199  15038    5929  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_6/clock_0                                            macrocell95     10588  10588  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_7/main_6
Capture Clock  : HI_7/clock_0
Path slack     : 6025p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           13626
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_2/clock_0                                            macrocell99      9272   9272  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_2/q       macrocell99   1250  10522  -11281  RISE       1
HI_7/main_6  macrocell94   3104  13626    6025  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_7/clock_0                                            macrocell94      9272   9272  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_4/main_3
Capture Clock  : HI_4/clock_0
Path slack     : 6025p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           13626
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_2/clock_0                                            macrocell99      9272   9272  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_2/q       macrocell99   1250  10522  -11281  RISE       1
HI_4/main_3  macrocell97   3104  13626    6025  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_4/clock_0                                            macrocell97      9272   9272  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_2/main_1
Capture Clock  : HI_2/clock_0
Path slack     : 6025p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           13626
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_2/clock_0                                            macrocell99      9272   9272  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_2/q       macrocell99   1250  10522  -11281  RISE       1
HI_2/main_1  macrocell99   3104  13626    6025  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_2/clock_0                                            macrocell99      9272   9272  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : HI_6/main_3
Capture Clock  : HI_6/clock_0
Path slack     : 6046p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           14922
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_4/clock_0                                            macrocell97      9272   9272  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_4/q       macrocell97   1250  10522  -11801  RISE       1
HI_6/main_3  macrocell95   4400  14922    6046  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_6/clock_0                                            macrocell95     10588  10588  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_4/q
Path End       : HI_5/main_2
Capture Clock  : HI_5/clock_0
Path slack     : 6046p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           14922
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_4/clock_0                                            macrocell97      9272   9272  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_4/q       macrocell97   1250  10522  -11801  RISE       1
HI_5/main_2  macrocell96   4400  14922    6046  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_5/clock_0                                            macrocell96     10588  10588  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FrameAllow:Sync:ctrl_reg\/control_0
Path End       : preouts_2/main_0
Capture Clock  : preouts_2/clock_0
Path slack     : 6085p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4294
-------------------------------------   ---- 
End-of-path arrival time (ps)           4294
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\FrameAllow:Sync:ctrl_reg\/busclk                           controlcell1        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\FrameAllow:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6085  RISE       1
preouts_2/main_0                      macrocell38    2244   4294   6085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_1/main_2
Capture Clock  : My_wire_1/clock_0
Path slack     : 6315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell38   1250   1250   2233  RISE       1
My_wire_1/main_2  macrocell34   2814   4064   6315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : preouts_2/q
Path End       : My_wire_0/main_2
Capture Clock  : My_wire_0/clock_0
Path slack     : 6320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
preouts_2/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
preouts_2/q       macrocell38   1250   1250   2233  RISE       1
My_wire_0/main_2  macrocell32   2809   4059   6320  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_0/clock_0                                           macrocell32         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_15/main_6
Capture Clock  : HI_15/clock_0
Path slack     : 6397p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           15478
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_11/clock_0                                           macrocell91      9272   9272  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell91   1250  10522  -6083  RISE       1
HI_15/main_6  macrocell87   4956  15478   6397  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_15/clock_0                                           macrocell87     11496  11496  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_12/main_3
Capture Clock  : HI_12/clock_0
Path slack     : 6397p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           15478
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_11/clock_0                                           macrocell91      9272   9272  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell91   1250  10522  -6083  RISE       1
HI_12/main_3  macrocell90   4956  15478   6397  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_12/clock_0                                           macrocell90     11496  11496  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_5/q
Path End       : HI_6/main_2
Capture Clock  : HI_6/clock_0
Path slack     : 6499p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                       0
+ Clock path delay                      10588
+ Data path delay                        3880
-------------------------------------   ----- 
End-of-path arrival time (ps)           14469
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_5/clock_0                                            macrocell96     10588  10588  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_5/q       macrocell96   1250  11838  -11348  RISE       1
HI_6/main_2  macrocell95   2630  14469    6499  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_6/clock_0                                            macrocell95     10588  10588  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_5/q
Path End       : HI_5/main_1
Capture Clock  : HI_5/clock_0
Path slack     : 6499p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                       0
+ Clock path delay                      10588
+ Data path delay                        3880
-------------------------------------   ----- 
End-of-path arrival time (ps)           14469
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_5/clock_0                                            macrocell96     10588  10588  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_5/q       macrocell96   1250  11838  -11348  RISE       1
HI_5/main_1  macrocell96   2630  14469    6499  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_5/clock_0                                            macrocell96     10588  10588  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_5/main_0
Capture Clock  : cydff_5/clock_0
Path slack     : 6499p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell46         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell46   1250   1250   6499  RISE       1
cydff_5/main_0  macrocell45   2630   3880   6499  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell45         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : Net_1037/main_1
Capture Clock  : Net_1037/clock_0
Path slack     : 6499p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell46         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1037/q       macrocell46   1250   1250   6499  RISE       1
Net_1037/main_1  macrocell46   2630   3880   6499  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_10/q
Path End       : HI_10/main_0
Capture Clock  : HI_10/clock_0
Path slack     : 6510p

Capture Clock Arrival Time                                   0
+ Clock path delay                                        8660
+ Cycle adjust (HI_10/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12528
-------------------------------------   ----- 
End-of-path arrival time (ps)           12528
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_10/q       macrocell79      0   9910   COMP  RISE       1
HI_10/main_0  macrocell79   2618  12528   6510  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_14/main_7
Capture Clock  : HI_14/clock_0
Path slack     : 6512p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       7741
+ Cycle adjust (HI_8/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          18120

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11608
-------------------------------------   ----- 
End-of-path arrival time (ps)           11608
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell93      0   8991   COMP  RISE       1
HI_14/main_7  macrocell88   2617  11608   6512  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_14/clock_0                                           macrocell88      7741   7741  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_9/main_2
Capture Clock  : HI_9/clock_0
Path slack     : 6512p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       7741
+ Cycle adjust (HI_8/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          18120

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11608
-------------------------------------   ----- 
End-of-path arrival time (ps)           11608
 
Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_8/q       macrocell93      0   8991   COMP  RISE       1
HI_9/main_2  macrocell92   2617  11608   6512  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_9/clock_0                                            macrocell92      7741   7741  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_8/main_1
Capture Clock  : HI_8/clock_0
Path slack     : 6512p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       7741
+ Cycle adjust (HI_8/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          18120

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11608
-------------------------------------   ----- 
End-of-path arrival time (ps)           11608
 
Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_8/q       macrocell93      0   8991   COMP  RISE       1
HI_8/main_1  macrocell93   2617  11608   6512  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_8/clock_0                                            macrocell93      7741   7741  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_3/main_2
Capture Clock  : HI_3/clock_0
Path slack     : 6558p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           15317
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_2/clock_0                                            macrocell99      9272   9272  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_2/q       macrocell99   1250  10522  -11281  RISE       1
HI_3/main_2  macrocell98   4795  15317    6558  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_3/clock_0                                            macrocell98     11496  11496  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_6/main_5
Capture Clock  : HI_6/clock_0
Path slack     : 6566p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           14402
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_2/clock_0                                            macrocell99      9272   9272  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_2/q       macrocell99   1250  10522  -11281  RISE       1
HI_6/main_5  macrocell95   3880  14402    6566  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_6/clock_0                                            macrocell95     10588  10588  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_2/q
Path End       : HI_5/main_4
Capture Clock  : HI_5/clock_0
Path slack     : 6566p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10588
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20967

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           14402
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_2/clock_0                                            macrocell99      9272   9272  RISE       1

Data path
pin name     model name   delay     AT   slack  edge  Fanout
-----------  -----------  -----  -----  ------  ----  ------
HI_2/q       macrocell99   1250  10522  -11281  RISE       1
HI_5/main_4  macrocell96   3880  14402    6566  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_5/clock_0                                            macrocell96     10588  10588  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_1/q
Path End       : My_wire_1/main_4
Capture Clock  : My_wire_1/clock_0
Path slack     : 6606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_1/q       macrocell34   1250   1250   6606  RISE       1
My_wire_1/main_4  macrocell34   2523   3773   6606  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_1/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_686/main_0
Capture Clock  : Net_686/clock_0
Path slack     : 6606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell75         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell75   1250   1250   6606  RISE       1
Net_686/main_0  macrocell75   2523   3773   6606  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell75         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : Net_10946/main_0
Capture Clock  : Net_10946/clock_0
Path slack     : 6606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_686/q         macrocell75   1250   1250   6606  RISE       1
Net_10946/main_0  macrocell76   2523   3773   6606  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10946/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_19/q
Path End       : HI_19/main_1
Capture Clock  : HI_19/clock_0
Path slack     : 6609p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10397
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20775

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                        3770
-------------------------------------   ----- 
End-of-path arrival time (ps)           14167
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1

Data path
pin name      model name   delay     AT   slack  edge  Fanout
------------  -----------  -----  -----  ------  ----  ------
HI_19/q       macrocell83   1250  11647  -13280  RISE       1
HI_19/main_1  macrocell83   2520  14167    6609  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_19/clock_0                                           macrocell83     10397  10397  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_1/main_1
Capture Clock  : HI_1/clock_0
Path slack     : 6612p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 10397
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     20775

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                        3767
-------------------------------------   ----- 
End-of-path arrival time (ps)           14164
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_1/q       macrocell100   1250  11647  -13176  RISE       1
HI_1/main_1  macrocell100   2517  14164    6612  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_10/main_3
Capture Clock  : HI_10/clock_0
Path slack     : 6659p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       8660
+ Cycle adjust (HI_8/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12380
-------------------------------------   ----- 
End-of-path arrival time (ps)           12380
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell93      0   8991   COMP  RISE       1
HI_10/main_3  macrocell79   3388  12380   6659  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_10/clock_0                                           macrocell79      8660   8660  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_1/q
Path End       : HI_3/main_3
Capture Clock  : HI_3/clock_0
Path slack     : 6796p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                 11496
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21875

Launch Clock Arrival Time                       0
+ Clock path delay                      10397
+ Data path delay                        4682
-------------------------------------   ----- 
End-of-path arrival time (ps)           15079
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_1/clock_0                                            macrocell100    10397  10397  RISE       1

Data path
pin name     model name    delay     AT   slack  edge  Fanout
-----------  ------------  -----  -----  ------  ----  ------
HI_1/q       macrocell100   1250  11647  -13176  RISE       1
HI_3/main_3  macrocell98    3432  15079    6796  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_3/clock_0                                            macrocell98     11496  11496  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_17/clk_en
Capture Clock  : HI_17/clock_0
Path slack     : 6808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21061

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           14253
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
cydff_9/q     macrocell49   1250   8991  -1208  RISE       1
HI_17/clk_en  macrocell85   5261  14253   6808  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_17/clock_0                                           macrocell85      9272   9272  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_13/clk_en
Capture Clock  : HI_13/clock_0
Path slack     : 6808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21061

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           14253
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
cydff_9/q     macrocell49   1250   8991  -1208  RISE       1
HI_13/clk_en  macrocell89   5261  14253   6808  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_13/clock_0                                           macrocell89      9272   9272  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_11/clk_en
Capture Clock  : HI_11/clock_0
Path slack     : 6808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21061

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           14253
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
cydff_9/q     macrocell49   1250   8991  -1208  RISE       1
HI_11/clk_en  macrocell91   5261  14253   6808  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_11/clock_0                                           macrocell91      9272   9272  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_7/clk_en
Capture Clock  : HI_7/clock_0
Path slack     : 6808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21061

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           14253
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
cydff_9/q    macrocell49   1250   8991  -1208  RISE       1
HI_7/clk_en  macrocell94   5261  14253   6808  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_7/clock_0                                            macrocell94      9272   9272  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_4/clk_en
Capture Clock  : HI_4/clock_0
Path slack     : 6808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21061

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           14253
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
cydff_9/q    macrocell49   1250   8991  -1208  RISE       1
HI_4/clk_en  macrocell97   5261  14253   6808  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_4/clock_0                                            macrocell97      9272   9272  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_2/clk_en
Capture Clock  : HI_2/clock_0
Path slack     : 6808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21061

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           14253
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
cydff_9/q    macrocell49   1250   8991  -1208  RISE       1
HI_2/clk_en  macrocell99   5261  14253   6808  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_2/clock_0                                            macrocell99      9272   9272  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_9/q
Path End       : HI_0/clk_en
Capture Clock  : HI_0/clock_0
Path slack     : 6808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     21061

Launch Clock Arrival Time                      0
+ Clock path delay                      7741
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           14253
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1

Data path
pin name     model name    delay     AT  slack  edge  Fanout
-----------  ------------  -----  -----  -----  ----  ------
cydff_9/q    macrocell49    1250   8991  -1208  RISE       1
HI_0/clk_en  macrocell101   5261  14253   6808  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_0/clock_0                                            macrocell101     9272   9272  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_13/main_4
Capture Clock  : HI_13/clock_0
Path slack     : 6819p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           12832
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_11/clock_0                                           macrocell91      9272   9272  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell91   1250  10522  -6083  RISE       1
HI_13/main_4  macrocell89   2310  12832   6819  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_13/clock_0                                           macrocell89      9272   9272  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_11/q
Path End       : HI_11/main_2
Capture Clock  : HI_11/clock_0
Path slack     : 6819p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  9272
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19651

Launch Clock Arrival Time                      0
+ Clock path delay                      9272
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           12832
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_11/clock_0                                           macrocell91      9272   9272  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_11/q       macrocell91   1250  10522  -6083  RISE       1
HI_11/main_2  macrocell91   2310  12832   6819  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_11/clock_0                                           macrocell91      9272   9272  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:sample\/q
Path End       : Net_11939/main_1
Capture Clock  : Net_11939/clock_0
Path slack     : 6825p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:sample\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk1[0]:sample\/q  macrocell77   1250   1250   6825  RISE       1
Net_11939/main_1                      macrocell78   2304   3554   6825  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_11939/clock_0                                           macrocell78         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_5/q
Path End       : Net_1037/main_0
Capture Clock  : Net_1037/clock_0
Path slack     : 6827p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_5/clock_0                                             macrocell45         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
cydff_5/q        macrocell45   1250   1250   6827  RISE       1
Net_1037/main_0  macrocell46   2302   3552   6827  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_7/q
Path End       : HI_7/main_1
Capture Clock  : HI_7/clock_0
Path slack     : 6830p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       9272
+ Cycle adjust (HI_7/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19651

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12821
-------------------------------------   ----- 
End-of-path arrival time (ps)           12821
 
Data path
pin name     model name   delay     AT  slack  edge  Fanout
-----------  -----------  -----  -----  -----  ----  ------
HI_7/q       macrocell94      0  10522   COMP  RISE       1
HI_7/main_1  macrocell94   2299  12821   6830  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_7/clock_0                                            macrocell94      9272   9272  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[2]:sample\/q
Path End       : My_wire_2/main_1
Capture Clock  : My_wire_2/clock_0
Path slack     : 6831p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[2]:sample\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\GlitchFilter_3:genblk1[2]:sample\/q  macrocell35   1250   1250   6831  RISE       1
My_wire_2/main_1                      macrocell36   2298   3548   6831  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : My_wire_2/q
Path End       : My_wire_2/main_2
Capture Clock  : My_wire_2/clock_0
Path slack     : 6834p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
My_wire_2/q       macrocell36   1250   1250   6834  RISE       1
My_wire_2/main_2  macrocell36   2295   3545   6834  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
My_wire_2/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : HI_18/main_3
Capture Clock  : HI_18/clock_0
Path slack     : 6838p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8660
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19039

Launch Clock Arrival Time                      0
+ Clock path delay                      8660
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           12201
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_16/clock_0                                           macrocell86      8660   8660  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_16/q       macrocell86   1250   9910  -6593  RISE       1
HI_18/main_3  macrocell84   2291  12201   6838  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_16/q
Path End       : HI_16/main_1
Capture Clock  : HI_16/clock_0
Path slack     : 6838p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8660
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19039

Launch Clock Arrival Time                      0
+ Clock path delay                      8660
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           12201
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_16/clock_0                                           macrocell86      8660   8660  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_16/q       macrocell86   1250   9910  -6593  RISE       1
HI_16/main_1  macrocell86   2291  12201   6838  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_16/clock_0                                           macrocell86      8660   8660  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_18/q
Path End       : HI_18/main_1
Capture Clock  : HI_18/clock_0
Path slack     : 6842p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                  8660
+ Cycle adjust (CyBUS_CLK(routed):R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     19039

Launch Clock Arrival Time                      0
+ Clock path delay                      8660
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           12197
 
Launch Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1

Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_18/q       macrocell84   1250   9910  -6592  RISE       1
HI_18/main_1  macrocell84   2287  12197   6842  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_18/clock_0                                           macrocell84      8660   8660  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 6924p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2290   2290   6924  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/status_1   statusicell2    4175   6465   6924  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_13/main_6
Capture Clock  : HI_13/clock_0
Path slack     : 7116p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       9272
+ Cycle adjust (HI_8/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19651

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12534
-------------------------------------   ----- 
End-of-path arrival time (ps)           12534
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell93      0   8991   COMP  RISE       1
HI_13/main_6  macrocell89   3543  12534   7116  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_13/clock_0                                           macrocell89      9272   9272  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_11/main_4
Capture Clock  : HI_11/clock_0
Path slack     : 7116p

Capture Clock Arrival Time                                  0
+ Clock path delay                                       9272
+ Cycle adjust (HI_8/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19651

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12534
-------------------------------------   ----- 
End-of-path arrival time (ps)           12534
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell93      0   8991   COMP  RISE       1
HI_11/main_4  macrocell91   3543  12534   7116  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_11/clock_0                                           macrocell91      9272   9272  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : cydff_8/clk_en
Capture Clock  : cydff_8/clock_0
Path slack     : 7188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                            macrocell46         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1037/q      macrocell46   1250   1250   6499  RISE       1
cydff_8/clk_en  macrocell47   3351   4601   7188  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell47         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_15/main_8
Capture Clock  : HI_15/clock_0
Path slack     : 7328p

Capture Clock Arrival Time                                  0
+ Clock path delay                                      11496
+ Cycle adjust (HI_8/q:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          21875

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14547
-------------------------------------   ----- 
End-of-path arrival time (ps)           14547
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell93      0   8991   COMP  RISE       1
HI_15/main_8  macrocell87   5556  14547   7328  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_15/clock_0                                           macrocell87     11496  11496  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HI_8/q
Path End       : HI_12/main_5
Capture Clock  : HI_12/clock_0
Path slack     : 7328p

Capture Clock Arrival Time                                  0
+ Clock path delay                                      11496
+ Cycle adjust (HI_8/q:F#1 vs. CyBUS_CLK(routed):R#3)   27778
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          35764

Launch Clock Arrival Time                   13889
+ Clock path delay                          0
+ Data path delay                       14547
-------------------------------------   ----- 
End-of-path arrival time (ps)           28436
 
Data path
pin name      model name   delay     AT  slack  edge  Fanout
------------  -----------  -----  -----  -----  ----  ------
HI_8/q        macrocell93      0  22880   COMP  FALL       1
HI_12/main_5  macrocell90   5556  28436   7328  FALL       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
HI_12/clock_0                                           macrocell90     11496  11496  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u3\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 8209p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/clock                    datapathcell9       0   6944  FALL       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u3\/sor  datapathcell9   2480   9424   8209  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/sil  datapathcell8      0   9424   8209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell8       0   6944  FALL       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u3\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u2\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 8209p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u3\/clock                      datapathcell16      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u3\/sor  datapathcell16   2480   9424   8209  RISE       1
\Period:bSR:sC32:BShiftRegDp:u2\/sil  datapathcell15      0   9424   8209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_8/q
Path End       : Net_10749/clk_en
Capture Clock  : Net_10749/clock_0
Path slack     : 8263p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11789

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3526
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cydff_8/clock_0                                             macrocell47         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cydff_8/q         macrocell47   1250   1250   8263  RISE       1
Net_10749/clk_en  macrocell48   2276   3526   8263  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10749/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : cydff_14/ar_0
Capture Clock  : cydff_14/clock_0
Path slack     : 9742p

Capture Clock Arrival Time                             5000
+ Clock path delay                                    14283
+ Cycle adjust (CyBUS_CLK:R#15 vs. PPS(0)_PAD:F#20)   -4444
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        14838

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell10       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell10   2050   2050   9742  RISE       1
cydff_14/ar_0                              macrocell81     3046   5096   9742  RISE       1

Capture Clock Path
pin name                                           model name                    delay     AT  edge  Fanout
-------------------------------------------------  ----------------------------  -----  -----  ----  ------
PPS(0)_PAD:in                                      \Manchester encoder-decoder\      0   5000  FALL       1
PPS(0)/pad_in                                      iocell26                          0   5000  FALL       1
PPS(0)/fb                                          iocell26                       7563  12563  FALL       1
cydff_14/clock_0                                   macrocell81                    6720  19283  FALL       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell7       0   6944  FALL       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/sor  datapathcell7    520   7464  10169  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/sil  datapathcell6      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u0\/clock                    datapathcell6       0   6944  FALL       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SigmaReg:bSR:sC32:BShiftRegDp:u2\/sor
Path End       : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/sil
Capture Clock  : \SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/clock                    datapathcell8       0   6944  FALL       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SigmaReg:bSR:sC32:BShiftRegDp:u2\/sor  datapathcell8    520   7464  10169  RISE       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/sil  datapathcell7      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\SigmaReg:bSR:sC32:BShiftRegDp:u1\/clock                    datapathcell7       0   6944  FALL       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u1\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u0\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u0\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u1\/sor  datapathcell14    520   7464  10169  RISE       1
\Period:bSR:sC32:BShiftRegDp:u0\/sil  datapathcell13      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u0\/clock                      datapathcell13      0   6944  FALL       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Period:bSR:sC32:BShiftRegDp:u2\/sor
Path End       : \Period:bSR:sC32:BShiftRegDp:u1\/sil
Capture Clock  : \Period:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10169p

Capture Clock Arrival Time                          6944
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:F#1 vs. CyBUS_CLK:F#2)   13889
- Setup time                                       -3200
------------------------------------------------   ----- 
End-of-path required time (ps)                     17633

Launch Clock Arrival Time                   6944
+ Clock path delay                         0
+ Data path delay                        520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u2\/clock                      datapathcell15      0   6944  FALL       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\Period:bSR:sC32:BShiftRegDp:u2\/sor  datapathcell15    520   7464  10169  RISE       1
\Period:bSR:sC32:BShiftRegDp:u1\/sil  datapathcell14      0   7464  10169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0   6944  FALL       1
\Period:bSR:sC32:BShiftRegDp:u1\/clock                      datapathcell14      0   6944  FALL       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\/sol_msb  datapathcell1    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sir      datapathcell2      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\/sol_msb  datapathcell2    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sir      datapathcell3      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb
Path End       : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir
Capture Clock  : \TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock
Path slack     : 10349p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13889
- Setup time                                       -3020
------------------------------------------------   ----- 
End-of-path required time (ps)                     10869

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       520
-------------------------------------   --- 
End-of-path arrival time (ps)           520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\/sol_msb  datapathcell3    520    520  10349  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/sir      datapathcell4      0    520  10349  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_686/q
Path End       : cydff_9/main_0
Capture Clock  : cydff_9/clock_0
Path slack     : 11331p

Capture Clock Arrival Time                                     0
+ Clock path delay                                          7741
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18120

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6789
-------------------------------------   ---- 
End-of-path arrival time (ps)           6789
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_686/clock_0                                             macrocell75         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_686/q       macrocell75   1250   1250  11331  RISE       1
cydff_9/main_0  macrocell49   5539   6789  11331  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
cydff_9/clock_0                                         macrocell49      7741   7741  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Period:Sync:ctrl_reg\/control_0
Path End       : cydff_10/main_0
Capture Clock  : cydff_10/clock_0
Path slack     : 13059p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     7056
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Boundary32bit:CounterHW\/tc:R#2)   13889
- Setup time                                                          -3510
-------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                        17434

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Period:Sync:ctrl_reg\/busclk                       controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Period:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  13059  RISE       1
cydff_10/main_0                           macrocell39    2325   4375  13059  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb_ff                                         clockblockcell      0      0  RISE       1
\Boundary32bit:CounterHW\/clock                                   timercell           0      0  RISE       1
\Boundary32bit:CounterHW\/tc                                      timercell        1000   1000  
\Boundary32bit:CounterHW\/tc (TOTAL_ADJUSTMENTS)                  timercell           0   1000  RISE       1
--\Boundary32bit:CounterHW\/tc (Clock Phase Adjustment Delay)     timercell           0    N/A  
cydff_10/clock_0                                                  macrocell39      6056   7056  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Capture:Sync:ctrl_reg\/control_0
Path End       : Net_12175/ar_0
Capture Clock  : Net_12175/clock_0
Path slack     : 15850p

Capture Clock Arrival Time                                     0
+ Clock path delay                                          7057
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK(routed):R#2)   13889
- Recovery time                                                0
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             20945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Capture:Sync:ctrl_reg\/busclk                      controlcell10       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Capture:Sync:ctrl_reg\/control_0  controlcell10   2050   2050  15850  RISE       1
Net_12175/ar_0                             macrocell82     3046   5096  15850  RISE       1

Capture Clock Path
pin name                                                model name      delay     AT  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus                                      clockblockcell      0      0  RISE       1
Net_12175/clock_0                                       macrocell82      7057   7057  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \StartTransmit:Sync:ctrl_reg\/control_0
Path End       : Net_10457/ar_0
Capture Clock  : Net_10457/clock_0
Path slack     : 20898p

Capture Clock Arrival Time                                                          0
+ Clock path delay                                                              11985
+ Cycle adjust (CyBUS_CLK:R#2 vs. \Control_FREQ:Sync:ctrl_reg\/control_1:R#2)   13889
- Recovery time                                                                     0
-----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                  25874

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\StartTransmit:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\StartTransmit:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  20898  RISE       1
Net_10457/ar_0                           macrocell74    2925   4975  20898  RISE       1

Capture Clock Path
pin name                                                                    model name      delay     AT  edge  Fanout
--------------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                                      clockblockcell      0      0  RISE       1
\Control_FREQ:Sync:ctrl_reg\/busclk                                         controlcell11       0      0  RISE       1
\Control_FREQ:Sync:ctrl_reg\/control_1                                      controlcell11     620    620  
\Control_FREQ:Sync:ctrl_reg\/control_1 (TOTAL_ADJUSTMENTS)                  controlcell11       0    620  RISE       1
--\Control_FREQ:Sync:ctrl_reg\/control_1 (Clock Phase Adjustment Delay)     controlcell11       0    N/A  
StartOfFrame/main_4                                                         macrocell23      2319   2939  RISE       1
StartOfFrame/q                                                              macrocell23      3350   6289  RISE       1
Net_10457/clock_0                                                           macrocell74      5696  11985  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 12998492p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13022418

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23926
-------------------------------------   ----- 
End-of-path arrival time (ps)           23926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q            macrocell63   1250   1250  12998492  RISE       1
\UART:BUART:rx_counter_load\/main_3  macrocell11  10945  12195  12998492  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell11   3350  15545  12998492  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    8381  23926  12998492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13008835p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15433
-------------------------------------   ----- 
End-of-path arrival time (ps)           15433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell63   1250   1250  12998492  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell62  14183  15433  13008835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13008989p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021588

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12599
-------------------------------------   ----- 
End-of-path arrival time (ps)           12599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT     slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell11    190    190  13008989  RISE       1
\UART:BUART:counter_load_not\/main_2           macrocell8       6761   6951  13008989  RISE       1
\UART:BUART:counter_load_not\/q                macrocell8       3350  10301  13008989  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2298  12599  13008989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13009613p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14654
-------------------------------------   ----- 
End-of-path arrival time (ps)           14654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell53   1250   1250  13009613  RISE       1
\UART:BUART:txn_split\/main_4  macrocell41   7160   8410  13009613  RISE       1
\UART:BUART:txn_split\/q       macrocell41   3350  11760  13009613  RISE       1
\UART:BUART:txn\/main_4        macrocell51   2895  14654  13009613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell51         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13009744p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14524
-------------------------------------   ----- 
End-of-path arrival time (ps)           14524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell63   1250   1250  12998492  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell60  13274  14524  13009744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13011320p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10448
-------------------------------------   ----- 
End-of-path arrival time (ps)           10448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q                macrocell59      1250   1250  13002244  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   9198  10448  13011320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13011366p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10402
-------------------------------------   ----- 
End-of-path arrival time (ps)           10402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell60      1250   1250  13003199  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   9152  10402  13011366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 13011761p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15517
-------------------------------------   ----- 
End-of-path arrival time (ps)           15517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13008989  RISE       1
\UART:BUART:tx_status_0\/main_2              macrocell9       9080   9270  13011761  RISE       1
\UART:BUART:tx_status_0\/q                   macrocell9       3350  12620  13011761  RISE       1
\UART:BUART:sTX:TxSts\/status_0              statusicell4     2897  15517  13011761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13011802p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12465
-------------------------------------   ----- 
End-of-path arrival time (ps)           12465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell63   1250   1250  12998492  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell65  11215  12465  13011802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13011810p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15467
-------------------------------------   ----- 
End-of-path arrival time (ps)           15467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  13011810  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell13      3678   7258  13011810  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell13      3350  10608  13011810  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell5     4860  15467  13011810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_0
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13012278p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11990
-------------------------------------   ----- 
End-of-path arrival time (ps)           11990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13012278  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_0       macrocell56   10780  11990  13012278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13012541p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11727
-------------------------------------   ----- 
End-of-path arrival time (ps)           11727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q                macrocell62   1250   1250  13002828  RISE       1
\UART:BUART:rx_parity_error_pre\/main_6  macrocell71  10477  11727  13012541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13012562p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11705
-------------------------------------   ----- 
End-of-path arrival time (ps)           11705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell60   1250   1250  13003199  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell61  10455  11705  13012562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13012562p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11705
-------------------------------------   ----- 
End-of-path arrival time (ps)           11705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell60   1250   1250  13003199  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell63  10455  11705  13012562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_1
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13012706p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11561
-------------------------------------   ----- 
End-of-path arrival time (ps)           11561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13012706  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_1       macrocell56   10351  11561  13012706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_status_2\/main_2
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13012895p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11373
-------------------------------------   ----- 
End-of-path arrival time (ps)           11373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q        macrocell59   1250   1250  13002244  RISE       1
\UART:BUART:rx_status_2\/main_2  macrocell68  10123  11373  13012895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13012895p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11373
-------------------------------------   ----- 
End-of-path arrival time (ps)           11373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q          macrocell59   1250   1250  13002244  RISE       1
\UART:BUART:rx_parity_bit\/main_2  macrocell73  10123  11373  13012895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell73         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_2\/main_3
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13013234p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11034
-------------------------------------   ----- 
End-of-path arrival time (ps)           11034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell60   1250   1250  13003199  RISE       1
\UART:BUART:rx_status_2\/main_3  macrocell68   9784  11034  13013234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13013234p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11034
-------------------------------------   ----- 
End-of-path arrival time (ps)           11034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q          macrocell60   1250   1250  13003199  RISE       1
\UART:BUART:rx_parity_bit\/main_3  macrocell73   9784  11034  13013234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell73         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13013301p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10967
-------------------------------------   ----- 
End-of-path arrival time (ps)           10967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell62   1250   1250  13002828  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell69   9717  10967  13013301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_6
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13013301p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10967
-------------------------------------   ----- 
End-of-path arrival time (ps)           10967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q             macrocell62   1250   1250  13002828  RISE       1
\UART:BUART:rx_markspace_pre\/main_6  macrocell70   9717  10967  13013301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13013307p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10961
-------------------------------------   ----- 
End-of-path arrival time (ps)           10961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell60   1250   1250  13003199  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell69   9711  10961  13013307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_3
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13013307p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10961
-------------------------------------   ----- 
End-of-path arrival time (ps)           10961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q             macrocell60   1250   1250  13003199  RISE       1
\UART:BUART:rx_markspace_pre\/main_3  macrocell70   9711  10961  13013307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_2\/main_5
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13013786p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10482
-------------------------------------   ----- 
End-of-path arrival time (ps)           10482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell62   1250   1250  13002828  RISE       1
\UART:BUART:rx_status_2\/main_5  macrocell68   9232  10482  13013786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13013786p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10482
-------------------------------------   ----- 
End-of-path arrival time (ps)           10482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q          macrocell62   1250   1250  13002828  RISE       1
\UART:BUART:rx_parity_bit\/main_6  macrocell73   9232  10482  13013786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell73         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13013814p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10454
-------------------------------------   ----- 
End-of-path arrival time (ps)           10454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q                macrocell59   1250   1250  13002244  RISE       1
\UART:BUART:rx_parity_error_pre\/main_2  macrocell71   9204  10454  13013814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13013851p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10417
-------------------------------------   ----- 
End-of-path arrival time (ps)           10417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  13013851  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell60   9167  10417  13013851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13013858p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell62   1250   1250  13002828  RISE       1
\UART:BUART:rx_load_fifo\/main_5  macrocell61   9160  10410  13013858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13013858p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10410
-------------------------------------   ----- 
End-of-path arrival time (ps)           10410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell62   1250   1250  13002828  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell63   9160  10410  13013858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13013976p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10292
-------------------------------------   ----- 
End-of-path arrival time (ps)           10292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13013976  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell60   8352  10292  13013976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13014248p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13008989  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   7330   7520  13014248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13014516p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9752
-------------------------------------   ---- 
End-of-path arrival time (ps)           9752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell60   1250   1250  13003199  RISE       1
\UART:BUART:rx_parity_error_pre\/main_3  macrocell71   8502   9752  13014516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13014555p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9713
-------------------------------------   ---- 
End-of-path arrival time (ps)           9713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13012278  RISE       1
\UART:BUART:tx_state_2\/main_0              macrocell54    8503   9713  13014555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_status_2\/main_0
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13014559p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9709
-------------------------------------   ---- 
End-of-path arrival time (ps)           9709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13012278  RISE       1
\UART:BUART:rx_status_2\/main_0             macrocell68    8499   9709  13014559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13014559p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9709
-------------------------------------   ---- 
End-of-path arrival time (ps)           9709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13012278  RISE       1
\UART:BUART:rx_parity_bit\/main_0           macrocell73    8499   9709  13014559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell73         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13014587p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9680
-------------------------------------   ---- 
End-of-path arrival time (ps)           9680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q         macrocell59   1250   1250  13002244  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell61   8430   9680  13014587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13014587p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9680
-------------------------------------   ---- 
End-of-path arrival time (ps)           9680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell59   1250   1250  13002244  RISE       1
\UART:BUART:rx_state_2\/main_2  macrocell63   8430   9680  13014587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_2
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_2
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13014589p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9679
-------------------------------------   ---- 
End-of-path arrival time (ps)           9679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_2  controlcell7   1210   1210  13014589  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_2       macrocell56    8469   9679  13014589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13014600p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9668
-------------------------------------   ---- 
End-of-path arrival time (ps)           9668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q        macrocell59   1250   1250  13002244  RISE       1
\UART:BUART:rx_status_3\/main_0  macrocell69   8418   9668  13014600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_2
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13014600p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9668
-------------------------------------   ---- 
End-of-path arrival time (ps)           9668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q             macrocell59   1250   1250  13002244  RISE       1
\UART:BUART:rx_markspace_pre\/main_2  macrocell70   8418   9668  13014600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13014668p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9600
-------------------------------------   ---- 
End-of-path arrival time (ps)           9600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13014668  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell60   7660   9600  13014668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13014694p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9574
-------------------------------------   ---- 
End-of-path arrival time (ps)           9574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell55         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell55   1250   1250  13009746  RISE       1
\UART:BUART:txn\/main_3   macrocell51   8324   9574  13014694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell51         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13014767p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  13013851  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell62   8251   9501  13014767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13014826p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9441
-------------------------------------   ---- 
End-of-path arrival time (ps)           9441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q                macrocell63   1250   1250  12998492  RISE       1
\UART:BUART:rx_parity_error_pre\/main_7  macrocell71   8191   9441  13014826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13014874p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9394
-------------------------------------   ---- 
End-of-path arrival time (ps)           9394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13014874  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell60   7454   9394  13014874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13014901p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9366
-------------------------------------   ---- 
End-of-path arrival time (ps)           9366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13013976  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell62   7426   9366  13014901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_markspace_pre\/main_0
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13015123p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9145
-------------------------------------   ---- 
End-of-path arrival time (ps)           9145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13012278  RISE       1
\UART:BUART:rx_markspace_pre\/main_0        macrocell70    7935   9145  13015123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13015133p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9135
-------------------------------------   ---- 
End-of-path arrival time (ps)           9135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13008989  RISE       1
\UART:BUART:tx_state_0\/main_4               macrocell53      8945   9135  13015133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13015133p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9135
-------------------------------------   ---- 
End-of-path arrival time (ps)           9135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13008989  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell55      8945   9135  13015133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell55         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13015183p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9084
-------------------------------------   ---- 
End-of-path arrival time (ps)           9084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13012278  RISE       1
\UART:BUART:rx_load_fifo\/main_0            macrocell61    7874   9084  13015183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13015183p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9084
-------------------------------------   ---- 
End-of-path arrival time (ps)           9084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13012278  RISE       1
\UART:BUART:rx_state_2\/main_0              macrocell63    7874   9084  13015183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13015359p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8908
-------------------------------------   ---- 
End-of-path arrival time (ps)           8908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q          macrocell54   1250   1250  13009678  RISE       1
\UART:BUART:tx_parity_bit\/main_5  macrocell58   7658   8908  13015359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13015393p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13014668  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell62   6935   8875  13015393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_parity_bit\/main_6
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13015428p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8839
-------------------------------------   ---- 
End-of-path arrival time (ps)           8839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell55         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q           macrocell55   1250   1250  13009746  RISE       1
\UART:BUART:tx_parity_bit\/main_6  macrocell58   7589   8839  13015428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13015459p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell54   1250   1250  13009678  RISE       1
\UART:BUART:txn\/main_2    macrocell51   7559   8809  13015459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell51         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13015459p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13008989  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell52      8619   8809  13015459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13015525p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8743
-------------------------------------   ---- 
End-of-path arrival time (ps)           8743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell52   1250   1250  13009671  RISE       1
\UART:BUART:tx_state_1\/main_2  macrocell52   7493   8743  13015525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_mark\/main_3
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13015525p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8743
-------------------------------------   ---- 
End-of-path arrival time (ps)           8743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q    macrocell52   1250   1250  13009671  RISE       1
\UART:BUART:tx_mark\/main_3  macrocell57   7493   8743  13015525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13015655p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8613
-------------------------------------   ---- 
End-of-path arrival time (ps)           8613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13012278  RISE       1
\UART:BUART:rx_parity_error_pre\/main_0     macrocell71    7403   8613  13015655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13015657p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell64      1250   1250  13013851  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   4861   6111  13015657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13015665p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8603
-------------------------------------   ---- 
End-of-path arrival time (ps)           8603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13012278  RISE       1
\UART:BUART:tx_state_1\/main_0              macrocell52    7393   8603  13015665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_mark\/main_0
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13015665p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8603
-------------------------------------   ---- 
End-of-path arrival time (ps)           8603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13012278  RISE       1
\UART:BUART:tx_mark\/main_0                 macrocell57    7393   8603  13015665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_markspace_pre\/main_1
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13015668p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8600
-------------------------------------   ---- 
End-of-path arrival time (ps)           8600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13012706  RISE       1
\UART:BUART:rx_markspace_pre\/main_1        macrocell70    7390   8600  13015668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13015721p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           8547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13012706  RISE       1
\UART:BUART:rx_load_fifo\/main_1            macrocell61    7337   8547  13015721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13015721p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           8547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13012706  RISE       1
\UART:BUART:rx_state_2\/main_1              macrocell63    7337   8547  13015721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_2\/main_6
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13015740p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell63   1250   1250  12998492  RISE       1
\UART:BUART:rx_status_2\/main_6  macrocell68   7277   8527  13015740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_parity_bit\/main_7
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13015740p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8527
-------------------------------------   ---- 
End-of-path arrival time (ps)           8527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q          macrocell63   1250   1250  12998492  RISE       1
\UART:BUART:rx_parity_bit\/main_7  macrocell73   7277   8527  13015740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell73         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13015800p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8467
-------------------------------------   ---- 
End-of-path arrival time (ps)           8467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13014874  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell62   6527   8467  13015800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13015817p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8451
-------------------------------------   ---- 
End-of-path arrival time (ps)           8451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q               macrocell59   1250   1250  13002244  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell65   7201   8451  13015817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:tx_mark\/main_8
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13015839p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8429
-------------------------------------   ---- 
End-of-path arrival time (ps)           8429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell56   1250   1250  13015839  RISE       1
\UART:BUART:tx_mark\/main_8       macrocell57   7179   8429  13015839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13015867p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8401
-------------------------------------   ---- 
End-of-path arrival time (ps)           8401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q          macrocell53   1250   1250  13009613  RISE       1
\UART:BUART:tx_parity_bit\/main_4  macrocell58   7151   8401  13015867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13015889p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8379
-------------------------------------   ---- 
End-of-path arrival time (ps)           8379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  13008989  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell54      8189   8379  13015889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13016065p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell60   1250   1250  13003199  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell62   6953   8203  13016065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13016088p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8180
-------------------------------------   ---- 
End-of-path arrival time (ps)           8180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell59   1250   1250  13002244  RISE       1
\UART:BUART:rx_state_0\/main_0  macrocell60   6930   8180  13016088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13016232p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13012278  RISE       1
\UART:BUART:tx_state_0\/main_0              macrocell53    6826   8036  13016232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13016384p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  13013851  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell69   6633   7883  13016384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_4
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13016384p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q       macrocell64   1250   1250  13013851  RISE       1
\UART:BUART:rx_markspace_pre\/main_4  macrocell70   6633   7883  13016384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13016409p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7859
-------------------------------------   ---- 
End-of-path arrival time (ps)           7859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell62   1250   1250  13002828  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell65   6609   7859  13016409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13016418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7850
-------------------------------------   ---- 
End-of-path arrival time (ps)           7850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell52   1250   1250  13009671  RISE       1
\UART:BUART:tx_state_2\/main_2  macrocell54   6600   7850  13016418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13016426p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7841
-------------------------------------   ---- 
End-of-path arrival time (ps)           7841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q          macrocell52   1250   1250  13009671  RISE       1
\UART:BUART:tx_parity_bit\/main_3  macrocell58   6591   7841  13016426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13016515p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7752
-------------------------------------   ---- 
End-of-path arrival time (ps)           7752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell52   1250   1250  13009671  RISE       1
\UART:BUART:txn\/main_1    macrocell51   6502   7752  13016515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell51         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13016622p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell53      1250   1250  13009613  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   3896   5146  13016622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13016626p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13013976  RISE       1
\UART:BUART:rx_load_fifo\/main_8       macrocell61   5702   7642  13016626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13016626p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13013976  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell63   5702   7642  13016626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13016770p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7497
-------------------------------------   ---- 
End-of-path arrival time (ps)           7497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell60   1250   1250  13003199  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell65   6247   7497  13016770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13016902p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell60   1250   1250  13003199  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell60   6115   7365  13016902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13017138p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13021768

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                                 model name      delay     AT     slack  edge  Fanout
---------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell52      1250   1250  13009671  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   3380   4630  13017138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_2\/main_4
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13017235p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  13013851  RISE       1
\UART:BUART:rx_status_2\/main_4  macrocell68   5782   7032  13017235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13017235p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q    macrocell64   1250   1250  13013851  RISE       1
\UART:BUART:rx_parity_bit\/main_4  macrocell73   5782   7032  13017235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell73         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13017417p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6851
-------------------------------------   ---- 
End-of-path arrival time (ps)           6851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13012706  RISE       1
\UART:BUART:rx_parity_error_pre\/main_1     macrocell71    5641   6851  13017417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13017420p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6848
-------------------------------------   ---- 
End-of-path arrival time (ps)           6848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13012706  RISE       1
\UART:BUART:tx_state_0\/main_1              macrocell53    5638   6848  13017420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13017445p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13012706  RISE       1
\UART:BUART:tx_state_1\/main_1              macrocell52    5613   6823  13017445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_mark\/main_1
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13017445p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13012706  RISE       1
\UART:BUART:tx_mark\/main_1                 macrocell57    5613   6823  13017445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_2
Path End       : \UART:BUART:tx_mark\/main_2
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13017745p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6523
-------------------------------------   ---- 
End-of-path arrival time (ps)           6523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_2  controlcell7   1210   1210  13014589  RISE       1
\UART:BUART:tx_mark\/main_2                 macrocell57    5313   6523  13017745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13017769p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  13013904  RISE       1
\UART:BUART:tx_state_0\/main_5                  macrocell53      2919   6499  13017769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13017966p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell64   1250   1250  13013851  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell61   5051   6301  13017966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13017966p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  13013851  RISE       1
\UART:BUART:rx_state_2\/main_4   macrocell63   5051   6301  13017966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13017968p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9310
-------------------------------------   ---- 
End-of-path arrival time (ps)           9310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell69    1250   1250  13017968  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell5   8060   9310  13017968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13018118p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6150
-------------------------------------   ---- 
End-of-path arrival time (ps)           6150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q                 macrocell51   1250   1250  13012434  RISE       1
\UART:BUART:tx_parity_bit\/main_2  macrocell58   4900   6150  13018118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13018154p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell64   1250   1250  13013851  RISE       1
\UART:BUART:rx_parity_error_pre\/main_4  macrocell71   4864   6114  13018154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13018243p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell62   1250   1250  13002828  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell60   4775   6025  13018243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_9
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13018491p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13014668  RISE       1
\UART:BUART:rx_load_fifo\/main_9       macrocell61   3837   5777  13018491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13018491p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13014668  RISE       1
\UART:BUART:rx_state_2\/main_9         macrocell63   3837   5777  13018491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13018545p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13014874  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell61   3783   5723  13018545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13018545p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13014874  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell63   3783   5723  13018545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_status_2\/main_1
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13018660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13012706  RISE       1
\UART:BUART:rx_status_2\/main_1             macrocell68    4398   5608  13018660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13018660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13012706  RISE       1
\UART:BUART:rx_parity_bit\/main_1           macrocell73    4398   5608  13018660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell73         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13018664p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13012706  RISE       1
\UART:BUART:tx_state_2\/main_1              macrocell54    4394   5604  13018664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_6
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13018945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell54   1250   1250  13009678  RISE       1
\UART:BUART:tx_state_0\/main_6  macrocell53   4073   5323  13018945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13018945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell54   1250   1250  13009678  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell55   4073   5323  13018945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell55         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13018966p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell54   1250   1250  13009678  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell52   4052   5302  13018966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_mark\/main_5
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13018966p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q    macrocell54   1250   1250  13009678  RISE       1
\UART:BUART:tx_mark\/main_5  macrocell57   4052   5302  13018966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_7
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13019017p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell55   1250   1250  13009746  RISE       1
\UART:BUART:tx_state_2\/main_7  macrocell54   4001   5251  13019017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13019026p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024648

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell61      1250   1250  13012738  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   4372   5622  13019026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13019118p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5150
-------------------------------------   ---- 
End-of-path arrival time (ps)           5150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell53   1250   1250  13009613  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell54   3900   5150  13019118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13019184p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell62   1250   1250  13002828  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell62   3834   5084  13019184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_1\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13019252p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_1\/q       macrocell59   1250   1250  13002244  RISE       1
\UART:BUART:rx_state_3\/main_0  macrocell62   3766   5016  13019252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13019506p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13019506  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell66   2822   4762  13019506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13019506p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13019506  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell67   2822   4762  13019506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13019507p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13019507  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell66   2821   4761  13019507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13019507p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13019507  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell67   2821   4761  13019507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13019531p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13019507  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell64   2796   4736  13019531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13019535p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13019506  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell64   2793   4733  13019535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:tx_ctrl_mark_last\/main_3
Capture Clock  : \UART:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 13019743p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q       macrocell56   1250   1250  13015839  RISE       1
\UART:BUART:tx_ctrl_mark_last\/main_3  macrocell56   3274   4524  13019743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13019766p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell54   1250   1250  13009678  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell54   3251   4501  13019766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_error_pre\/q
Path End       : \UART:BUART:rx_status_2\/main_7
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 13019807p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_parity_error_pre\/q  macrocell71   1250   1250  13019807  RISE       1
\UART:BUART:rx_status_2\/main_7     macrocell68   3211   4461  13019807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_bit\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_9
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13019811p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_parity_bit\/q             macrocell73   1250   1250  13019811  RISE       1
\UART:BUART:rx_parity_error_pre\/main_9  macrocell71   3207   4457  13019811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_7
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13019899p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell55   1250   1250  13009746  RISE       1
\UART:BUART:tx_state_1\/main_7  macrocell52   3118   4368  13019899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_mark\/main_7
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13019899p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell55         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q     macrocell55   1250   1250  13009746  RISE       1
\UART:BUART:tx_mark\/main_7  macrocell57   3118   4368  13019899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_8
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13019929p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell55   1250   1250  13009746  RISE       1
\UART:BUART:tx_state_0\/main_8  macrocell53   3088   4338  13019929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13020015p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13020015  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell64   2313   4253  13020015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13020107p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell53   1250   1250  13009613  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell52   2911   4161  13020107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_mark\/main_4
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13020107p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q    macrocell53   1250   1250  13009613  RISE       1
\UART:BUART:tx_mark\/main_4  macrocell57   2911   4161  13020107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13020110p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell53   1250   1250  13009613  RISE       1
\UART:BUART:tx_state_0\/main_3  macrocell53   2908   4158  13020110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13020110p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell53   1250   1250  13009613  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell55   2908   4158  13020110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell55         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13020227p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell63   1250   1250  12998492  RISE       1
\UART:BUART:rx_load_fifo\/main_6  macrocell61   2791   4041  13020227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13020227p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell63   1250   1250  12998492  RISE       1
\UART:BUART:rx_state_2\/main_6  macrocell63   2791   4041  13020227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13020229p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell63   1250   1250  12998492  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell69   2789   4039  13020229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell69         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_7
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13020229p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q             macrocell63   1250   1250  12998492  RISE       1
\UART:BUART:rx_markspace_pre\/main_7  macrocell70   2789   4039  13020229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_mark\/q
Path End       : \UART:BUART:tx_mark\/main_9
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13020380p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell57         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_mark\/q       macrocell57   1250   1250  13011854  RISE       1
\UART:BUART:tx_mark\/main_9  macrocell57   2638   3888  13020380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13020383p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell52   1250   1250  13009671  RISE       1
\UART:BUART:tx_state_0\/main_2  macrocell53   2635   3885  13020383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13020383p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell52   1250   1250  13009671  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell55   2635   3885  13020383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell55         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_0\/main_7
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13020401p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13013673  RISE       1
\UART:BUART:tx_state_0\/main_7               macrocell53      3677   3867  13020401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_6
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13020413p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13013673  RISE       1
\UART:BUART:tx_state_1\/main_6               macrocell52      3664   3854  13020413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_mark\/main_6
Capture Clock  : \UART:BUART:tx_mark\/clock_0
Path slack     : 13020413p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13013673  RISE       1
\UART:BUART:tx_mark\/main_6                  macrocell57      3664   3854  13020413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_mark\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_parity_bit\/q
Path End       : \UART:BUART:tx_parity_bit\/main_7
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13020425p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_parity_bit\/q       macrocell58   1250   1250  13014181  RISE       1
\UART:BUART:tx_parity_bit\/main_7  macrocell58   2592   3842  13020425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_4
Path End       : \UART:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13020445p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_4  controlcell7   1210   1210  13012278  RISE       1
\UART:BUART:tx_parity_bit\/main_0           macrocell58    2613   3823  13020445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sCR_SyncCtl:CtrlReg\/control_3
Path End       : \UART:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 13020451p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3816
-------------------------------------   ---- 
End-of-path arrival time (ps)           3816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sCR_SyncCtl:CtrlReg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:sCR_SyncCtl:CtrlReg\/control_3  controlcell7   1210   1210  13012706  RISE       1
\UART:BUART:tx_parity_bit\/main_1           macrocell58    2606   3816  13020451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13020478p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell51         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q       macrocell51   1250   1250  13012434  RISE       1
\UART:BUART:txn\/main_0  macrocell51   2540   3790  13020478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell51         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_10
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13020713p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_last\/q           macrocell72   1250   1250  13020713  RISE       1
\UART:BUART:rx_state_2\/main_10  macrocell63   2305   3555  13020713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_error_pre\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_8
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13020714p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_parity_error_pre\/q       macrocell71   1250   1250  13019807  RISE       1
\UART:BUART:rx_parity_error_pre\/main_8  macrocell71   2304   3554  13020714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13020719p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell67   1250   1250  13008724  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell66   2299   3549  13020719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13020719p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell67   1250   1250  13008724  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell67   2299   3549  13020719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13020721p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell66   1250   1250  13008726  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell66   2297   3547  13020721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_bit\/q
Path End       : \UART:BUART:rx_parity_bit\/main_8
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 13020728p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_parity_bit\/q       macrocell73   1250   1250  13019811  RISE       1
\UART:BUART:rx_parity_bit\/main_8  macrocell73   2290   3540  13020728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell73         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_markspace_pre\/q
Path End       : \UART:BUART:rx_markspace_pre\/main_8
Capture Clock  : \UART:BUART:rx_markspace_pre\/clock_0
Path slack     : 13020729p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_markspace_pre\/q       macrocell70   1250   1250  13020729  RISE       1
\UART:BUART:rx_markspace_pre\/main_8  macrocell70   2289   3539  13020729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_markspace_pre\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_6
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13021457p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024268

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2811
-------------------------------------   ---- 
End-of-path arrival time (ps)           2811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  13013673  RISE       1
\UART:BUART:tx_state_2\/main_6               macrocell54      2621   2811  13021457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_2\/q
Path End       : \UART:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13021664p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell68         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:rx_status_2\/q       macrocell68    1250   1250  13021664  RISE       1
\UART:BUART:sRX:RxSts\/status_2  statusicell5   4364   5614  13021664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

