// Seed: 802553082
module module_0 (
    id_1
);
  inout wire id_1;
  parameter id_2 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    input  uwire _id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  wor   id_3,
    output uwire id_4
);
  logic id_6;
  wire [1 : -1] id_7;
  parameter id_8 = 1'b0;
  logic id_9;
  module_0 modCall_1 (id_9);
  wire id_10;
  assign id_4 = id_0;
  wire id_11;
  logic [7:0] id_12, id_13;
  id_14 :
  assert property (@(id_13[id_0]) -1) id_14 = new;
  parameter id_15 = id_8;
endmodule
