// Seed: 1400426611
module module_0;
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_15 = 32'd12,
    parameter id_19 = 32'd86,
    parameter id_25 = 32'd17
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  input wire id_35;
  inout wire id_34;
  output wire id_33;
  input wire id_32;
  module_0 modCall_1 ();
  output wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  output wire id_27;
  output wire id_26;
  input wire _id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire _id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire _id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_36;
  wire [id_19 : id_25] id_37;
  id_38 :
  assert property (@(-1) 1 != 1'b0)
  else;
  wire id_39;
  wire [{  1  ,  (  -1  )  } : id_15] id_40;
  initial if (-1) id_41(id_40);
  assign id_27 = id_32;
  wire  id_42;
  logic id_43;
endmodule
