;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC
ADC_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x02
ADC_IRQ__INTC_NUMBER EQU 1
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; CLK
CLK__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
CLK__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
CLK__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
CLK__CFG2_SRC_SEL_MASK EQU 0x07
CLK__INDEX EQU 0x03
CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK__PM_ACT_MSK EQU 0x08
CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK__PM_STBY_MSK EQU 0x08

; I2C
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

; PWM
PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Dir_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_Dir_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Dir_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Dir_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_Dir_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
PWM_Dir_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_Dir_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
PWM_Dir_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_Dir_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Dir_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Dir_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_Dir_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
PWM_Dir_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_Dir_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_Dir_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_Dir_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_Dir_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_Dir_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_Dir_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_Dir_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_Dir_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_Dir_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_Dir_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_Dir_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_Dir_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_Dir_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_Dir_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_Dir_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_Dir_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_Dir_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_Dir_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_Dir_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_Dir_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_Dir_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_Dir_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_Dir_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_Dir_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_Dir_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_Dir_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_Dir_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
PWM_Dir_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
PWM_Dir_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_Dir_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
PWM_Dir_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
PWM_Dir_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_Dir_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_Dir_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
PWM_Dir_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; SCL
SCL__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
SCL__0__MASK EQU 0x04
SCL__0__PC EQU CYREG_PRT2_PC2
SCL__0__PORT EQU 2
SCL__0__SHIFT EQU 2
SCL__AG EQU CYREG_PRT2_AG
SCL__AMUX EQU CYREG_PRT2_AMUX
SCL__BIE EQU CYREG_PRT2_BIE
SCL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCL__BYP EQU CYREG_PRT2_BYP
SCL__CTL EQU CYREG_PRT2_CTL
SCL__DM0 EQU CYREG_PRT2_DM0
SCL__DM1 EQU CYREG_PRT2_DM1
SCL__DM2 EQU CYREG_PRT2_DM2
SCL__DR EQU CYREG_PRT2_DR
SCL__INP_DIS EQU CYREG_PRT2_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCL__LCD_EN EQU CYREG_PRT2_LCD_EN
SCL__MASK EQU 0x04
SCL__PORT EQU 2
SCL__PRT EQU CYREG_PRT2_PRT
SCL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCL__PS EQU CYREG_PRT2_PS
SCL__SHIFT EQU 2
SCL__SLW EQU CYREG_PRT2_SLW

; SDA
SDA__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
SDA__0__MASK EQU 0x08
SDA__0__PC EQU CYREG_PRT2_PC3
SDA__0__PORT EQU 2
SDA__0__SHIFT EQU 3
SDA__AG EQU CYREG_PRT2_AG
SDA__AMUX EQU CYREG_PRT2_AMUX
SDA__BIE EQU CYREG_PRT2_BIE
SDA__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SDA__BYP EQU CYREG_PRT2_BYP
SDA__CTL EQU CYREG_PRT2_CTL
SDA__DM0 EQU CYREG_PRT2_DM0
SDA__DM1 EQU CYREG_PRT2_DM1
SDA__DM2 EQU CYREG_PRT2_DM2
SDA__DR EQU CYREG_PRT2_DR
SDA__INP_DIS EQU CYREG_PRT2_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SDA__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SDA__LCD_EN EQU CYREG_PRT2_LCD_EN
SDA__MASK EQU 0x08
SDA__PORT EQU 2
SDA__PRT EQU CYREG_PRT2_PRT
SDA__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SDA__PS EQU CYREG_PRT2_PS
SDA__SHIFT EQU 3
SDA__SLW EQU CYREG_PRT2_SLW

; CLK1
CLK1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CLK1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CLK1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CLK1__CFG2_SRC_SEL_MASK EQU 0x07
CLK1__INDEX EQU 0x00
CLK1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK1__PM_ACT_MSK EQU 0x01
CLK1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK1__PM_STBY_MSK EQU 0x01

; PWM2
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
PWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
PWM2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
PWM2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
PWM2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
PWM2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
PWM2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
PWM2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT3_PC0
Rx_1__0__PORT EQU 3
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT3_AG
Rx_1__AMUX EQU CYREG_PRT3_AMUX
Rx_1__BIE EQU CYREG_PRT3_BIE
Rx_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_1__BYP EQU CYREG_PRT3_BYP
Rx_1__CTL EQU CYREG_PRT3_CTL
Rx_1__DM0 EQU CYREG_PRT3_DM0
Rx_1__DM1 EQU CYREG_PRT3_DM1
Rx_1__DM2 EQU CYREG_PRT3_DM2
Rx_1__DR EQU CYREG_PRT3_DR
Rx_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 3
Rx_1__PRT EQU CYREG_PRT3_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_1__PS EQU CYREG_PRT3_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT3_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT3_PC1
Tx_1__0__PORT EQU 3
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT3_AG
Tx_1__AMUX EQU CYREG_PRT3_AMUX
Tx_1__BIE EQU CYREG_PRT3_BIE
Tx_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_1__BYP EQU CYREG_PRT3_BYP
Tx_1__CTL EQU CYREG_PRT3_CTL
Tx_1__DM0 EQU CYREG_PRT3_DM0
Tx_1__DM1 EQU CYREG_PRT3_DM1
Tx_1__DM2 EQU CYREG_PRT3_DM2
Tx_1__DR EQU CYREG_PRT3_DR
Tx_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 3
Tx_1__PRT EQU CYREG_PRT3_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_1__PS EQU CYREG_PRT3_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT3_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04

; IRQRX
IRQRX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IRQRX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IRQRX__INTC_MASK EQU 0x01
IRQRX__INTC_NUMBER EQU 0
IRQRX__INTC_PRIOR_NUM EQU 7
IRQRX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
IRQRX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IRQRX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PIN_E
PIN_E__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
PIN_E__0__MASK EQU 0x20
PIN_E__0__PC EQU CYREG_PRT2_PC5
PIN_E__0__PORT EQU 2
PIN_E__0__SHIFT EQU 5
PIN_E__AG EQU CYREG_PRT2_AG
PIN_E__AMUX EQU CYREG_PRT2_AMUX
PIN_E__BIE EQU CYREG_PRT2_BIE
PIN_E__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PIN_E__BYP EQU CYREG_PRT2_BYP
PIN_E__CTL EQU CYREG_PRT2_CTL
PIN_E__DM0 EQU CYREG_PRT2_DM0
PIN_E__DM1 EQU CYREG_PRT2_DM1
PIN_E__DM2 EQU CYREG_PRT2_DM2
PIN_E__DR EQU CYREG_PRT2_DR
PIN_E__INP_DIS EQU CYREG_PRT2_INP_DIS
PIN_E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PIN_E__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PIN_E__LCD_EN EQU CYREG_PRT2_LCD_EN
PIN_E__MASK EQU 0x20
PIN_E__PORT EQU 2
PIN_E__PRT EQU CYREG_PRT2_PRT
PIN_E__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PIN_E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PIN_E__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PIN_E__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PIN_E__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PIN_E__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PIN_E__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PIN_E__PS EQU CYREG_PRT2_PS
PIN_E__SHIFT EQU 5
PIN_E__SLW EQU CYREG_PRT2_SLW

; Servo
Servo__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Servo__0__MASK EQU 0x10
Servo__0__PC EQU CYREG_PRT2_PC4
Servo__0__PORT EQU 2
Servo__0__SHIFT EQU 4
Servo__AG EQU CYREG_PRT2_AG
Servo__AMUX EQU CYREG_PRT2_AMUX
Servo__BIE EQU CYREG_PRT2_BIE
Servo__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Servo__BYP EQU CYREG_PRT2_BYP
Servo__CTL EQU CYREG_PRT2_CTL
Servo__DM0 EQU CYREG_PRT2_DM0
Servo__DM1 EQU CYREG_PRT2_DM1
Servo__DM2 EQU CYREG_PRT2_DM2
Servo__DR EQU CYREG_PRT2_DR
Servo__INP_DIS EQU CYREG_PRT2_INP_DIS
Servo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Servo__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Servo__LCD_EN EQU CYREG_PRT2_LCD_EN
Servo__MASK EQU 0x10
Servo__PORT EQU 2
Servo__PRT EQU CYREG_PRT2_PRT
Servo__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Servo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Servo__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Servo__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Servo__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Servo__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Servo__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Servo__PS EQU CYREG_PRT2_PS
Servo__SHIFT EQU 4
Servo__SLW EQU CYREG_PRT2_SLW

; Motor1
Motor1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Motor1__0__MASK EQU 0x01
Motor1__0__PC EQU CYREG_PRT0_PC0
Motor1__0__PORT EQU 0
Motor1__0__SHIFT EQU 0
Motor1__AG EQU CYREG_PRT0_AG
Motor1__AMUX EQU CYREG_PRT0_AMUX
Motor1__BIE EQU CYREG_PRT0_BIE
Motor1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Motor1__BYP EQU CYREG_PRT0_BYP
Motor1__CTL EQU CYREG_PRT0_CTL
Motor1__DM0 EQU CYREG_PRT0_DM0
Motor1__DM1 EQU CYREG_PRT0_DM1
Motor1__DM2 EQU CYREG_PRT0_DM2
Motor1__DR EQU CYREG_PRT0_DR
Motor1__INP_DIS EQU CYREG_PRT0_INP_DIS
Motor1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Motor1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Motor1__LCD_EN EQU CYREG_PRT0_LCD_EN
Motor1__MASK EQU 0x01
Motor1__PORT EQU 0
Motor1__PRT EQU CYREG_PRT0_PRT
Motor1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Motor1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Motor1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Motor1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Motor1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Motor1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Motor1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Motor1__PS EQU CYREG_PRT0_PS
Motor1__SHIFT EQU 0
Motor1__SLW EQU CYREG_PRT0_SLW

; Motor2
Motor2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Motor2__0__MASK EQU 0x02
Motor2__0__PC EQU CYREG_PRT0_PC1
Motor2__0__PORT EQU 0
Motor2__0__SHIFT EQU 1
Motor2__AG EQU CYREG_PRT0_AG
Motor2__AMUX EQU CYREG_PRT0_AMUX
Motor2__BIE EQU CYREG_PRT0_BIE
Motor2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Motor2__BYP EQU CYREG_PRT0_BYP
Motor2__CTL EQU CYREG_PRT0_CTL
Motor2__DM0 EQU CYREG_PRT0_DM0
Motor2__DM1 EQU CYREG_PRT0_DM1
Motor2__DM2 EQU CYREG_PRT0_DM2
Motor2__DR EQU CYREG_PRT0_DR
Motor2__INP_DIS EQU CYREG_PRT0_INP_DIS
Motor2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Motor2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Motor2__LCD_EN EQU CYREG_PRT0_LCD_EN
Motor2__MASK EQU 0x02
Motor2__PORT EQU 0
Motor2__PRT EQU CYREG_PRT0_PRT
Motor2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Motor2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Motor2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Motor2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Motor2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Motor2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Motor2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Motor2__PS EQU CYREG_PRT0_PS
Motor2__SHIFT EQU 1
Motor2__SLW EQU CYREG_PRT0_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Pin_ADC
Pin_ADC__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_ADC__0__MASK EQU 0x80
Pin_ADC__0__PC EQU CYREG_PRT2_PC7
Pin_ADC__0__PORT EQU 2
Pin_ADC__0__SHIFT EQU 7
Pin_ADC__AG EQU CYREG_PRT2_AG
Pin_ADC__AMUX EQU CYREG_PRT2_AMUX
Pin_ADC__BIE EQU CYREG_PRT2_BIE
Pin_ADC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_ADC__BYP EQU CYREG_PRT2_BYP
Pin_ADC__CTL EQU CYREG_PRT2_CTL
Pin_ADC__DM0 EQU CYREG_PRT2_DM0
Pin_ADC__DM1 EQU CYREG_PRT2_DM1
Pin_ADC__DM2 EQU CYREG_PRT2_DM2
Pin_ADC__DR EQU CYREG_PRT2_DR
Pin_ADC__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_ADC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_ADC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_ADC__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_ADC__MASK EQU 0x80
Pin_ADC__PORT EQU 2
Pin_ADC__PRT EQU CYREG_PRT2_PRT
Pin_ADC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_ADC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_ADC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_ADC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_ADC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_ADC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_ADC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_ADC__PS EQU CYREG_PRT2_PS
Pin_ADC__SHIFT EQU 7
Pin_ADC__SLW EQU CYREG_PRT2_SLW

; PWMdir_D
PWMdir_D__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
PWMdir_D__0__MASK EQU 0x40
PWMdir_D__0__PC EQU CYREG_PRT1_PC6
PWMdir_D__0__PORT EQU 1
PWMdir_D__0__SHIFT EQU 6
PWMdir_D__AG EQU CYREG_PRT1_AG
PWMdir_D__AMUX EQU CYREG_PRT1_AMUX
PWMdir_D__BIE EQU CYREG_PRT1_BIE
PWMdir_D__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PWMdir_D__BYP EQU CYREG_PRT1_BYP
PWMdir_D__CTL EQU CYREG_PRT1_CTL
PWMdir_D__DM0 EQU CYREG_PRT1_DM0
PWMdir_D__DM1 EQU CYREG_PRT1_DM1
PWMdir_D__DM2 EQU CYREG_PRT1_DM2
PWMdir_D__DR EQU CYREG_PRT1_DR
PWMdir_D__INP_DIS EQU CYREG_PRT1_INP_DIS
PWMdir_D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PWMdir_D__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PWMdir_D__LCD_EN EQU CYREG_PRT1_LCD_EN
PWMdir_D__MASK EQU 0x40
PWMdir_D__PORT EQU 1
PWMdir_D__PRT EQU CYREG_PRT1_PRT
PWMdir_D__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PWMdir_D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PWMdir_D__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PWMdir_D__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PWMdir_D__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PWMdir_D__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PWMdir_D__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PWMdir_D__PS EQU CYREG_PRT1_PS
PWMdir_D__SHIFT EQU 6
PWMdir_D__SLW EQU CYREG_PRT1_SLW

; PWMdir_I
PWMdir_I__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
PWMdir_I__0__MASK EQU 0x80
PWMdir_I__0__PC EQU CYREG_PRT1_PC7
PWMdir_I__0__PORT EQU 1
PWMdir_I__0__SHIFT EQU 7
PWMdir_I__AG EQU CYREG_PRT1_AG
PWMdir_I__AMUX EQU CYREG_PRT1_AMUX
PWMdir_I__BIE EQU CYREG_PRT1_BIE
PWMdir_I__BIT_MASK EQU CYREG_PRT1_BIT_MASK
PWMdir_I__BYP EQU CYREG_PRT1_BYP
PWMdir_I__CTL EQU CYREG_PRT1_CTL
PWMdir_I__DM0 EQU CYREG_PRT1_DM0
PWMdir_I__DM1 EQU CYREG_PRT1_DM1
PWMdir_I__DM2 EQU CYREG_PRT1_DM2
PWMdir_I__DR EQU CYREG_PRT1_DR
PWMdir_I__INP_DIS EQU CYREG_PRT1_INP_DIS
PWMdir_I__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
PWMdir_I__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
PWMdir_I__LCD_EN EQU CYREG_PRT1_LCD_EN
PWMdir_I__MASK EQU 0x80
PWMdir_I__PORT EQU 1
PWMdir_I__PRT EQU CYREG_PRT1_PRT
PWMdir_I__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
PWMdir_I__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
PWMdir_I__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
PWMdir_I__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
PWMdir_I__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
PWMdir_I__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
PWMdir_I__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
PWMdir_I__PS EQU CYREG_PRT1_PS
PWMdir_I__SHIFT EQU 7
PWMdir_I__SLW EQU CYREG_PRT1_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
