<?xml version='1.0' encoding='UTF-8' standalone='yes'?>
<component version="0">
    <meta>
        <uuid>{4928c044-dfd8-4bb9-a618-4f1efd54767c}</uuid>
        <version>0.1</version>
        <author>LibrePCB</author>
        <created>2015-06-21T12:37:43Z</created>
        <last_modified>2015-06-21T12:37:43Z</last_modified>
        <name locale="en_US">CY</name>
        <description locale="en_US">&lt;B>Y CAPACITOR&lt;/B>&lt;p>
for power line

This element was automatically imported from Eagle
Filepath: rcl.lbr
Name: CY
NOTE: Remove this text after manual rework!</description>
        <keywords locale="en_US"/>
        <generic_component>{a1f65756-4f96-4e7a-a767-75bd879e5aaa}</generic_component>
        <package>{a41149ea-8952-48fe-ba0f-7867d7c3052e}</package>
    </meta>
    <categories/>
    <pad_signal_map>
        <map pad="{14a5c89d-7e19-4f8f-b6fe-70614a53b747}" signal="{f1de620d-f2bd-4ee0-ba92-9153fdc9d6c6}"/>
        <map pad="{cb0f4543-46e4-4daf-a6ba-62e3a7040a5e}" signal="{65038c85-5c1e-4cc2-8a0e-9553a24ab341}"/>
    </pad_signal_map>
</component>
