{
	"author": ["Sih-Sian Wu", "Kanwen Wang", "Sai Manoj Pudukotai Dinakarrao", "Tsung-Yi Ho", "Mingbin Yu", "Hao Yu"],
	"booktitle": "Proceedings of the 18th Conference and Exhibition on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2014",
	"dblpkey": "conf/date/WuWDHYY14",
	"doi": "10.7873/DATE.2014.190",
	"pages": "1-4",
	"publisher": "IEEE",
	"stemmed": ["a", "thermal", "resili", "integr", "of", "mani", "core", "microprocessor", "and", "main", "memori", "by", "d", "tsi", "i", "os"],
	"tag": ["in memory", "integration", "manycore", "memory management"],
	"title": "A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I/Os",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2014
}