Revision B of the risc-v core with DDR3 support, work in progress
This repository currently only houses the DDR3 controller test code
