CAPI=2: 2

name: Yasin:Axis:AxisConnector
description: AxisConnector

filesets:
  rtl_files:
    files:
      - src/AxisConnector.sv
    file_type: systemVerilogSource
    depend:
      - Yasin:TestInterfaces:AxisIf

  tb_files:
    logical_name: tb_lib
    files:
      - test/TestCase/TestCases.sv
      - test/TestCase/Test.svh: {is_include_file: true}
      - test/Vunit_tb.sv

    file_type: systemVerilogSource
    depend:
      - Yasin:Axis:AxisConnectorTest
      - Yasin:TestInterfaces:ClockIf
      - Yasin:TestInterfaces:ResetIf
      - Yasin:Uvm:BaseTest
      - Yasin:Uvm:ConfigDb
      - Yasin:Uvm:Range
      - Yasin:Uvm:ResetVip
      - Yasin:Uvm:Sequence
      - Yasin:TestUtils:Vunit

targets:
  default: &default
    filesets:
      - rtl_files

  synthesis:
    <<: *default

  test:
    <<: *default
    default_tool: vunit
    tools:
      vunit:
        vunit_runner: vunit.py
    filesets_append:
      - tb_files
    toplevel: DontCare
