Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/surface/Desktop/New folder (11)/SPI_interface_DAC63202/SPI_test_read_mode_isim_beh.exe -prj C:/Users/surface/Desktop/New folder (11)/SPI_interface_DAC63202/SPI_test_read_mode_beh.prj work.SPI_test_read_mode 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/surface/Desktop/New folder (11)/SPI_interface_DAC63202/spi_protocol.vhd" into library work
Parsing VHDL file "C:/Users/surface/Desktop/New folder (11)/SPI_interface_DAC63202/SPI_test_read_mode.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity spi_protocol [spi_protocol_default]
Compiling architecture behavior of entity spi_test_read_mode
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/surface/Desktop/New folder (11)/SPI_interface_DAC63202/SPI_test_read_mode_isim_beh.exe
Fuse Memory Usage: 37720 KB
Fuse CPU Usage: 624 ms
