{
  "design": {
    "design_info": {
      "boundary_crc": "0x3B8628FF652D63CA",
      "device": "xc7z020clg484-1",
      "name": "memory_block",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_1": "",
      "util_vector_logic_0": ""
    },
    "interface_ports": {
      "S_AXI_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "15"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "memory_block_sys_clock",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00007FFF",
          "width": "15"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_AXI_0_araddr",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "S_AXI_0_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "S_AXI_0_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "S_AXI_0_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "S_AXI_0_arlock",
            "direction": "I"
          },
          "ARPROT": {
            "physical_name": "S_AXI_0_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_AXI_0_arready",
            "direction": "O"
          },
          "ARSIZE": {
            "physical_name": "S_AXI_0_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S_AXI_0_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S_AXI_0_awaddr",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "S_AXI_0_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "S_AXI_0_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "S_AXI_0_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "S_AXI_0_awlock",
            "direction": "I"
          },
          "AWPROT": {
            "physical_name": "S_AXI_0_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_AXI_0_awready",
            "direction": "O"
          },
          "AWSIZE": {
            "physical_name": "S_AXI_0_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S_AXI_0_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S_AXI_0_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S_AXI_0_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_0_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_0_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "S_AXI_0_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "S_AXI_0_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S_AXI_0_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_0_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_0_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "S_AXI_0_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "S_AXI_0_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "S_AXI_0_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S_AXI_0_wvalid",
            "direction": "I"
          }
        }
      },
      "S_AXI_1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "15"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "memory_block_sys_clock",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI_1",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00007FFF",
          "width": "15"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_AXI_1_araddr",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "S_AXI_1_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "S_AXI_1_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "S_AXI_1_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "S_AXI_1_arlock",
            "direction": "I"
          },
          "ARPROT": {
            "physical_name": "S_AXI_1_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_AXI_1_arready",
            "direction": "O"
          },
          "ARSIZE": {
            "physical_name": "S_AXI_1_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S_AXI_1_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S_AXI_1_awaddr",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "S_AXI_1_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "S_AXI_1_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "S_AXI_1_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "S_AXI_1_awlock",
            "direction": "I"
          },
          "AWPROT": {
            "physical_name": "S_AXI_1_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_AXI_1_awready",
            "direction": "O"
          },
          "AWSIZE": {
            "physical_name": "S_AXI_1_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S_AXI_1_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S_AXI_1_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S_AXI_1_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_1_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_1_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "S_AXI_1_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "S_AXI_1_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S_AXI_1_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_1_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_1_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "S_AXI_1_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "S_AXI_1_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "S_AXI_1_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S_AXI_1_wvalid",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_0:S_AXI_1"
          },
          "CLK_DOMAIN": {
            "value": "memory_block_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "8",
        "xci_name": "memory_block_blk_mem_gen_0_0",
        "xci_path": "ip\\memory_block_blk_mem_gen_0_0\\memory_block_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Additional_Inputs_for_Power_Estimation": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "10",
        "xci_name": "memory_block_axi_bram_ctrl_0_0",
        "xci_path": "ip\\memory_block_axi_bram_ctrl_0_0\\memory_block_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "10",
        "xci_name": "memory_block_axi_bram_ctrl_1_0",
        "xci_path": "ip\\memory_block_axi_bram_ctrl_1_0\\memory_block_axi_bram_ctrl_1_0.xci",
        "inst_hier_path": "axi_bram_ctrl_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "memory_block_util_vector_logic_0_0",
        "xci_path": "ip\\memory_block_util_vector_logic_0_0\\memory_block_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_0_1": {
        "interface_ports": [
          "S_AXI_0",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "S_AXI_1_1": {
        "interface_ports": [
          "S_AXI_1",
          "axi_bram_ctrl_1/S_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTB",
          "axi_bram_ctrl_1/BRAM_PORTA"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "sys_clock",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_bram_ctrl_1/s_axi_aclk"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_0": {
            "range": "32K",
            "width": "15",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          },
          "S_AXI_1": {
            "range": "32K",
            "width": "15",
            "segments": {
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}