// Seed: 2601306186
module module_0;
  logic id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output tri0 id_2,
    output tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri0 id_7
    , id_26,
    input tri0 id_8,
    output tri0 id_9,
    output wand id_10,
    input tri1 id_11,
    output tri0 id_12,
    output wor id_13,
    output uwire id_14,
    output wand id_15,
    output tri1 id_16,
    output wor id_17,
    input tri1 id_18,
    output tri0 id_19,
    output wire id_20,
    output tri0 id_21,
    input wire id_22,
    output wor id_23,
    output wire id_24
);
  id_27 :
  assert property (@(posedge id_6 - id_26) id_26)
  else $clog2(19);
  ;
  module_0 modCall_1 ();
endmodule
