module half_adder_be (
    input wire A, B,
    output reg sum, carry
);

initial begin
    $display("Hello Students");
end

always @(*) begin
    case ({A, B})
        2'b00: begin sum = 0; carry = 0; end
        2'b01: begin sum = 1; carry = 0; end
        2'b10: begin sum = 1; carry = 0; end
        2'b11: begin sum = 0; carry = 1; end
    endcase
end

endmodule
