{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 25 11:51:21 2010 " "Info: Processing started: Fri Jun 25 11:51:21 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off conv_2D_SRAM_VGA_RS232 -c conv_2D_SRAM_VGA_RS232 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off conv_2D_SRAM_VGA_RS232 -c conv_2D_SRAM_VGA_RS232 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 register sum\[0\] memory VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a21~portb_datain_reg0 12.323 ns " "Info: Slack time is 12.323 ns for clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" between source register \"sum\[0\]\" and destination memory \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a21~portb_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "17.424 ns + Largest register memory " "Info: + Largest register to memory requirement is 17.424 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "17.642 ns + " "Info: + Setup relationship between source and destination is 17.642 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.067 ns + Largest " "Info: + Largest clock skew is 0.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 destination 2.715 ns + Shortest memory " "Info: + Shortest clock path from clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" to destination memory is 2.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 360 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 360; COMB Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.673 ns) 2.715 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a21~portb_datain_reg0 3 MEM M4K_X52_Y31 1 " "Info: 3: + IC(0.951 ns) + CELL(0.673 ns) = 2.715 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a21~portb_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a21~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_esn1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_esn1.tdf" 769 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.673 ns ( 24.79 % ) " "Info: Total cell delay = 0.673 ns ( 24.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.042 ns ( 75.21 % ) " "Info: Total interconnect delay = 2.042 ns ( 75.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a21~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a21~portb_datain_reg0 {} } { 0.000ns 1.091ns 0.951ns } { 0.000ns 0.000ns 0.673ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.648 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 5373 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 5373; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 2.648 ns sum\[0\] 3 REG LCFF_X38_Y11_N1 13 " "Info: 3: + IC(0.994 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X38_Y11_N1; Fanout = 13; REG Node = 'sum\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { CLOCK_50~clkctrl sum[0] } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.01 % ) " "Info: Total cell delay = 1.536 ns ( 58.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 41.99 % ) " "Info: Total interconnect delay = 1.112 ns ( 41.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { CLOCK_50 CLOCK_50~clkctrl sum[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sum[0] {} } { 0.000ns 0.000ns 0.118ns 0.994ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a21~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a21~portb_datain_reg0 {} } { 0.000ns 1.091ns 0.951ns } { 0.000ns 0.000ns 0.673ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { CLOCK_50 CLOCK_50~clkctrl sum[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sum[0] {} } { 0.000ns 0.000ns 0.118ns 0.994ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 433 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_esn1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_esn1.tdf" 769 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a21~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a21~portb_datain_reg0 {} } { 0.000ns 1.091ns 0.951ns } { 0.000ns 0.000ns 0.673ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { CLOCK_50 CLOCK_50~clkctrl sum[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sum[0] {} } { 0.000ns 0.000ns 0.118ns 0.994ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.101 ns - Longest register memory " "Info: - Longest register to memory delay is 5.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sum\[0\] 1 REG LCFF_X38_Y11_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N1; Fanout = 13; REG Node = 'sum\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sum[0] } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.994 ns) + CELL(0.107 ns) 5.101 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a21~portb_datain_reg0 2 MEM M4K_X52_Y31 1 " "Info: 2: + IC(4.994 ns) + CELL(0.107 ns) = 5.101 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a21~portb_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { sum[0] VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a21~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_esn1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_esn1.tdf" 769 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.107 ns ( 2.10 % ) " "Info: Total cell delay = 0.107 ns ( 2.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.994 ns ( 97.90 % ) " "Info: Total interconnect delay = 4.994 ns ( 97.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { sum[0] VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a21~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.101 ns" { sum[0] {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a21~portb_datain_reg0 {} } { 0.000ns 4.994ns } { 0.000ns 0.107ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a21~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a21~portb_datain_reg0 {} } { 0.000ns 1.091ns 0.951ns } { 0.000ns 0.000ns 0.673ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { CLOCK_50 CLOCK_50~clkctrl sum[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.648 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sum[0] {} } { 0.000ns 0.000ns 0.118ns 0.994ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.101 ns" { sum[0] VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a21~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.101 ns" { sum[0] {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a21~portb_datain_reg0 {} } { 0.000ns 4.994ns } { 0.000ns 0.107ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 register VgaAdapter:inst\|xCounter\[8\] register VgaAdapter:inst\|yCounter\[9\] 34.765 ns " "Info: Slack time is 34.765 ns for clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" between source register \"VgaAdapter:inst\|xCounter\[8\]\" and destination register \"VgaAdapter:inst\|yCounter\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "191.02 MHz 5.235 ns " "Info: Fmax is 191.02 MHz (period= 5.235 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.779 ns + Largest register register " "Info: + Largest register to register requirement is 39.779 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.642 ns " "Info: + Latch edge is 37.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns + Largest " "Info: + Largest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 destination 2.649 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" to destination register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 347 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 347; COMB Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns VgaAdapter:inst\|yCounter\[9\] 3 REG LCFF_X27_Y29_N3 4 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X27_Y29_N3; Fanout = 4; REG Node = 'VgaAdapter:inst\|yCounter\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|yCounter[9] } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|yCounter[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|yCounter[9] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 source 2.656 ns - Longest register " "Info: - Longest clock path from clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 347 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 347; COMB Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.656 ns VgaAdapter:inst\|xCounter\[8\] 3 REG LCFF_X29_Y30_N3 29 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X29_Y30_N3; Fanout = 29; REG Node = 'VgaAdapter:inst\|xCounter\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|xCounter[8] } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.22 % ) " "Info: Total cell delay = 0.537 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 79.78 % ) " "Info: Total interconnect delay = 2.119 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|xCounter[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|xCounter[8] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|yCounter[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|yCounter[9] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|xCounter[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|xCounter[8] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|yCounter[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|yCounter[9] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|xCounter[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|xCounter[8] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.014 ns - Longest register register " "Info: - Longest register to register delay is 5.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:inst\|xCounter\[8\] 1 REG LCFF_X29_Y30_N3 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y30_N3; Fanout = 29; REG Node = 'VgaAdapter:inst\|xCounter\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VgaAdapter:inst|xCounter[8] } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.437 ns) 0.996 ns VgaAdapter:inst\|Equal0~1 2 COMB LCCOMB_X28_Y30_N18 1 " "Info: 2: + IC(0.559 ns) + CELL(0.437 ns) = 0.996 ns; Loc. = LCCOMB_X28_Y30_N18; Fanout = 1; COMB Node = 'VgaAdapter:inst\|Equal0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { VgaAdapter:inst|xCounter[8] VgaAdapter:inst|Equal0~1 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.393 ns) 1.821 ns VgaAdapter:inst\|Equal0~2 3 COMB LCCOMB_X29_Y30_N6 6 " "Info: 3: + IC(0.432 ns) + CELL(0.393 ns) = 1.821 ns; Loc. = LCCOMB_X29_Y30_N6; Fanout = 6; COMB Node = 'VgaAdapter:inst\|Equal0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { VgaAdapter:inst|Equal0~1 VgaAdapter:inst|Equal0~2 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.393 ns) 3.199 ns VgaAdapter:inst\|Add1~1 4 COMB LCCOMB_X27_Y29_N12 2 " "Info: 4: + IC(0.985 ns) + CELL(0.393 ns) = 3.199 ns; Loc. = LCCOMB_X27_Y29_N12; Fanout = 2; COMB Node = 'VgaAdapter:inst\|Add1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { VgaAdapter:inst|Equal0~2 VgaAdapter:inst|Add1~1 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.358 ns VgaAdapter:inst\|Add1~3 5 COMB LCCOMB_X27_Y29_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 3.358 ns; Loc. = LCCOMB_X27_Y29_N14; Fanout = 2; COMB Node = 'VgaAdapter:inst\|Add1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VgaAdapter:inst|Add1~1 VgaAdapter:inst|Add1~3 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.429 ns VgaAdapter:inst\|Add1~5 6 COMB LCCOMB_X27_Y29_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.429 ns; Loc. = LCCOMB_X27_Y29_N16; Fanout = 2; COMB Node = 'VgaAdapter:inst\|Add1~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VgaAdapter:inst|Add1~3 VgaAdapter:inst|Add1~5 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.500 ns VgaAdapter:inst\|Add1~7 7 COMB LCCOMB_X27_Y29_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.500 ns; Loc. = LCCOMB_X27_Y29_N18; Fanout = 2; COMB Node = 'VgaAdapter:inst\|Add1~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VgaAdapter:inst|Add1~5 VgaAdapter:inst|Add1~7 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.571 ns VgaAdapter:inst\|Add1~9 8 COMB LCCOMB_X27_Y29_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.571 ns; Loc. = LCCOMB_X27_Y29_N20; Fanout = 2; COMB Node = 'VgaAdapter:inst\|Add1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VgaAdapter:inst|Add1~7 VgaAdapter:inst|Add1~9 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.642 ns VgaAdapter:inst\|Add1~11 9 COMB LCCOMB_X27_Y29_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.642 ns; Loc. = LCCOMB_X27_Y29_N22; Fanout = 2; COMB Node = 'VgaAdapter:inst\|Add1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VgaAdapter:inst|Add1~9 VgaAdapter:inst|Add1~11 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.713 ns VgaAdapter:inst\|Add1~13 10 COMB LCCOMB_X27_Y29_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.713 ns; Loc. = LCCOMB_X27_Y29_N24; Fanout = 2; COMB Node = 'VgaAdapter:inst\|Add1~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VgaAdapter:inst|Add1~11 VgaAdapter:inst|Add1~13 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.784 ns VgaAdapter:inst\|Add1~15 11 COMB LCCOMB_X27_Y29_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.784 ns; Loc. = LCCOMB_X27_Y29_N26; Fanout = 2; COMB Node = 'VgaAdapter:inst\|Add1~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VgaAdapter:inst|Add1~13 VgaAdapter:inst|Add1~15 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.855 ns VgaAdapter:inst\|Add1~17 12 COMB LCCOMB_X27_Y29_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.855 ns; Loc. = LCCOMB_X27_Y29_N28; Fanout = 1; COMB Node = 'VgaAdapter:inst\|Add1~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VgaAdapter:inst|Add1~15 VgaAdapter:inst|Add1~17 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.265 ns VgaAdapter:inst\|Add1~18 13 COMB LCCOMB_X27_Y29_N30 1 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 4.265 ns; Loc. = LCCOMB_X27_Y29_N30; Fanout = 1; COMB Node = 'VgaAdapter:inst\|Add1~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VgaAdapter:inst|Add1~17 VgaAdapter:inst|Add1~18 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.275 ns) 4.930 ns VgaAdapter:inst\|yCounter~2 14 COMB LCCOMB_X27_Y29_N2 1 " "Info: 14: + IC(0.390 ns) + CELL(0.275 ns) = 4.930 ns; Loc. = LCCOMB_X27_Y29_N2; Fanout = 1; COMB Node = 'VgaAdapter:inst\|yCounter~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { VgaAdapter:inst|Add1~18 VgaAdapter:inst|yCounter~2 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.014 ns VgaAdapter:inst\|yCounter\[9\] 15 REG LCFF_X27_Y29_N3 4 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 5.014 ns; Loc. = LCFF_X27_Y29_N3; Fanout = 4; REG Node = 'VgaAdapter:inst\|yCounter\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VgaAdapter:inst|yCounter~2 VgaAdapter:inst|yCounter[9] } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.648 ns ( 52.81 % ) " "Info: Total cell delay = 2.648 ns ( 52.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.366 ns ( 47.19 % ) " "Info: Total interconnect delay = 2.366 ns ( 47.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.014 ns" { VgaAdapter:inst|xCounter[8] VgaAdapter:inst|Equal0~1 VgaAdapter:inst|Equal0~2 VgaAdapter:inst|Add1~1 VgaAdapter:inst|Add1~3 VgaAdapter:inst|Add1~5 VgaAdapter:inst|Add1~7 VgaAdapter:inst|Add1~9 VgaAdapter:inst|Add1~11 VgaAdapter:inst|Add1~13 VgaAdapter:inst|Add1~15 VgaAdapter:inst|Add1~17 VgaAdapter:inst|Add1~18 VgaAdapter:inst|yCounter~2 VgaAdapter:inst|yCounter[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.014 ns" { VgaAdapter:inst|xCounter[8] {} VgaAdapter:inst|Equal0~1 {} VgaAdapter:inst|Equal0~2 {} VgaAdapter:inst|Add1~1 {} VgaAdapter:inst|Add1~3 {} VgaAdapter:inst|Add1~5 {} VgaAdapter:inst|Add1~7 {} VgaAdapter:inst|Add1~9 {} VgaAdapter:inst|Add1~11 {} VgaAdapter:inst|Add1~13 {} VgaAdapter:inst|Add1~15 {} VgaAdapter:inst|Add1~17 {} VgaAdapter:inst|Add1~18 {} VgaAdapter:inst|yCounter~2 {} VgaAdapter:inst|yCounter[9] {} } { 0.000ns 0.559ns 0.432ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.390ns 0.000ns } { 0.000ns 0.437ns 0.393ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|yCounter[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|yCounter[9] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|xCounter[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|xCounter[8] {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.014 ns" { VgaAdapter:inst|xCounter[8] VgaAdapter:inst|Equal0~1 VgaAdapter:inst|Equal0~2 VgaAdapter:inst|Add1~1 VgaAdapter:inst|Add1~3 VgaAdapter:inst|Add1~5 VgaAdapter:inst|Add1~7 VgaAdapter:inst|Add1~9 VgaAdapter:inst|Add1~11 VgaAdapter:inst|Add1~13 VgaAdapter:inst|Add1~15 VgaAdapter:inst|Add1~17 VgaAdapter:inst|Add1~18 VgaAdapter:inst|yCounter~2 VgaAdapter:inst|yCounter[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.014 ns" { VgaAdapter:inst|xCounter[8] {} VgaAdapter:inst|Equal0~1 {} VgaAdapter:inst|Equal0~2 {} VgaAdapter:inst|Add1~1 {} VgaAdapter:inst|Add1~3 {} VgaAdapter:inst|Add1~5 {} VgaAdapter:inst|Add1~7 {} VgaAdapter:inst|Add1~9 {} VgaAdapter:inst|Add1~11 {} VgaAdapter:inst|Add1~13 {} VgaAdapter:inst|Add1~15 {} VgaAdapter:inst|Add1~17 {} VgaAdapter:inst|Add1~18 {} VgaAdapter:inst|yCounter~2 {} VgaAdapter:inst|yCounter[9] {} } { 0.000ns 0.559ns 0.432ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.390ns 0.000ns } { 0.000ns 0.437ns 0.393ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 memory VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a11 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[137\] -1.399 ns " "Info: Slack time is -1.399 ns for clock \"CLOCK_50\" between source memory \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a11\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[137\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.170 ns + Largest memory register " "Info: + Largest memory to register requirement is 2.170 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.358 ns + " "Info: + Setup relationship between source and destination is 2.358 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 17.642 ns " "Info: - Launch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.015 ns + Largest " "Info: + Largest clock skew is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.669 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 5373 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 5373; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[137\] 3 REG LCFF_X22_Y29_N15 3 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X22_Y29_N15; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[137\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 source 2.684 ns - Longest memory " "Info: - Longest clock path from clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" to source memory is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 347 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 347; COMB Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.635 ns) 2.684 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a11 3 MEM M4K_X13_Y30 1 " "Info: 3: + IC(0.958 ns) + CELL(0.635 ns) = 2.684 ns; Loc. = M4K_X13_Y30; Fanout = 1; MEM Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 } "NODE_NAME" } } { "db/altsyncram_esn1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_esn1.tdf" 429 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 23.66 % ) " "Info: Total cell delay = 0.635 ns ( 23.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.049 ns ( 76.34 % ) " "Info: Total interconnect delay = 2.049 ns ( 76.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 {} } { 0.000ns 1.091ns 0.958ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 {} } { 0.000ns 1.091ns 0.958ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_esn1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_esn1.tdf" 429 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 {} } { 0.000ns 1.091ns 0.958ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.569 ns - Longest memory register " "Info: - Longest memory to register delay is 3.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a11 1 MEM M4K_X13_Y30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X13_Y30; Fanout = 1; MEM Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 } "NODE_NAME" } } { "db/altsyncram_esn1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_esn1.tdf" 429 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.419 ns) 1.932 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|mux_kib:mux5\|_~3 2 COMB LCCOMB_X23_Y28_N14 1 " "Info: 2: + IC(1.425 ns) + CELL(0.419 ns) = 1.932 ns; Loc. = LCCOMB_X23_Y28_N14; Fanout = 1; COMB Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|mux_kib:mux5\|_~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~3 } "NODE_NAME" } } { "db/altsyncram_2c71.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_2c71.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 2.456 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|mux_kib:mux5\|_~4 3 COMB LCCOMB_X23_Y28_N16 30 " "Info: 3: + IC(0.253 ns) + CELL(0.271 ns) = 2.456 ns; Loc. = LCCOMB_X23_Y28_N16; Fanout = 30; COMB Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|mux_kib:mux5\|_~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~3 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4 } "NODE_NAME" } } { "db/altsyncram_2c71.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_2c71.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.366 ns) 3.569 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[137\] 4 REG LCFF_X22_Y29_N15 3 " "Info: 4: + IC(0.747 ns) + CELL(0.366 ns) = 3.569 ns; Loc. = LCFF_X22_Y29_N15; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[137\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.144 ns ( 32.05 % ) " "Info: Total cell delay = 1.144 ns ( 32.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.425 ns ( 67.95 % ) " "Info: Total interconnect delay = 2.425 ns ( 67.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.569 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~3 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.569 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~3 {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137] {} } { 0.000ns 1.425ns 0.253ns 0.747ns } { 0.088ns 0.419ns 0.271ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 {} } { 0.000ns 1.091ns 0.958ns } { 0.000ns 0.000ns 0.635ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.569 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~3 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.569 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a11 {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~3 {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|mux_kib:mux5|_~4 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[137] {} } { 0.000ns 1.425ns 0.253ns 0.747ns } { 0.088ns 0.419ns 0.271ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'CLOCK_50' 637 " "Warning: Can't achieve timing requirement Clock Setup: 'CLOCK_50' along 637 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] register sld_hub:auto_hub\|tdo 111.86 MHz 8.94 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 111.86 MHz between source register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 8.94 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.261 ns + Longest register register " "Info: + Longest register to register delay is 4.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] 1 REG LCFF_X19_Y24_N23 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y24_N23; Fanout = 26; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.438 ns) 1.536 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable 2 COMB LCCOMB_X18_Y23_N6 3 " "Info: 2: + IC(1.098 ns) + CELL(0.438 ns) = 1.536 ns; Loc. = LCCOMB_X18_Y23_N6; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.150 ns) 1.962 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0 3 COMB LCCOMB_X18_Y23_N26 18 " "Info: 3: + IC(0.276 ns) + CELL(0.150 ns) = 1.962 ns; Loc. = LCCOMB_X18_Y23_N26; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 928 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.359 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1 4 COMB LCCOMB_X18_Y23_N20 1 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 2.359 ns; Loc. = LCCOMB_X18_Y23_N20; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.437 ns) 3.260 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 5 COMB LCCOMB_X19_Y23_N4 1 " "Info: 5: + IC(0.464 ns) + CELL(0.437 ns) = 3.260 ns; Loc. = LCCOMB_X19_Y23_N4; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 3.786 ns sld_hub:auto_hub\|tdo~3 6 COMB LCCOMB_X19_Y23_N2 1 " "Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 3.786 ns; Loc. = LCCOMB_X19_Y23_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 4.177 ns sld_hub:auto_hub\|tdo~5 7 COMB LCCOMB_X19_Y23_N22 1 " "Info: 7: + IC(0.241 ns) + CELL(0.150 ns) = 4.177 ns; Loc. = LCCOMB_X19_Y23_N22; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.261 ns sld_hub:auto_hub\|tdo 8 REG LCFF_X19_Y23_N23 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 4.261 ns; Loc. = LCFF_X19_Y23_N23; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.684 ns ( 39.52 % ) " "Info: Total cell delay = 1.684 ns ( 39.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.577 ns ( 60.48 % ) " "Info: Total interconnect delay = 2.577 ns ( 60.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.261 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.261 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.098ns 0.276ns 0.247ns 0.464ns 0.251ns 0.241ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.437ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.433 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 2013 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 2013; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 4.433 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X19_Y23_N23 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 4.433 ns; Loc. = LCFF_X19_Y23_N23; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.896 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.896 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.433 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.433 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.428 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 2013 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 2013; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 4.428 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] 3 REG LCFF_X19_Y24_N23 26 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 4.428 ns; Loc. = LCFF_X19_Y24_N23; Fanout = 26; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.13 % ) " "Info: Total cell delay = 0.537 ns ( 12.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.891 ns ( 87.87 % ) " "Info: Total interconnect delay = 3.891 ns ( 87.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.428 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.874ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.433 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.433 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.428 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.874ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.261 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.261 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.098ns 0.276ns 0.247ns 0.464ns 0.251ns 0.241ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.437ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.433 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.433 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.428 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.874ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 memory VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a9~portb_datain_reg0 memory VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a9~portb_memory_reg0 2.646 ns " "Info: Minimum slack time is 2.646 ns for clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" between source memory \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a9~portb_datain_reg0\" and destination memory \"VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a9~portb_memory_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.634 ns + Shortest memory memory " "Info: + Shortest memory to memory delay is 2.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a9~portb_datain_reg0 1 MEM M4K_X13_Y31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y31; Fanout = 1; MEM Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a9~portb_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_esn1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_esn1.tdf" 361 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.634 ns) 2.634 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a9~portb_memory_reg0 2 MEM M4K_X13_Y31 0 " "Info: 2: + IC(0.000 ns) + CELL(2.634 ns) = 2.634 ns; Loc. = M4K_X13_Y31; Fanout = 0; MEM Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a9~portb_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_esn1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_esn1.tdf" 361 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.634 ns ( 100.00 % ) " "Info: Total cell delay = 2.634 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.634ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.012 ns - Smallest memory memory " "Info: - Smallest memory to memory requirement is -0.012 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 100.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.037 ns + Smallest " "Info: + Smallest clock skew is -0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 destination 2.689 ns + Longest memory " "Info: + Longest clock path from clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" to destination memory is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 360 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 360; COMB Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.636 ns) 2.689 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a9~portb_memory_reg0 3 MEM M4K_X13_Y31 0 " "Info: 3: + IC(0.962 ns) + CELL(0.636 ns) = 2.689 ns; Loc. = M4K_X13_Y31; Fanout = 0; MEM Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a9~portb_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_esn1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_esn1.tdf" 361 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.636 ns ( 23.65 % ) " "Info: Total cell delay = 0.636 ns ( 23.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.053 ns ( 76.35 % ) " "Info: Total interconnect delay = 2.053 ns ( 76.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_memory_reg0 {} } { 0.000ns 1.091ns 0.962ns } { 0.000ns 0.000ns 0.636ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 source 2.726 ns - Shortest memory " "Info: - Shortest clock path from clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0\" to source memory is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 360 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 360; COMB Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.673 ns) 2.726 ns VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a9~portb_datain_reg0 3 MEM M4K_X13_Y31 1 " "Info: 3: + IC(0.962 ns) + CELL(0.673 ns) = 2.726 ns; Loc. = M4K_X13_Y31; Fanout = 1; MEM Node = 'VgaAdapter:inst\|altsyncram:frameBufferRam\|altsyncram_e2d1:auto_generated\|altsyncram_esn1:altsyncram1\|ram_block2a9~portb_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_esn1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_esn1.tdf" 361 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.673 ns ( 24.69 % ) " "Info: Total cell delay = 0.673 ns ( 24.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.053 ns ( 75.31 % ) " "Info: Total interconnect delay = 2.053 ns ( 75.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 {} } { 0.000ns 1.091ns 0.962ns } { 0.000ns 0.000ns 0.673ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_memory_reg0 {} } { 0.000ns 1.091ns 0.962ns } { 0.000ns 0.000ns 0.636ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 {} } { 0.000ns 1.091ns 0.962ns } { 0.000ns 0.000ns 0.673ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_esn1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_esn1.tdf" 361 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_esn1.tdf" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/db/altsyncram_esn1.tdf" 361 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_memory_reg0 {} } { 0.000ns 1.091ns 0.962ns } { 0.000ns 0.000ns 0.636ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 {} } { 0.000ns 1.091ns 0.962ns } { 0.000ns 0.000ns 0.673ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.634ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_memory_reg0 {} } { 0.000ns 1.091ns 0.962ns } { 0.000ns 0.000ns 0.636ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk0~clkctrl {} VgaAdapter:inst|altsyncram:frameBufferRam|altsyncram_e2d1:auto_generated|altsyncram_esn1:altsyncram1|ram_block2a9~portb_datain_reg0 {} } { 0.000ns 1.091ns 0.962ns } { 0.000ns 0.000ns 0.673ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 register VgaAdapter:inst\|VGA_VS1 register VgaAdapter:inst\|VGA_VS 522 ps " "Info: Minimum slack time is 522 ps for clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" between source register \"VgaAdapter:inst\|VGA_VS1\" and destination register \"VgaAdapter:inst\|VGA_VS\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.538 ns + Shortest register register " "Info: + Shortest register to register delay is 0.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VgaAdapter:inst\|VGA_VS1 1 REG LCFF_X28_Y29_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y29_N19; Fanout = 1; REG Node = 'VgaAdapter:inst\|VGA_VS1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VgaAdapter:inst|VGA_VS1 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.149 ns) 0.454 ns VgaAdapter:inst\|VGA_VS~feeder 2 COMB LCCOMB_X28_Y29_N16 1 " "Info: 2: + IC(0.305 ns) + CELL(0.149 ns) = 0.454 ns; Loc. = LCCOMB_X28_Y29_N16; Fanout = 1; COMB Node = 'VgaAdapter:inst\|VGA_VS~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VgaAdapter:inst|VGA_VS1 VgaAdapter:inst|VGA_VS~feeder } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.538 ns VgaAdapter:inst\|VGA_VS 3 REG LCFF_X28_Y29_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.538 ns; Loc. = LCFF_X28_Y29_N17; Fanout = 3; REG Node = 'VgaAdapter:inst\|VGA_VS'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VgaAdapter:inst|VGA_VS~feeder VgaAdapter:inst|VGA_VS } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.31 % ) " "Info: Total cell delay = 0.233 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.305 ns ( 56.69 % ) " "Info: Total interconnect delay = 0.305 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { VgaAdapter:inst|VGA_VS1 VgaAdapter:inst|VGA_VS~feeder VgaAdapter:inst|VGA_VS } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.538 ns" { VgaAdapter:inst|VGA_VS1 {} VgaAdapter:inst|VGA_VS~feeder {} VgaAdapter:inst|VGA_VS {} } { 0.000ns 0.305ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 destination 2.649 ns + Longest register " "Info: + Longest clock path from clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" to destination register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 347 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 347; COMB Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns VgaAdapter:inst\|VGA_VS 3 REG LCFF_X28_Y29_N17 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X28_Y29_N17; Fanout = 3; REG Node = 'VgaAdapter:inst\|VGA_VS'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_VS } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_VS } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|VGA_VS {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 source 2.649 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 347 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 347; COMB Node = 'VGA_clk:tenMhzvlovk\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns VgaAdapter:inst\|VGA_VS1 3 REG LCFF_X28_Y29_N19 1 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X28_Y29_N19; Fanout = 1; REG Node = 'VgaAdapter:inst\|VGA_VS1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_VS1 } "NODE_NAME" } } { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_VS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|VGA_VS1 {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_VS } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|VGA_VS {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_VS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|VGA_VS1 {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 204 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_Adapter.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/VGA_Adapter.v" 73 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_VS } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|VGA_VS {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_VS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|VGA_VS1 {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { VgaAdapter:inst|VGA_VS1 VgaAdapter:inst|VGA_VS~feeder VgaAdapter:inst|VGA_VS } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.538 ns" { VgaAdapter:inst|VGA_VS1 {} VgaAdapter:inst|VGA_VS~feeder {} VgaAdapter:inst|VGA_VS {} } { 0.000ns 0.305ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_VS } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|VGA_VS {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl VgaAdapter:inst|VGA_VS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1 {} VGA_clk:tenMhzvlovk|altpll:altpll_component|_clk1~clkctrl {} VgaAdapter:inst|VGA_VS1 {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 1 REG LCFF_X23_Y16_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y16_N13; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0 2 COMB LCCOMB_X23_Y16_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X23_Y16_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X23_Y16_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X23_Y16_N13; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.688 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 5373 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 5373; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X23_Y16_N13 2 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X23_Y16_N13; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLOCK_50 CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.688 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 5373 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 5373; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X23_Y16_N13 2 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X23_Y16_N13; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLOCK_50 CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLOCK_50 CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 933 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLOCK_50 CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { CLOCK_50 CLOCK_50~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "in\[2\] SW\[14\] CLOCK_50 10.978 ns register " "Info: tsu for register \"in\[2\]\" (data pin = \"SW\[14\]\", clock pin = \"CLOCK_50\") is 10.978 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.684 ns + Longest pin register " "Info: + Longest pin to register delay is 13.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 PIN PIN_U3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 3; PIN Node = 'SW\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.373 ns) + CELL(0.275 ns) 7.490 ns Equal1~3 2 COMB LCCOMB_X23_Y22_N0 1 " "Info: 2: + IC(6.373 ns) + CELL(0.275 ns) = 7.490 ns; Loc. = LCCOMB_X23_Y22_N0; Fanout = 1; COMB Node = 'Equal1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.648 ns" { SW[14] Equal1~3 } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.275 ns) 8.669 ns Equal1~4 3 COMB LCCOMB_X28_Y23_N26 2 " "Info: 3: + IC(0.904 ns) + CELL(0.275 ns) = 8.669 ns; Loc. = LCCOMB_X28_Y23_N26; Fanout = 2; COMB Node = 'Equal1~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { Equal1~3 Equal1~4 } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.150 ns) 10.542 ns Equal0~0 4 COMB LCCOMB_X27_Y9_N16 15 " "Info: 4: + IC(1.723 ns) + CELL(0.150 ns) = 10.542 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 15; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { Equal1~4 Equal0~0 } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 435 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.398 ns) 11.639 ns in\[2\]~30 5 COMB LCCOMB_X29_Y9_N14 4 " "Info: 5: + IC(0.699 ns) + CELL(0.398 ns) = 11.639 ns; Loc. = LCCOMB_X29_Y9_N14; Fanout = 4; COMB Node = 'in\[2\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { Equal0~0 in[2]~30 } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.271 ns) 12.196 ns in~27 6 COMB LCCOMB_X29_Y9_N6 1 " "Info: 6: + IC(0.286 ns) + CELL(0.271 ns) = 12.196 ns; Loc. = LCCOMB_X29_Y9_N6; Fanout = 1; COMB Node = 'in~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { in[2]~30 in~27 } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 12.897 ns in~28 7 COMB LCCOMB_X29_Y9_N12 1 " "Info: 7: + IC(0.263 ns) + CELL(0.438 ns) = 12.897 ns; Loc. = LCCOMB_X29_Y9_N12; Fanout = 1; COMB Node = 'in~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { in~27 in~28 } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 13.600 ns in~29 8 COMB LCCOMB_X29_Y9_N16 1 " "Info: 8: + IC(0.265 ns) + CELL(0.438 ns) = 13.600 ns; Loc. = LCCOMB_X29_Y9_N16; Fanout = 1; COMB Node = 'in~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { in~28 in~29 } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.684 ns in\[2\] 9 REG LCFF_X29_Y9_N17 29 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 13.684 ns; Loc. = LCFF_X29_Y9_N17; Fanout = 29; REG Node = 'in\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { in~29 in[2] } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.171 ns ( 23.17 % ) " "Info: Total cell delay = 3.171 ns ( 23.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.513 ns ( 76.83 % ) " "Info: Total interconnect delay = 10.513 ns ( 76.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.684 ns" { SW[14] Equal1~3 Equal1~4 Equal0~0 in[2]~30 in~27 in~28 in~29 in[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.684 ns" { SW[14] {} SW[14]~combout {} Equal1~3 {} Equal1~4 {} Equal0~0 {} in[2]~30 {} in~27 {} in~28 {} in~29 {} in[2] {} } { 0.000ns 0.000ns 6.373ns 0.904ns 1.723ns 0.699ns 0.286ns 0.263ns 0.265ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.150ns 0.398ns 0.271ns 0.438ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 433 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.670 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 5373 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 5373; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns in\[2\] 3 REG LCFF_X29_Y9_N17 29 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X29_Y9_N17; Fanout = 29; REG Node = 'in\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLOCK_50~clkctrl in[2] } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50 CLOCK_50~clkctrl in[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} in[2] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.684 ns" { SW[14] Equal1~3 Equal1~4 Equal0~0 in[2]~30 in~27 in~28 in~29 in[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.684 ns" { SW[14] {} SW[14]~combout {} Equal1~3 {} Equal1~4 {} Equal0~0 {} in[2]~30 {} in~27 {} in~28 {} in~29 {} in[2] {} } { 0.000ns 0.000ns 6.373ns 0.904ns 1.723ns 0.699ns 0.286ns 0.263ns 0.265ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.150ns 0.398ns 0.271ns 0.438ns 0.438ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK_50 CLOCK_50~clkctrl in[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} in[2] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 SRAM_ADDR\[0\] spot\[0\] 10.391 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"SRAM_ADDR\[0\]\" through register \"spot\[0\]\" is 10.391 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.667 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 5373 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 5373; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns spot\[0\] 3 REG LCFF_X41_Y13_N29 9 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X41_Y13_N29; Fanout = 9; REG Node = 'spot\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK_50~clkctrl spot[0] } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl spot[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} spot[0] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 433 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.474 ns + Longest register pin " "Info: + Longest register to pin delay is 7.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns spot\[0\] 1 REG LCFF_X41_Y13_N29 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y13_N29; Fanout = 9; REG Node = 'spot\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { spot[0] } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.656 ns) + CELL(2.818 ns) 7.474 ns SRAM_ADDR\[0\] 2 PIN PIN_AE4 0 " "Info: 2: + IC(4.656 ns) + CELL(2.818 ns) = 7.474 ns; Loc. = PIN_AE4; Fanout = 0; PIN Node = 'SRAM_ADDR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.474 ns" { spot[0] SRAM_ADDR[0] } "NODE_NAME" } } { "conv_2D_SRAM_VGA_RS232.v" "" { Text "M:/SUMMER_2010/conv_2D_SRAM_VGA_RS232/conv_2D_SRAM_VGA_RS232.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 37.70 % ) " "Info: Total cell delay = 2.818 ns ( 37.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.656 ns ( 62.30 % ) " "Info: Total interconnect delay = 4.656 ns ( 62.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.474 ns" { spot[0] SRAM_ADDR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.474 ns" { spot[0] {} SRAM_ADDR[0] {} } { 0.000ns 4.656ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl spot[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} spot[0] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.474 ns" { spot[0] SRAM_ADDR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.474 ns" { spot[0] {} SRAM_ADDR[0] {} } { 0.000ns 4.656ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.473 ns register " "Info: th for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.473 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.430 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 2013 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 2013; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 4.430 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\] 3 REG LCFF_X17_Y23_N29 1 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 4.430 ns; Loc. = LCFF_X17_Y23_N29; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.12 % ) " "Info: Total cell delay = 0.537 ns ( 12.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.893 ns ( 87.88 % ) " "Info: Total interconnect delay = 3.893 ns ( 87.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.430 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.430 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3] {} } { 0.000ns 2.874ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.223 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.150 ns) 2.139 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~18 2 COMB LCCOMB_X17_Y23_N28 1 " "Info: 2: + IC(1.989 ns) + CELL(0.150 ns) = 2.139 ns; Loc. = LCCOMB_X17_Y23_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~18 } "NODE_NAME" } } { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.223 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\] 3 REG LCFF_X17_Y23_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.223 ns; Loc. = LCFF_X17_Y23_N29; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~18 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "sld_rom_sr.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 10.53 % ) " "Info: Total cell delay = 0.234 ns ( 10.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.989 ns ( 89.47 % ) " "Info: Total interconnect delay = 1.989 ns ( 89.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~18 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.223 ns" { altera_internal_jtag~TDIUTAP {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~18 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3] {} } { 0.000ns 1.989ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.430 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.430 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3] {} } { 0.000ns 2.874ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { altera_internal_jtag~TDIUTAP sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~18 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.223 ns" { altera_internal_jtag~TDIUTAP {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~18 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3] {} } { 0.000ns 1.989ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 25 11:51:31 2010 " "Info: Processing ended: Fri Jun 25 11:51:31 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
