#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 11 17:47:35 2023
# Process ID: 11660
# Current directory: D:/computerdesign/OExp02-IP2SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1888 D:\computerdesign\OExp02-IP2SOC\OExp02-IP2SOC.xpr
# Log file: D:/computerdesign/OExp02-IP2SOC/vivado.log
# Journal file: D:/computerdesign/OExp02-IP2SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.xpr
update_compile_order -fileset sources_1
eupdate_ip_catalog -rebuild
set_property  ip_repo_paths  {d:/computerdesign/OExp02-IP2SOC d:/computerdesign/ip} [current_project]
update_ip_catalog
create_ip -name SCPU -vendor xilinx.com -library user -version 1.0 -module_name SCPU_0
generate_target {instantiation_template} [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_1/SCPU_0.xci]
set_property generate_synth_checkpoint false [get_files  d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_1/SCPU_0.xci]
generate_target all [get_files  d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_1/SCPU_0.xci]
export_ip_user_files -of_objects [get_files d:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_0_1/SCPU_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/computeset_property  ip_repo_paths  {d:/computerdesign/ip/SCPU d:/computerdesign/OExp02-IP2SOC d:/computerdesign/ip} [current_project]
update_ip_catalog
sim_scripts -ip_user_files_dir D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_1/SCPU_1.xci] -no_script -reset -force -quiet
remove_files  D:/computerdesign/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/SCPU_1/SCPU_1.xci
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
