WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2558853 heartbeat IPC: 3.90801 cumulative IPC: 3.90801 (Simulation time: 0 hr 3 min 7 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2558854 cumulative IPC: 3.908 (Simulation time: 0 hr 3 min 7 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2558854 (Simulation time: 0 hr 3 min 7 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 6338452 heartbeat IPC: 2.64579 cumulative IPC: 2.64579 (Simulation time: 0 hr 7 min 41 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 10140298 heartbeat IPC: 2.63031 cumulative IPC: 2.63803 (Simulation time: 0 hr 12 min 10 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 14001353 heartbeat IPC: 2.58997 cumulative IPC: 2.62181 (Simulation time: 0 hr 16 min 48 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 17881530 heartbeat IPC: 2.57721 cumulative IPC: 2.61052 (Simulation time: 0 hr 21 min 2 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 21729286 heartbeat IPC: 2.59892 cumulative IPC: 2.60819 (Simulation time: 0 hr 24 min 15 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 19170433 cumulative IPC: 2.60819 (Simulation time: 0 hr 24 min 15 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 19170433 (Simulation time: 0 hr 24 min 15 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.60819 instructions: 50000002 cycles: 19170433
CPU 0 Branch Prediction Accuracy: 99.2795% MPKI: 0.82556 Average ROB Occupancy at Mispredict: 114.164
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05126
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.77266
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     532802  HIT:     380272  MISS:     152530
LLC LOAD         ACCESS:     342464  HIT:     203794  MISS:     138670
LLC RFO          ACCESS:      98125  HIT:      86687  MISS:      11438
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      89382  HIT:      88797  MISS:        585
LLC TRANSLATION  ACCESS:       2831  HIT:        994  MISS:       1837
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 191.813 cycles
cpu0_DTLB TOTAL       ACCESS:   13226946  HIT:   13082510  MISS:     144436
cpu0_DTLB LOAD         ACCESS:   13226946  HIT:   13082510  MISS:     144436
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.9103 cycles
cpu0_ITLB TOTAL       ACCESS:     233347  HIT:     225297  MISS:       8050
cpu0_ITLB LOAD         ACCESS:     233347  HIT:     225297  MISS:       8050
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.46771 cycles
cpu0_L1D TOTAL       ACCESS:   14146014  HIT:   10622092  MISS:    3523922
cpu0_L1D LOAD         ACCESS:   10301667  HIT:    7894831  MISS:    2406836
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3839965  HIT:    2727085  MISS:    1112880
cpu0_L1D TRANSLATION  ACCESS:       4382  HIT:        176  MISS:       4206
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.6207 cycles
cpu0_L1I TOTAL       ACCESS:     280354  HIT:     149957  MISS:     130397
cpu0_L1I LOAD         ACCESS:     280354  HIT:     149957  MISS:     130397
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.6451 cycles
cpu0_L2C TOTAL       ACCESS:    1365669  HIT:     922246  MISS:     443423
cpu0_L2C LOAD         ACCESS:     811232  HIT:     468767  MISS:     342465
cpu0_L2C RFO          ACCESS:     274030  HIT:     175905  MISS:      98125
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     277287  HIT:     277285  MISS:          2
cpu0_L2C TRANSLATION  ACCESS:       3120  HIT:        289  MISS:       2831
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 86.3413 cycles
cpu0_STLB TOTAL       ACCESS:      43781  HIT:      41318  MISS:       2463
cpu0_STLB LOAD         ACCESS:      43781  HIT:      41318  MISS:       2463
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 503.24 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      73109
  ROW_BUFFER_MISS:      78836
 AVG DBUS CONGESTED CYCLE:    3.85642
 WQ ROW_BUFFER_HIT:       6364
  ROW_BUFFER_MISS:      33974  FULL:          0

