{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__258.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "reg_8_1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8_2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8_3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8_4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8_5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8_6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8_7":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8_8":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8in_1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8in_2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8in_3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8in_4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8in_5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8in_6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8in_7":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_8in_8":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_7_1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_7_2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_7_3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_7_4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_7_5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_7_6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_7_7":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_6_1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_6_2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_6_3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_6_4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_6_5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_6_6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },          
          "reg_5_1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_5_2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_5_3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_5_4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_5_5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_4_1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_4_2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_4_3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_4_4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_3_1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_3_2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_3_3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_2_1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_2_2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "reg_1_1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "add_288_312_313":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_290_310_311":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_292_309_310":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_294_308_309":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_296_307_308":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_298_306_307":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_300_305_306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_302_304_305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_311_312":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p11__287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "const_p12__293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "const_p13__299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "const_p14__289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "const_p16__303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "const_p17__291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const_p18__297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "const_p19__301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "const_p255__295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mul_hw_input_global_wrapper_stencil_1_287_288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_2_289_290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_3_291_292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_4_293_294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_5_295_296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_6_297_298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_7_299_300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_8_301_302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_9_303_304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","reg_8in_8.in"],
          ["reg_8in_1.out", "add_conv_stencil_1_311_312.in0"],
          ["reg_8in_1.in", "reg_8in_2.out"],
          ["reg_8in_2.in", "reg_8in_3.out"],
          ["reg_8in_3.in", "reg_8in_4.out"],
          ["reg_8in_4.in", "reg_8in_5.out"],
          ["reg_8in_5.in", "reg_8in_6.out"],
          ["reg_8in_6.in", "reg_8in_7.out"],
          ["reg_8in_7.in", "reg_8in_8.out"],
          ["mul_hw_input_global_wrapper_stencil_1_287_288.out","reg_8_8.in"],
          ["reg_8_1.out", "add_288_312_313.in0"],
          ["reg_8_1.in", "reg_8_2.out"],
          ["reg_8_2.in", "reg_8_3.out"],
          ["reg_8_3.in", "reg_8_4.out"],
          ["reg_8_4.in", "reg_8_5.out"],
          ["reg_8_5.in", "reg_8_6.out"],
          ["reg_8_6.in", "reg_8_7.out"],
          ["reg_8_7.in", "reg_8_8.out"],
          ["mul_hw_input_global_wrapper_stencil_2_289_290.out","reg_7_7.in"],
          ["reg_7_1.out", "add_290_310_311.in0"],
          ["reg_7_1.in", "reg_7_2.out"],
          ["reg_7_2.in", "reg_7_3.out"],
          ["reg_7_3.in", "reg_7_4.out"],
          ["reg_7_4.in", "reg_7_5.out"],
          ["reg_7_5.in", "reg_7_6.out"],
          ["reg_7_6.in", "reg_7_7.out"],
          ["mul_hw_input_global_wrapper_stencil_3_291_292.out","reg_6_6.in"],
          ["reg_6_1.out", "add_292_309_310.in0"],
          ["reg_6_1.in", "reg_6_2.out"],
          ["reg_6_2.in", "reg_6_3.out"],
          ["reg_6_3.in", "reg_6_4.out"],
          ["reg_6_4.in", "reg_6_5.out"],
          ["reg_6_5.in", "reg_6_6.out"],
          ["mul_hw_input_global_wrapper_stencil_4_293_294.out","reg_5_5.in"],
          ["reg_5_1.out", "add_294_308_309.in0"],
          ["reg_5_1.in", "reg_5_2.out"],
          ["reg_5_2.in", "reg_5_3.out"],
          ["reg_5_3.in", "reg_5_4.out"],
          ["reg_5_4.in", "reg_5_5.out"],
          ["mul_hw_input_global_wrapper_stencil_5_295_296.out","reg_4_4.in"],
          ["reg_4_1.out", "add_296_307_308.in0"],
          ["reg_4_1.in", "reg_4_2.out"],
          ["reg_4_2.in", "reg_4_3.out"],
          ["reg_4_3.in", "reg_4_4.out"],
          ["mul_hw_input_global_wrapper_stencil_6_297_298.out","reg_3_3.in"],
          ["reg_3_1.out", "add_298_306_307.in0"],
          ["reg_3_1.in", "reg_3_2.out"],
          ["reg_3_2.in", "reg_3_3.out"],
          ["mul_hw_input_global_wrapper_stencil_7_299_300.out","reg_2_2.in"],
          ["reg_2_1.out", "add_300_305_306.in0"],
          ["reg_2_1.in", "reg_2_2.out"],
          ["add_conv_stencil_1_311_312.out","add_288_312_313.in1"],
          ["self.out_conv_stencil","add_288_312_313.out"],
          ["add_292_309_310.out","add_290_310_311.in1"],
          ["add_conv_stencil_1_311_312.in1","add_290_310_311.out"],
          ["add_294_308_309.out","add_292_309_310.in1"],
          ["add_296_307_308.out","add_294_308_309.in1"],
          ["add_298_306_307.out","add_296_307_308.in1"],
          ["add_300_305_306.out","add_298_306_307.in1"],
          ["add_302_304_305.out","add_300_305_306.in1"],
          ["mul_hw_input_global_wrapper_stencil_8_301_302.out","add_302_304_305.in0"],
          ["mul_hw_input_global_wrapper_stencil_9_303_304.out","add_302_304_305.in1"],
          ["mul_hw_input_global_wrapper_stencil_1_287_288.in1","const_p11__287.out"],
          ["mul_hw_input_global_wrapper_stencil_4_293_294.in1","const_p12__293.out"],
          ["mul_hw_input_global_wrapper_stencil_7_299_300.in1","const_p13__299.out"],
          ["mul_hw_input_global_wrapper_stencil_2_289_290.in1","const_p14__289.out"],
          ["mul_hw_input_global_wrapper_stencil_9_303_304.in1","const_p16__303.out"],
          ["mul_hw_input_global_wrapper_stencil_3_291_292.in1","const_p17__291.out"],
          ["mul_hw_input_global_wrapper_stencil_6_297_298.in1","const_p18__297.out"],
          ["mul_hw_input_global_wrapper_stencil_8_301_302.in1","const_p19__301.out"],
          ["mul_hw_input_global_wrapper_stencil_5_295_296.in1","const_p255__295.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_1_287_288.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_2_289_290.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_input_global_wrapper_stencil_3_291_292.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_input_global_wrapper_stencil_4_293_294.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_input_global_wrapper_stencil_5_295_296.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_input_global_wrapper_stencil_6_297_298.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_input_global_wrapper_stencil_7_299_300.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_input_global_wrapper_stencil_8_301_302.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.8","mul_hw_input_global_wrapper_stencil_9_303_304.in0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      }
    }
  }
}
}
