$date
  Sat Feb 10 22:16:20 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module demultiplexer1_8_tb $end
$var reg 1 ! input_test $end
$var reg 3 " select_test[2:0] $end
$var reg 8 # output_test[7:0] $end
$scope module demux $end
$var reg 1 $ i $end
$var reg 3 % s[2:0] $end
$var reg 8 & o[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
bUUU "
b00000000 #
U$
bUUU %
b00000000 &
#500000000000000
0!
b000 "
0$
b000 %
#1000000000000000
1!
b111 "
b10000000 #
1$
b111 %
b10000000 &
#1500000000000000
