design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_data_extract_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_data_extract_0_0/sim/design_1_data_extract_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_dds_signal_generator_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_dds_signal_generator_0_0/sim/design_1_dds_signal_generator_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_digital_trigger_dete_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_digital_trigger_dete_0_0/sim/design_1_digital_trigger_dete_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_key_debounce_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_key_debounce_0_0/sim/design_1_key_debounce_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_trigger_controller_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_trigger_controller_0_1/sim/design_1_trigger_controller_0_1.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_adc_data_acquisition_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_adc_data_acquisition_0_0/sim/design_1_adc_data_acquisition_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_xlconstant_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_blk_mem_gen_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_2_0/sim/design_1_blk_mem_gen_2_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_sin_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sin_0/sim/design_1_sin_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_square_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_square_0/sim/design_1_square_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_fifo_generator_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_ila_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
