<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0G511X Driver Library: dl_unicommspi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0G511X Driver Library
   &#160;<span id="projectnumber">2.06.00.05</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1ec8ed615bc2da65e0c30f17adbe5612.html">bazel-out</a></li><li class="navelem"><a class="el" href="dir_81796cf7b8c85abf4aaa4478eac07be3.html">k8-opt</a></li><li class="navelem"><a class="el" href="dir_7d9ef33ae1d656eb0f786113430116c5.html">bin</a></li><li class="navelem"><a class="el" href="dir_e0abc62f7a8fffc210aad9d69afc4cc1.html">docs</a></li><li class="navelem"><a class="el" href="dir_f0e6007746a7b6bf614bd6d461732893.html">english</a></li><li class="navelem"><a class="el" href="dir_879c3da419080b6b5ca3ffff95d8ae9b.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_b59ecfbcd2772f6778c531a1aca033ec.html">mspm0g511x_api_guide-srcs</a></li><li class="navelem"><a class="el" href="dir_cb2bbf0ee5b6af32b94443db1d233f7d.html">source</a></li><li class="navelem"><a class="el" href="dir_7b3159b2fbb2ba97caa6fb2adfbe2165.html">ti</a></li><li class="navelem"><a class="el" href="dir_5ec4ec13c831c0fb0a2fba9f9af26c32.html">driverlib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">dl_unicommspi.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Unified Communication Module (UNICOMM) - Serial Peripheral Interface (SPI) Driver Library. </p>
<hr/>
</div><div class="textblock"><code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;ti/devices/msp/msp.h&gt;</code><br />
<code>#include &lt;<a class="el" href="dl__common_8h_source.html">ti/driverlib/dl_common.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="dl__unicomm_8h_source.html">ti/driverlib/dl_unicomm.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for dl_unicommspi.h:</div>
<div class="dyncontent">
<div class="center"><img src="dl__unicommspi_8h__incl.png" border="0" usemap="#dl__unicommspi_8h" alt=""/></div>
<map name="dl__unicommspi_8h" id="dl__unicommspi_8h">
<area shape="rect" id="node5" href="dl__common_8h.html" title="DriverLib Common APIs. " alt="" coords="261,155,443,181"/>
<area shape="rect" id="node6" href="dl__unicomm_8h.html" title="Unified Communication Module (UNICOMM) Driver Library. " alt="" coords="133,80,318,107"/>
</map>
</div>
</div>
<p><a href="dl__unicommspi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___s_p_i___config.html">DL_SPI_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration struct for <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gab47994cea732172bd1b81923f232b6b8">DL_SPI_init</a>.  <a href="struct_d_l___s_p_i___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration struct for <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaeea39e3ece5635dd135b7c0cc1d5cb4c">DL_SPI_setClockConfig</a>.  <a href="struct_d_l___s_p_i___clock_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure to backup SPI peripheral state before going to STOP/STANDBY mode. Not required after PG 1.0 silicon. Used by <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5bacdf4f896de8130a47eb26af0d827e">DL_SPI_saveConfiguration</a> and <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gae3bab006f7f434b4e7e2a8abe31aad97">DL_SPI_restoreConfiguration</a>.  <a href="struct_d_l___s_p_i__backup_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1f6e013f4b39760684a3d6414fffd106"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___c_d___m_o_d_e.html#ga1f6e013f4b39760684a3d6414fffd106">DL_SPI_CD_MODE_DATA</a>&#160;&#160;&#160;(UNICOMMSPI_CTL1_CDMODE_DATA &gt;&gt; UNICOMMSPI_CTL1_CDMODE_OFS)</td></tr>
<tr class="memdesc:ga1f6e013f4b39760684a3d6414fffd106"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mode. <br /></td></tr>
<tr class="separator:ga1f6e013f4b39760684a3d6414fffd106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a5796da0f80315d88f609d739756b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___c_d___m_o_d_e.html#ga70a5796da0f80315d88f609d739756b6">DL_SPI_CD_MODE_COMMAND</a>&#160;&#160;&#160;(UNICOMMSPI_CTL1_CDMODE_COMMAND &gt;&gt; UNICOMMSPI_CTL1_CDMODE_OFS)</td></tr>
<tr class="memdesc:ga70a5796da0f80315d88f609d739756b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command mode. <br /></td></tr>
<tr class="separator:ga70a5796da0f80315d88f609d739756b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129202ee86d2dc54019e738cf2d04f6e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga129202ee86d2dc54019e738cf2d04f6e">DL_SPI_INTERRUPT_DMA_DONE_TX</a>&#160;&#160;&#160;(UNICOMMSPI_CPU_INT_IMASK_DMA_DONE_TX_SET)</td></tr>
<tr class="memdesc:ga129202ee86d2dc54019e738cf2d04f6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA done 1 event for transmit interrupt. <br /></td></tr>
<tr class="separator:ga129202ee86d2dc54019e738cf2d04f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974cc5157e0bdfe272de2a06bfda32b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga974cc5157e0bdfe272de2a06bfda32b9">DL_SPI_INTERRUPT_DMA_DONE_RX</a>&#160;&#160;&#160;(UNICOMMSPI_CPU_INT_IMASK_DMA_DONE_RX_SET)</td></tr>
<tr class="memdesc:ga974cc5157e0bdfe272de2a06bfda32b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA done 1 event for receive interrupt. <br /></td></tr>
<tr class="separator:ga974cc5157e0bdfe272de2a06bfda32b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac816d3e0e3175c524f1d7c339b2265fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gac816d3e0e3175c524f1d7c339b2265fa">DL_SPI_INTERRUPT_DMA_PREIRQ_RX</a>&#160;&#160;&#160;(UNICOMMSPI_CPU_INT_IMASK_DMA_PREIRQ_RX_SET)</td></tr>
<tr class="memdesc:gac816d3e0e3175c524f1d7c339b2265fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA done 1 event for PREIRQ RX interrupt. <br /></td></tr>
<tr class="separator:gac816d3e0e3175c524f1d7c339b2265fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc26c9cdd0714819c7991639837dcd8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga0fc26c9cdd0714819c7991639837dcd8">DL_SPI_INTERRUPT_DMA_PREIRQ_TX</a>&#160;&#160;&#160;(UNICOMMSPI_CPU_INT_IMASK_DMA_PREIRQ_TX_SET)</td></tr>
<tr class="memdesc:ga0fc26c9cdd0714819c7991639837dcd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA done 1 event for PREIRQ TX interrupt. <br /></td></tr>
<tr class="separator:ga0fc26c9cdd0714819c7991639837dcd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4a394394a7aa4506d23cd6bd9bf192"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga6d4a394394a7aa4506d23cd6bd9bf192">DL_SPI_INTERRUPT_LTOUT</a>&#160;&#160;&#160;(UNICOMMSPI_CPU_INT_IMASK_LTOUT_SET)</td></tr>
<tr class="memdesc:ga6d4a394394a7aa4506d23cd6bd9bf192"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA done 1 event for LTOUT interrupt. <br /></td></tr>
<tr class="separator:ga6d4a394394a7aa4506d23cd6bd9bf192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0ad6714fe1f645ade64397a0082613"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaee0ad6714fe1f645ade64397a0082613">DL_SPI_INTERRUPT_IDLE</a>&#160;&#160;&#160;(UNICOMMSPI_CPU_INT_IMASK_IDLE_SET)</td></tr>
<tr class="memdesc:gaee0ad6714fe1f645ade64397a0082613"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI has finished transfers and changed into idle mode interrupt. <br /></td></tr>
<tr class="separator:gaee0ad6714fe1f645ade64397a0082613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb0812c715638d4e8e5eeb4afd7c19d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga0eb0812c715638d4e8e5eeb4afd7c19d">DL_SPI_INTERRUPT_TX_EMPTY</a>&#160;&#160;&#160;(UNICOMMSPI_CPU_INT_IMASK_TXEMPTY_SET)</td></tr>
<tr class="memdesc:ga0eb0812c715638d4e8e5eeb4afd7c19d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO empty interrupt. <br /></td></tr>
<tr class="separator:ga0eb0812c715638d4e8e5eeb4afd7c19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35b59023bd0c7f532930941c6630445"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaf35b59023bd0c7f532930941c6630445">DL_SPI_INTERRUPT_TX</a>&#160;&#160;&#160;(UNICOMMSPI_CPU_INT_IMASK_TX_SET)</td></tr>
<tr class="memdesc:gaf35b59023bd0c7f532930941c6630445"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO interrupt. <br /></td></tr>
<tr class="separator:gaf35b59023bd0c7f532930941c6630445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dae0f606942387e5ca2c7599ce71562"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga0dae0f606942387e5ca2c7599ce71562">DL_SPI_INTERRUPT_RX</a>&#160;&#160;&#160;(UNICOMMSPI_CPU_INT_IMASK_RX_SET)</td></tr>
<tr class="memdesc:ga0dae0f606942387e5ca2c7599ce71562"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO interrupt. <br /></td></tr>
<tr class="separator:ga0dae0f606942387e5ca2c7599ce71562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d72aa44bc46a2d87c3bb32117a1ac56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga2d72aa44bc46a2d87c3bb32117a1ac56">DL_SPI_INTERRUPT_RX_TIMEOUT</a>&#160;&#160;&#160;(UNICOMMSPI_CPU_INT_IMASK_RTOUT_SET)</td></tr>
<tr class="memdesc:ga2d72aa44bc46a2d87c3bb32117a1ac56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive timeout interrupt. <br /></td></tr>
<tr class="separator:ga2d72aa44bc46a2d87c3bb32117a1ac56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d0d7d43bd9a7f1e446f4ab7e40b12f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaa2d0d7d43bd9a7f1e446f4ab7e40b12f">DL_SPI_INTERRUPT_RX_FULL</a>&#160;&#160;&#160;(UNICOMMSPI_CPU_INT_IMASK_RXFULL_SET)</td></tr>
<tr class="memdesc:gaa2d0d7d43bd9a7f1e446f4ab7e40b12f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO full interrupt. <br /></td></tr>
<tr class="separator:gaa2d0d7d43bd9a7f1e446f4ab7e40b12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fc5eb4a8d720d787794833e092a234"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga15fc5eb4a8d720d787794833e092a234">DL_SPI_INTERRUPT_TX_UNDERFLOW</a>&#160;&#160;&#160;(UNICOMMSPI_CPU_INT_IMASK_TXFIFO_UNF_SET)</td></tr>
<tr class="memdesc:ga15fc5eb4a8d720d787794833e092a234"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO underflow interrupt. <br /></td></tr>
<tr class="separator:ga15fc5eb4a8d720d787794833e092a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa848fc4d8f759dae3b089e67d1c18531"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaa848fc4d8f759dae3b089e67d1c18531">DL_SPI_INTERRUPT_PARITY_ERROR</a>&#160;&#160;&#160;(UNICOMMSPI_CPU_INT_IMASK_PER_SET)</td></tr>
<tr class="memdesc:gaa848fc4d8f759dae3b089e67d1c18531"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity error. <br /></td></tr>
<tr class="separator:gaa848fc4d8f759dae3b089e67d1c18531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a7d0ba1b92fbe06157d43281d6e99b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga59a7d0ba1b92fbe06157d43281d6e99b">DL_SPI_INTERRUPT_RX_OVERFLOW</a>&#160;&#160;&#160;(UNICOMMSPI_CPU_INT_IMASK_RXFIFO_OVF_SET)</td></tr>
<tr class="memdesc:ga59a7d0ba1b92fbe06157d43281d6e99b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO overflow interrupt. <br /></td></tr>
<tr class="separator:ga59a7d0ba1b92fbe06157d43281d6e99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf359c6c4adfec3a23d9f48fb005f5b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___d_m_a___i_n_t_e_r_r_u_p_t___r_x.html#gaaf359c6c4adfec3a23d9f48fb005f5b2">DL_SPI_DMA_INTERRUPT_RX</a>&#160;&#160;&#160;(UNICOMMSPI_DMA_TRIG_RX_IMASK_RX_SET)</td></tr>
<tr class="memdesc:gaaf359c6c4adfec3a23d9f48fb005f5b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt for enabling SPI receive as DMA trigger. <br /></td></tr>
<tr class="separator:gaaf359c6c4adfec3a23d9f48fb005f5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba81016e5bfd96be24d53dce6ef3dd3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___d_m_a___i_n_t_e_r_r_u_p_t___r_x.html#gaba81016e5bfd96be24d53dce6ef3dd3f">DL_SPI_DMA_INTERRUPT_RX_TIMEOUT</a>&#160;&#160;&#160;(UNICOMMSPI_DMA_TRIG_RX_IMASK_RTOUT_SET)</td></tr>
<tr class="memdesc:gaba81016e5bfd96be24d53dce6ef3dd3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt for enabling SPI receive timeout as DMA trigger. <br /></td></tr>
<tr class="separator:gaba81016e5bfd96be24d53dce6ef3dd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aee472abfd5d78dfdac23ea78f434b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga7aee472abfd5d78dfdac23ea78f434b9">DL_SPI_DMA_INTERRUPT_TX</a>&#160;&#160;&#160;(UNICOMMSPI_DMA_TRIG_TX_IMASK_TX_SET)</td></tr>
<tr class="memdesc:ga7aee472abfd5d78dfdac23ea78f434b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt for enabling SPI transmit as DMA trigger. <br /></td></tr>
<tr class="separator:ga7aee472abfd5d78dfdac23ea78f434b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga773029828a0b68cdff80d13e1fda363b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a> { <br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga773029828a0b68cdff80d13e1fda363bafb807f04f1ff9e7a680743f613911af6">DL_SPI_PARITY_EVEN</a>, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba08e50ae539ffea21d62f322349d88814">DL_SPI_PARITY_ODD</a>, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga773029828a0b68cdff80d13e1fda363ba74d6cfb81a9045badfdeed0b05064ef7">DL_SPI_PARITY_NONE</a>
<br />
 }</td></tr>
<tr class="separator:ga773029828a0b68cdff80d13e1fda363b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1778f795709b41d93eb1408b279e1bd1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a> { <br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a27a4ca6631bdd276011fbbc5945adedd">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA0</a>, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a7698d1a20993904d623376c374336e96">DL_SPI_FRAME_FORMAT_MOTO3_POL0_PHA1</a>, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a3e642fe572393dff885f0b6398fe1517">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA0</a>, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a467532e43794c934d5fde685d6092527">DL_SPI_FRAME_FORMAT_MOTO3_POL1_PHA1</a>, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a889cdba0616273308242070aa3c23415">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA0</a>, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1aea1a45f04370098f4e1e088c3ff39920">DL_SPI_FRAME_FORMAT_MOTO4_POL0_PHA1</a>, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a1680c3cab4e46cd6e5fff0e1f3b31e76">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA0</a>, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1ae1c69be67fdb1c844425a33cb21335bd">DL_SPI_FRAME_FORMAT_MOTO4_POL1_PHA1</a>, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga1778f795709b41d93eb1408b279e1bd1a510e2fbaed450b103d75b09f4dbfd0b7">DL_SPI_FRAME_FORMAT_TI_SYNC</a> = (UNICOMMSPI_CTL0_FRF_TI_SYNC)
<br />
 }</td></tr>
<tr class="separator:ga1778f795709b41d93eb1408b279e1bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d9c38bb4fa37d93aaa0e67eb22b7ae"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a> { <br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea5b07b2b02432e3eeee94da49ba286b7f">DL_SPI_MODE_CONTROLLER</a> = (UNICOMMSPI_CTL1_CP_ENABLE), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggab5d9c38bb4fa37d93aaa0e67eb22b7aea3db1834c8f1ce6b1ac97bb86587bf0fe">DL_SPI_MODE_PERIPHERAL</a> = (UNICOMMSPI_CTL1_CP_DISABLE)
<br />
 }</td></tr>
<tr class="separator:gab5d9c38bb4fa37d93aaa0e67eb22b7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d02b79cd7d5383b93311454ed5f3ef"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a> { <br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efaf2bceaa49d585bf730cebb88c121fcf9">DL_SPI_BIT_ORDER_MSB_FIRST</a> = (UNICOMMSPI_CTL1_MSB_ENABLE), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga79d02b79cd7d5383b93311454ed5f3efab084a7b9a774fbcf58eba78342e9f9ea">DL_SPI_BIT_ORDER_LSB_FIRST</a> = (UNICOMMSPI_CTL1_MSB_DISABLE)
<br />
 }</td></tr>
<tr class="separator:ga79d02b79cd7d5383b93311454ed5f3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06925b84fe07eb69a8e1f23ab30d80da"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a> { <br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7997ed3f079a0266f4a469cb63fec786">DL_SPI_DATA_SIZE_4</a> = (UNICOMMSPI_CTL0_DSS_DSS_4), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaa6e8f410f354e563f0e23b905b5f13bb">DL_SPI_DATA_SIZE_5</a> = (UNICOMMSPI_CTL0_DSS_DSS_5), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3fa58ffbefaf1022f39003eb1b28b0b0">DL_SPI_DATA_SIZE_6</a> = (UNICOMMSPI_CTL0_DSS_DSS_6), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daaf01c3d840262daea42d9a29b08edcd0c">DL_SPI_DATA_SIZE_7</a> = (UNICOMMSPI_CTL0_DSS_DSS_7), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa7343ddb73f93ee03440626df4f549e89">DL_SPI_DATA_SIZE_8</a> = (UNICOMMSPI_CTL0_DSS_DSS_8), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa3f3ef2ecc4791e7f97c789ca64d37026">DL_SPI_DATA_SIZE_9</a> = (UNICOMMSPI_CTL0_DSS_DSS_9), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa9b1d16811f116e0b793ebb68c83d4b4b">DL_SPI_DATA_SIZE_10</a> = (UNICOMMSPI_CTL0_DSS_DSS_10), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8b6473c34ee7b4ffcea9fa5bd304ce8f">DL_SPI_DATA_SIZE_11</a> = (UNICOMMSPI_CTL0_DSS_DSS_11), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa5c72f5a5d5cc7edddbb432641d80e906">DL_SPI_DATA_SIZE_12</a> = (UNICOMMSPI_CTL0_DSS_DSS_12), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa6e283c1d9f3bf5f511629bf1a31889bd">DL_SPI_DATA_SIZE_13</a> = (UNICOMMSPI_CTL0_DSS_DSS_13), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daab0d18a521582b11fcdcefe2f01f6dc77">DL_SPI_DATA_SIZE_14</a> = (UNICOMMSPI_CTL0_DSS_DSS_14), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa8a31728e462d2811bf7e7b4d99a16ad2">DL_SPI_DATA_SIZE_15</a> = (UNICOMMSPI_CTL0_DSS_DSS_15), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga06925b84fe07eb69a8e1f23ab30d80daa72419facdf4f677b84a4c5b555d30d4e">DL_SPI_DATA_SIZE_16</a> = (UNICOMMSPI_CTL0_DSS_DSS_16)
<br />
 }</td></tr>
<tr class="separator:ga06925b84fe07eb69a8e1f23ab30d80da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b7531f268fb581f2f3117bd08eb4a0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a> { <br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a04e270bb79f5f11f6858dc5247d193ec">DL_SPI_CHIP_SELECT_0</a> = (UNICOMMSPI_CTL0_CSSEL_CSSEL_0), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0aada96b045390f06063629996abe875e8">DL_SPI_CHIP_SELECT_1</a> = (UNICOMMSPI_CTL0_CSSEL_CSSEL_1), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0adc9526b4f2bb7908ad2375aa33a9b856">DL_SPI_CHIP_SELECT_2</a> = (UNICOMMSPI_CTL0_CSSEL_CSSEL_2), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a93b0df91104ed89ecdb148c212fd3708">DL_SPI_CHIP_SELECT_3</a> = (UNICOMMSPI_CTL0_CSSEL_CSSEL_3), 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggac5b7531f268fb581f2f3117bd08eb4a0a1fc468efce3d853c9425a3d3ecda61fd">DL_SPI_CHIP_SELECT_NONE</a> = (0)
<br />
 }</td></tr>
<tr class="separator:gac5b7531f268fb581f2f3117bd08eb4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15208bcdee85c9fdd007a85e761a4843"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">DL_SPI_TX_FIFO_LEVEL</a> { <br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843abb43613de18290dda1cec93c708c5396">DL_SPI_TX_FIFO_LEVEL_3_4_EMPTY</a> = UNICOMMSPI_IFLS_TXIFLSEL_LVL_3_4, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a6f14fbf777adbf55ce16dbe062cdf31c">DL_SPI_TX_FIFO_LEVEL_1_2_EMPTY</a> = UNICOMMSPI_IFLS_TXIFLSEL_LVL_1_2, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a9e34611ade1ee18e1bf53b0ecc1ebf39">DL_SPI_TX_FIFO_LEVEL_1_4_EMPTY</a> = UNICOMMSPI_IFLS_TXIFLSEL_LVL_1_4, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843af9ee1cf64d3159c7b5d3d2e0d46059a9">DL_SPI_TX_FIFO_LEVEL_ONE_FRAME</a> = UNICOMMSPI_IFLS_TXIFLSEL_LVL_NOT_FULL, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a99805227a259d9b05d640b29f2997a15">DL_SPI_TX_FIFO_LEVEL_EMPTY</a> = UNICOMMSPI_IFLS_TXIFLSEL_LVL_EMPTY, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843a521e288322c5de8c427cb5df4f2fd281">DL_SPI_TX_FIFO_LEVEL_ALMOST_EMPTY</a>, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga15208bcdee85c9fdd007a85e761a4843ad967572393429175db13240568abf679">DL_SPI_TX_FIFO_LEVEL_ALMOST_FULL</a>
<br />
 }</td></tr>
<tr class="separator:ga15208bcdee85c9fdd007a85e761a4843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62dc10499a7ad2a0285128125f75b51"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">DL_SPI_RX_FIFO_LEVEL</a> { <br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab4aed4387e855feae1cbe6d8e99dda09">DL_SPI_RX_FIFO_LEVEL_3_4_FULL</a> = UNICOMMSPI_IFLS_RXIFLSEL_LVL_3_4, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ae737c589bc33852c2a667e4dec8622d4">DL_SPI_RX_FIFO_LEVEL_1_2_FULL</a> = UNICOMMSPI_IFLS_RXIFLSEL_LVL_1_2, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51aad46bfbffdf2e46071271a9b53ed2e02">DL_SPI_RX_FIFO_LEVEL_1_4_FULL</a> = UNICOMMSPI_IFLS_RXIFLSEL_LVL_1_4, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a58da669c09210fbd7d66c535c3f52d0d">DL_SPI_RX_FIFO_LEVEL_ONE_FRAME</a> = UNICOMMSPI_IFLS_RXIFLSEL_LVL_NOT_EMPTY, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a9c682129358968ea39ab7c069142b124">DL_SPI_RX_FIFO_LEVEL_FULL</a> = UNICOMMSPI_IFLS_RXIFLSEL_LVL_FULL, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51ab0f5a8be3f8451bf6a7a544fd1e19b8e">DL_SPI_RX_FIFO_LEVEL_ALMOST_FULL</a>, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggad62dc10499a7ad2a0285128125f75b51a3b23389f0bf3d6d76345dbfd13598e19">DL_SPI_RX_FIFO_LEVEL_ALMOST_EMPTY</a>
<br />
 }</td></tr>
<tr class="separator:gad62dc10499a7ad2a0285128125f75b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2856971e4f44c549983e6358d0fde683"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2856971e4f44c549983e6358d0fde683">DL_SPI_IIDX</a> { <br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683ada8236595ccbd339e18d7bac60a1f9c5">DL_SPI_IIDX_DMA_DONE_TX</a> = UNICOMMSPI_IIDX_STAT_DMA_DONE_TX, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad66d08e9d70cab90afb1be5394a60ff0">DL_SPI_IIDX_DMA_DONE_RX</a> = UNICOMMSPI_IIDX_STAT_DMA_DONE_RX, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6bac3917b4fbe3ef3f430c39c6993887">DL_SPI_IIDX_IDLE</a> = UNICOMMSPI_IIDX_STAT_IDLE_EVT, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683aa2bc017cf293a353c915ceeef37b7191">DL_SPI_IIDX_TX_EMPTY</a> = UNICOMMSPI_IIDX_STAT_TX_EMPTY, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683af4d318475c008712649630977815f658">DL_SPI_IIDX_TX</a> = UNICOMMSPI_IIDX_STAT_TX_EVT, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683aeae8178b043e82392af6aa3610c002d7">DL_SPI_IIDX_RX</a> = UNICOMMSPI_IIDX_STAT_RX_EVT, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a1845f4c15b4aeb3a851d231df83f0351">DL_SPI_IIDX_RX_TIMEOUT</a> = UNICOMMSPI_IIDX_STAT_RTOUT_EVT, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a22e489f7f850aeff02d28181b8c9aa40">DL_SPI_IIDX_RX_FULL</a> = UNICOMMSPI_IIDX_STAT_RXFULL_EVT, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683ad8d4f9e952f648a5fdeeeed097b414d3">DL_SPI_IIDX_TX_UNDERFLOW</a> = UNICOMMSPI_IIDX_STAT_TXFIFO_UNF_EVT, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683abbe680e02dae4b5932c47577b00e0eb1">DL_SPI_IIDX_PARITY_ERROR</a> = UNICOMMSPI_IIDX_STAT_PER_EVT, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a0b53f7111949b1d8b08e65f44d7845a7">DL_SPI_IIDX_RX_OVERFLOW</a> = UNICOMMSPI_IIDX_STAT_RXFIFO_OFV_EVT, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683af98323e1bf807b0422a23f901b2da54b">DL_SPI_IIDX_PREIRQ_RX</a> = UNICOMMSPI_IIDX_STAT_DMA_PREIRQ_RX, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a5c45bba1aedaf9345e34d5257c7721bf">DL_SPI_IIDX_PREIRQ_TX</a> = UNICOMMSPI_IIDX_STAT_DMA_PREIRQ_TX, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga2856971e4f44c549983e6358d0fde683a6cc30e9849e8ed53ff1b4b0b333860c6">DL_SPI_IIDX_LTOUT</a> = UNICOMMSPI_IIDX_STAT_LTOUT
<br />
 }</td></tr>
<tr class="separator:ga2856971e4f44c549983e6358d0fde683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eaef8ef8e93903687af3edd8b3684e5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5eaef8ef8e93903687af3edd8b3684e5">DL_SPI_CLOCK_DIVIDE_RATIO</a> { <br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a42c4d8e044a542ef104786973a4e4984">DL_SPI_CLOCK_DIVIDE_RATIO_1</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_1, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a29d85bce11775e265d98b07d16019a89">DL_SPI_CLOCK_DIVIDE_RATIO_2</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_2, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5addda6d99499d349f4355d1e2b9c634b2">DL_SPI_CLOCK_DIVIDE_RATIO_3</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_3, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ad6e2c336b339209383e69ef114344b8c">DL_SPI_CLOCK_DIVIDE_RATIO_4</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_4, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a03e0631527626808afee6782ac3cf644">DL_SPI_CLOCK_DIVIDE_RATIO_5</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_5, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5a9a2f53485e5e406d87014888adf9e0d7">DL_SPI_CLOCK_DIVIDE_RATIO_6</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_6, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5aa13ed10b6b2ea0e346ac3257daeec59e">DL_SPI_CLOCK_DIVIDE_RATIO_7</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_7, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gga5eaef8ef8e93903687af3edd8b3684e5ac0bbf359eb360b92a3b4ef81da1f73f4">DL_SPI_CLOCK_DIVIDE_RATIO_8</a> = UNICOMMSPI_CLKDIV_RATIO_DIV_BY_8
<br />
 }</td></tr>
<tr class="separator:ga5eaef8ef8e93903687af3edd8b3684e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadd49262d90984a5c6ff8aec05762f8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gacadd49262d90984a5c6ff8aec05762f8">DL_SPI_CLOCK</a> { <br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a139558fe09fdf42df80cae07513ef15e">DL_SPI_CLOCK_BUSCLK</a> = UNICOMMSPI_CLKSEL_BUSCLK_SEL_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a5990f8c8231fdce6d11e600197bbb05c">DL_SPI_CLOCK_MFCLK</a> = UNICOMMSPI_CLKSEL_MFCLK_SEL_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a842d8879838b01e15eeeb872cd8642b9">DL_SPI_CLOCK_LFCLK</a> = UNICOMMSPI_CLKSEL_LFCLK_SEL_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a8baa0b2878b8f21da0c9f1f9afdaf5fb">DL_SPI_CLOCK_ASYNC_LFCLK</a> = UNICOMMSPI_CLKSEL_ASYNC_LFCLK_SEL_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8abdf67d3016239348368b384ec034ef50">DL_SPI_CLOCK_ASYNC_SYSCLK</a> = UNICOMMSPI_CLKSEL_ASYNC_SYSCLK_SEL_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8aceeb6474c45885fd7b81ba14653fd5da">DL_SPI_CLOCK_ASYNC_HFCLK</a> = UNICOMMSPI_CLKSEL_ASYNC_HFCLK_SEL_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ggacadd49262d90984a5c6ff8aec05762f8a8b4d2ca1d4f3596e96b8d121a18154d0">DL_SPI_CLOCK_ASYNC_PLL</a> = UNICOMMSPI_CLKSEL_ASYNC_PLL_SEL_ENABLE
<br />
 }</td></tr>
<tr class="separator:gacadd49262d90984a5c6ff8aec05762f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gab47994cea732172bd1b81923f232b6b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gab47994cea732172bd1b81923f232b6b8">DL_SPI_init</a> (UNICOMM_Inst_Regs *unicomm, <a class="el" href="struct_d_l___s_p_i___config.html">DL_SPI_Config</a> *config)</td></tr>
<tr class="memdesc:gab47994cea732172bd1b81923f232b6b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the SPI peripheral.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gab47994cea732172bd1b81923f232b6b8">More...</a><br /></td></tr>
<tr class="separator:gab47994cea732172bd1b81923f232b6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a41dde79a42d0e916e2931121426ee"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf6a41dde79a42d0e916e2931121426ee">DL_SPI_enablePower</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gaf6a41dde79a42d0e916e2931121426ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables power on SPI module.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaf6a41dde79a42d0e916e2931121426ee">More...</a><br /></td></tr>
<tr class="separator:gaf6a41dde79a42d0e916e2931121426ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a7345377efd59216b506ca209c8c05"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga39a7345377efd59216b506ca209c8c05">DL_SPI_disablePower</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga39a7345377efd59216b506ca209c8c05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables power on spi module.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga39a7345377efd59216b506ca209c8c05">More...</a><br /></td></tr>
<tr class="separator:ga39a7345377efd59216b506ca209c8c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8546e61730f6d6663f2e3abcb91cd66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa8546e61730f6d6663f2e3abcb91cd66">DL_SPI_isPowerEnabled</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gaa8546e61730f6d6663f2e3abcb91cd66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if power on spi module.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaa8546e61730f6d6663f2e3abcb91cd66">More...</a><br /></td></tr>
<tr class="separator:gaa8546e61730f6d6663f2e3abcb91cd66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46d62e4f3d43341cb1469be84744f43"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa46d62e4f3d43341cb1469be84744f43">DL_SPI_reset</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gaa46d62e4f3d43341cb1469be84744f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets spi peripheral.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaa46d62e4f3d43341cb1469be84744f43">More...</a><br /></td></tr>
<tr class="separator:gaa46d62e4f3d43341cb1469be84744f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71421a80d7a242fa82370ceb87993251"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga71421a80d7a242fa82370ceb87993251">DL_SPI_isReset</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga71421a80d7a242fa82370ceb87993251"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if spi peripheral was reset.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga71421a80d7a242fa82370ceb87993251">More...</a><br /></td></tr>
<tr class="separator:ga71421a80d7a242fa82370ceb87993251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6818603d088d55c0ffb637fb51981b6d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga6818603d088d55c0ffb637fb51981b6d">DL_SPI_enable</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga6818603d088d55c0ffb637fb51981b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the SPI peripheral.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga6818603d088d55c0ffb637fb51981b6d">More...</a><br /></td></tr>
<tr class="separator:ga6818603d088d55c0ffb637fb51981b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2934c8a324deff28af244a65d9bcc9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaac2934c8a324deff28af244a65d9bcc9">DL_SPI_isEnabled</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gaac2934c8a324deff28af244a65d9bcc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the SPI peripheral is enabled.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaac2934c8a324deff28af244a65d9bcc9">More...</a><br /></td></tr>
<tr class="separator:gaac2934c8a324deff28af244a65d9bcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b49997ea7975ae7e7d6a2981735f85"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga23b49997ea7975ae7e7d6a2981735f85">DL_SPI_disable</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga23b49997ea7975ae7e7d6a2981735f85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the SPI peripheral.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga23b49997ea7975ae7e7d6a2981735f85">More...</a><br /></td></tr>
<tr class="separator:ga23b49997ea7975ae7e7d6a2981735f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea39e3ece5635dd135b7c0cc1d5cb4c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaeea39e3ece5635dd135b7c0cc1d5cb4c">DL_SPI_setClockConfig</a> (UNICOMM_Inst_Regs *unicomm, <a class="el" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a> *config)</td></tr>
<tr class="memdesc:gaeea39e3ece5635dd135b7c0cc1d5cb4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure SPI source clock.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaeea39e3ece5635dd135b7c0cc1d5cb4c">More...</a><br /></td></tr>
<tr class="separator:gaeea39e3ece5635dd135b7c0cc1d5cb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a26c77a700c7549be071e34ac8ad2a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga01a26c77a700c7549be071e34ac8ad2a">DL_SPI_getClockConfig</a> (UNICOMM_Inst_Regs *unicomm, <a class="el" href="struct_d_l___s_p_i___clock_config.html">DL_SPI_ClockConfig</a> *config)</td></tr>
<tr class="memdesc:ga01a26c77a700c7549be071e34ac8ad2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI source clock configuration.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga01a26c77a700c7549be071e34ac8ad2a">More...</a><br /></td></tr>
<tr class="separator:ga01a26c77a700c7549be071e34ac8ad2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5140eaaf2275c751c4971abd3134f7c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf5140eaaf2275c751c4971abd3134f7c">DL_SPI_isBusy</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gaf5140eaaf2275c751c4971abd3134f7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the SPI is busy transmitting.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaf5140eaaf2275c751c4971abd3134f7c">More...</a><br /></td></tr>
<tr class="separator:gaf5140eaaf2275c751c4971abd3134f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23102f9d6152266113a1c3f7dfccb48b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga23102f9d6152266113a1c3f7dfccb48b">DL_SPI_isTXFIFOEmpty</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga23102f9d6152266113a1c3f7dfccb48b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the TX FIFO is empty.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga23102f9d6152266113a1c3f7dfccb48b">More...</a><br /></td></tr>
<tr class="separator:ga23102f9d6152266113a1c3f7dfccb48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98c7bb44ae8b859e56e5c58cb08d2551"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga98c7bb44ae8b859e56e5c58cb08d2551">DL_SPI_isTXFIFOFull</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga98c7bb44ae8b859e56e5c58cb08d2551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the TX FIFO is full.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga98c7bb44ae8b859e56e5c58cb08d2551">More...</a><br /></td></tr>
<tr class="separator:ga98c7bb44ae8b859e56e5c58cb08d2551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78df8fd7559b198ea9a1b4e8e0edccf1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga78df8fd7559b198ea9a1b4e8e0edccf1">DL_SPI_isRXFIFOEmpty</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga78df8fd7559b198ea9a1b4e8e0edccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the RX FIFO is empty.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga78df8fd7559b198ea9a1b4e8e0edccf1">More...</a><br /></td></tr>
<tr class="separator:ga78df8fd7559b198ea9a1b4e8e0edccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9d123eb4c8dbcd5923240eee5a99ab"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaec9d123eb4c8dbcd5923240eee5a99ab">DL_SPI_isRXFIFOFull</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gaec9d123eb4c8dbcd5923240eee5a99ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the RX FIFO is full.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaec9d123eb4c8dbcd5923240eee5a99ab">More...</a><br /></td></tr>
<tr class="separator:gaec9d123eb4c8dbcd5923240eee5a99ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c6e52212ab36e3b69c99fbdd365ecd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga80c6e52212ab36e3b69c99fbdd365ecd">DL_SPI_isTXFIFOCleared</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga80c6e52212ab36e3b69c99fbdd365ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the TX FIFO is cleared.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga80c6e52212ab36e3b69c99fbdd365ecd">More...</a><br /></td></tr>
<tr class="separator:ga80c6e52212ab36e3b69c99fbdd365ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf070632b3b56c29d408ca220187d7abf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf070632b3b56c29d408ca220187d7abf">DL_SPI_isRXFIFOCleared</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gaf070632b3b56c29d408ca220187d7abf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the RX FIFO is cleared.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaf070632b3b56c29d408ca220187d7abf">More...</a><br /></td></tr>
<tr class="separator:gaf070632b3b56c29d408ca220187d7abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9e2457db7ca3b98dd980ef9f2b9b58"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4b9e2457db7ca3b98dd980ef9f2b9b58">DL_SPI_getCurrentCDMODEValue</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga4b9e2457db7ca3b98dd980ef9f2b9b58"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns current cdmode value  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga4b9e2457db7ca3b98dd980ef9f2b9b58">More...</a><br /></td></tr>
<tr class="separator:ga4b9e2457db7ca3b98dd980ef9f2b9b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18974388260b052f52a4932d03ec9c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf18974388260b052f52a4932d03ec9c4">DL_SPI_setParity</a> (UNICOMM_Inst_Regs *unicomm, <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a> parity)</td></tr>
<tr class="memdesc:gaf18974388260b052f52a4932d03ec9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the parity configuration used for transactions.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaf18974388260b052f52a4932d03ec9c4">More...</a><br /></td></tr>
<tr class="separator:gaf18974388260b052f52a4932d03ec9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370cea341f2b26eded83e7e8b8961bd1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga773029828a0b68cdff80d13e1fda363b">DL_SPI_PARITY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga370cea341f2b26eded83e7e8b8961bd1">DL_SPI_getParity</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga370cea341f2b26eded83e7e8b8961bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current receive and transmit parity configuration.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga370cea341f2b26eded83e7e8b8961bd1">More...</a><br /></td></tr>
<tr class="separator:ga370cea341f2b26eded83e7e8b8961bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890f3f7e1f56f52cc95fcd9b71be912f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga890f3f7e1f56f52cc95fcd9b71be912f">DL_SPI_enableReceiveParity</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga890f3f7e1f56f52cc95fcd9b71be912f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables receive parity.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga890f3f7e1f56f52cc95fcd9b71be912f">More...</a><br /></td></tr>
<tr class="separator:ga890f3f7e1f56f52cc95fcd9b71be912f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga174b6eb603baf5e5ba434a6134bb91f1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga174b6eb603baf5e5ba434a6134bb91f1">DL_SPI_disableReceiveParity</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga174b6eb603baf5e5ba434a6134bb91f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables receive parity.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga174b6eb603baf5e5ba434a6134bb91f1">More...</a><br /></td></tr>
<tr class="separator:ga174b6eb603baf5e5ba434a6134bb91f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06958ba9e62f074ca70899138b2afda6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga06958ba9e62f074ca70899138b2afda6">DL_SPI_isReceiveParityEnabled</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga06958ba9e62f074ca70899138b2afda6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if receive parity is enabled.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga06958ba9e62f074ca70899138b2afda6">More...</a><br /></td></tr>
<tr class="separator:ga06958ba9e62f074ca70899138b2afda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff795c9132977e49a7f00ee9b52d5e0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gafff795c9132977e49a7f00ee9b52d5e0">DL_SPI_enableTransmitParity</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gafff795c9132977e49a7f00ee9b52d5e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables transmit parity.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gafff795c9132977e49a7f00ee9b52d5e0">More...</a><br /></td></tr>
<tr class="separator:gafff795c9132977e49a7f00ee9b52d5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7054b2797bb2e24fc4404e91e2a32b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gabc7054b2797bb2e24fc4404e91e2a32b">DL_SPI_disableTransmitParity</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gabc7054b2797bb2e24fc4404e91e2a32b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables transmit parity.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gabc7054b2797bb2e24fc4404e91e2a32b">More...</a><br /></td></tr>
<tr class="separator:gabc7054b2797bb2e24fc4404e91e2a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad279c9ef6894faf85fd29c683467d635"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gad279c9ef6894faf85fd29c683467d635">DL_SPI_isTransmitParityEnabled</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gad279c9ef6894faf85fd29c683467d635"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if transmit parity is enabled.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gad279c9ef6894faf85fd29c683467d635">More...</a><br /></td></tr>
<tr class="separator:gad279c9ef6894faf85fd29c683467d635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a58690194853c9734a9e7e8f66fa26"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gae9a58690194853c9734a9e7e8f66fa26">DL_SPI_setFrameFormat</a> (UNICOMM_Inst_Regs *unicomm, <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a> frameFormat)</td></tr>
<tr class="memdesc:gae9a58690194853c9734a9e7e8f66fa26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the frame format to use.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gae9a58690194853c9734a9e7e8f66fa26">More...</a><br /></td></tr>
<tr class="separator:gae9a58690194853c9734a9e7e8f66fa26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d06ef5e083e7d555d652da16d66a993"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1778f795709b41d93eb1408b279e1bd1">DL_SPI_FRAME_FORMAT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5d06ef5e083e7d555d652da16d66a993">DL_SPI_getFrameFormat</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga5d06ef5e083e7d555d652da16d66a993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the frame format configuration.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga5d06ef5e083e7d555d652da16d66a993">More...</a><br /></td></tr>
<tr class="separator:ga5d06ef5e083e7d555d652da16d66a993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6124d9909bd86081bda295e7f80c535"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gab6124d9909bd86081bda295e7f80c535">DL_SPI_setDataSize</a> (UNICOMM_Inst_Regs *unicomm, <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a> dataSize)</td></tr>
<tr class="memdesc:gab6124d9909bd86081bda295e7f80c535"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the size for transfers.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gab6124d9909bd86081bda295e7f80c535">More...</a><br /></td></tr>
<tr class="separator:gab6124d9909bd86081bda295e7f80c535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6de2537534d19b61f645d3f6504630"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga06925b84fe07eb69a8e1f23ab30d80da">DL_SPI_DATA_SIZE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga8f6de2537534d19b61f645d3f6504630">DL_SPI_getDataSize</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga8f6de2537534d19b61f645d3f6504630"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the configured size for transfers.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga8f6de2537534d19b61f645d3f6504630">More...</a><br /></td></tr>
<tr class="separator:ga8f6de2537534d19b61f645d3f6504630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b7ccfc0c9044f7a4da44f0a766e6fc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga46b7ccfc0c9044f7a4da44f0a766e6fc">DL_SPI_setMode</a> (UNICOMM_Inst_Regs *unicomm, <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a> mode)</td></tr>
<tr class="memdesc:ga46b7ccfc0c9044f7a4da44f0a766e6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set whether the device should be in controller/peripheral mode.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga46b7ccfc0c9044f7a4da44f0a766e6fc">More...</a><br /></td></tr>
<tr class="separator:ga46b7ccfc0c9044f7a4da44f0a766e6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6754b1ff278a1e3e0eea1cbf5f3563f2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gab5d9c38bb4fa37d93aaa0e67eb22b7ae">DL_SPI_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga6754b1ff278a1e3e0eea1cbf5f3563f2">DL_SPI_getMode</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga6754b1ff278a1e3e0eea1cbf5f3563f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current mode for the SPI (controller/peripheral)  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga6754b1ff278a1e3e0eea1cbf5f3563f2">More...</a><br /></td></tr>
<tr class="separator:ga6754b1ff278a1e3e0eea1cbf5f3563f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1fc8848bd3d4f881f71ece690095704"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa1fc8848bd3d4f881f71ece690095704">DL_SPI_setBitOrder</a> (UNICOMM_Inst_Regs *unicomm, <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a> bitOrder)</td></tr>
<tr class="memdesc:gaa1fc8848bd3d4f881f71ece690095704"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the bit order used for transfers.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaa1fc8848bd3d4f881f71ece690095704">More...</a><br /></td></tr>
<tr class="separator:gaa1fc8848bd3d4f881f71ece690095704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5b5f327e9cab30e3ea4902019f6ebb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga79d02b79cd7d5383b93311454ed5f3ef">DL_SPI_BIT_ORDER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga8b5b5f327e9cab30e3ea4902019f6ebb">DL_SPI_getBitOrder</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga8b5b5f327e9cab30e3ea4902019f6ebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current bit order used for transfers.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga8b5b5f327e9cab30e3ea4902019f6ebb">More...</a><br /></td></tr>
<tr class="separator:ga8b5b5f327e9cab30e3ea4902019f6ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff1c105a127d98928b614bf71d886ec0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaff1c105a127d98928b614bf71d886ec0">DL_SPI_enableLoopbackMode</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gaff1c105a127d98928b614bf71d886ec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables loopback mode.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaff1c105a127d98928b614bf71d886ec0">More...</a><br /></td></tr>
<tr class="separator:gaff1c105a127d98928b614bf71d886ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7753d127fbf73de1dc32da4d3ff5ed"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2c7753d127fbf73de1dc32da4d3ff5ed">DL_SPI_disableLoopbackMode</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga2c7753d127fbf73de1dc32da4d3ff5ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables loopback mode.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga2c7753d127fbf73de1dc32da4d3ff5ed">More...</a><br /></td></tr>
<tr class="separator:ga2c7753d127fbf73de1dc32da4d3ff5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2233c8c912fcaebde02e3b09f323043"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf2233c8c912fcaebde02e3b09f323043">DL_SPI_isLoopbackModeEnabled</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gaf2233c8c912fcaebde02e3b09f323043"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the loopback mode is enabled.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaf2233c8c912fcaebde02e3b09f323043">More...</a><br /></td></tr>
<tr class="separator:gaf2233c8c912fcaebde02e3b09f323043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1743602077da2bd9291fce5cbfb936f1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1743602077da2bd9291fce5cbfb936f1">DL_SPI_setRepeatTransmit</a> (UNICOMM_Inst_Regs *unicomm, uint32_t numRepeats)</td></tr>
<tr class="memdesc:ga1743602077da2bd9291fce5cbfb936f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set counter for repeated transmit.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga1743602077da2bd9291fce5cbfb936f1">More...</a><br /></td></tr>
<tr class="separator:ga1743602077da2bd9291fce5cbfb936f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1cccdbbcb6d0a47d00f21d4c89bd8d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gabb1cccdbbcb6d0a47d00f21d4c89bd8d">DL_SPI_getRepeatTransmit</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gabb1cccdbbcb6d0a47d00f21d4c89bd8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get counter for repeated transmit.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gabb1cccdbbcb6d0a47d00f21d4c89bd8d">More...</a><br /></td></tr>
<tr class="separator:gabb1cccdbbcb6d0a47d00f21d4c89bd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c19a5cb15922fa6268b4cd08906aad1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga6c19a5cb15922fa6268b4cd08906aad1">DL_SPI_enablePeripheralAlignDataOnChipSelect</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga6c19a5cb15922fa6268b4cd08906aad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables data alignment on chip select for peripherals.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga6c19a5cb15922fa6268b4cd08906aad1">More...</a><br /></td></tr>
<tr class="separator:ga6c19a5cb15922fa6268b4cd08906aad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f422830a9be77e0b753bec9a5a675a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga48f422830a9be77e0b753bec9a5a675a">DL_SPI_disablePeripheralAlignDataOnChipSelect</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga48f422830a9be77e0b753bec9a5a675a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables data alignment on chip select for peripherals.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga48f422830a9be77e0b753bec9a5a675a">More...</a><br /></td></tr>
<tr class="separator:ga48f422830a9be77e0b753bec9a5a675a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a23d7b2838485495d3b2594f8e475fb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga3a23d7b2838485495d3b2594f8e475fb">DL_SPI_isPeripheralAlignDataOnChipSelectEnabled</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga3a23d7b2838485495d3b2594f8e475fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if data alignment on chip select for peripherals is enabled.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga3a23d7b2838485495d3b2594f8e475fb">More...</a><br /></td></tr>
<tr class="separator:ga3a23d7b2838485495d3b2594f8e475fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ee7201a86d0bdf994cfa5c908050a8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga87ee7201a86d0bdf994cfa5c908050a8">DL_SPI_setChipSelect</a> (UNICOMM_Inst_Regs *unicomm, <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a> chipSelect)</td></tr>
<tr class="memdesc:ga87ee7201a86d0bdf994cfa5c908050a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set chip select used for controller or peripheral mode.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga87ee7201a86d0bdf994cfa5c908050a8">More...</a><br /></td></tr>
<tr class="separator:ga87ee7201a86d0bdf994cfa5c908050a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016624f6a86990f9ca6e71e53979715b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gac5b7531f268fb581f2f3117bd08eb4a0">DL_SPI_CHIP_SELECT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga016624f6a86990f9ca6e71e53979715b">DL_SPI_getChipSelect</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga016624f6a86990f9ca6e71e53979715b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get chip select used for controller or peripheral mode.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga016624f6a86990f9ca6e71e53979715b">More...</a><br /></td></tr>
<tr class="separator:ga016624f6a86990f9ca6e71e53979715b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2644bed5c4224bade00e86742793da02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2644bed5c4224bade00e86742793da02">DL_SPI_setPeripheralReceiveTimeout</a> (UNICOMM_Inst_Regs *unicomm, uint32_t timeout)</td></tr>
<tr class="memdesc:ga2644bed5c4224bade00e86742793da02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set peripheral receive timeout.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga2644bed5c4224bade00e86742793da02">More...</a><br /></td></tr>
<tr class="separator:ga2644bed5c4224bade00e86742793da02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f8741528ccb3c5545eeb93d82e389c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gab0f8741528ccb3c5545eeb93d82e389c">DL_SPI_getPeripheralReceiveTimeout</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gab0f8741528ccb3c5545eeb93d82e389c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get peripheral receive timeout.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gab0f8741528ccb3c5545eeb93d82e389c">More...</a><br /></td></tr>
<tr class="separator:gab0f8741528ccb3c5545eeb93d82e389c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01a3ae7f8bcf9d65aba206a88fc35a1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gae01a3ae7f8bcf9d65aba206a88fc35a1">DL_SPI_setControllerCommandDataModeConfig</a> (UNICOMM_Inst_Regs *unicomm, uint32_t config)</td></tr>
<tr class="memdesc:gae01a3ae7f8bcf9d65aba206a88fc35a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the command/data mode.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gae01a3ae7f8bcf9d65aba206a88fc35a1">More...</a><br /></td></tr>
<tr class="separator:gae01a3ae7f8bcf9d65aba206a88fc35a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7c05ddc2ea7773ff05cb36b56b8f55"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2c7c05ddc2ea7773ff05cb36b56b8f55">DL_SPI_getControllerCommandDataModeConfig</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga2c7c05ddc2ea7773ff05cb36b56b8f55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the command/data mode configuration.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga2c7c05ddc2ea7773ff05cb36b56b8f55">More...</a><br /></td></tr>
<tr class="separator:ga2c7c05ddc2ea7773ff05cb36b56b8f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a1bee1aba01db21ad133a92dbb5298"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa9a1bee1aba01db21ad133a92dbb5298">DL_SPI_enableControllerCommandDataMode</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gaa9a1bee1aba01db21ad133a92dbb5298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables command/data mode.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaa9a1bee1aba01db21ad133a92dbb5298">More...</a><br /></td></tr>
<tr class="separator:gaa9a1bee1aba01db21ad133a92dbb5298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd0ba5f1970e20eeb742236a5d3ebc1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga3bd0ba5f1970e20eeb742236a5d3ebc1">DL_SPI_disableControllerCommandDataMode</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga3bd0ba5f1970e20eeb742236a5d3ebc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables command/data mode.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga3bd0ba5f1970e20eeb742236a5d3ebc1">More...</a><br /></td></tr>
<tr class="separator:ga3bd0ba5f1970e20eeb742236a5d3ebc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50eb105c2e303c9d59d4836a5f9ea05a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga50eb105c2e303c9d59d4836a5f9ea05a">DL_SPI_isControllerCommandDataModeEnabled</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga50eb105c2e303c9d59d4836a5f9ea05a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if command/data mode is enabled.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga50eb105c2e303c9d59d4836a5f9ea05a">More...</a><br /></td></tr>
<tr class="separator:ga50eb105c2e303c9d59d4836a5f9ea05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e47c155d5ae1f77f9e5666710d4908a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5e47c155d5ae1f77f9e5666710d4908a">DL_SPI_enablePeripheralDataOutput</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga5e47c155d5ae1f77f9e5666710d4908a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables peripheral data output.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga5e47c155d5ae1f77f9e5666710d4908a">More...</a><br /></td></tr>
<tr class="separator:ga5e47c155d5ae1f77f9e5666710d4908a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da60c7b893808ff88c03e34683842c0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4da60c7b893808ff88c03e34683842c0">DL_SPI_disablePeripheralDataOutput</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga4da60c7b893808ff88c03e34683842c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables peripheral data output.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga4da60c7b893808ff88c03e34683842c0">More...</a><br /></td></tr>
<tr class="separator:ga4da60c7b893808ff88c03e34683842c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f374d422b056d763e4073fd79187b7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga32f374d422b056d763e4073fd79187b7">DL_SPI_isPeripheralDataOutputEnabled</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga32f374d422b056d763e4073fd79187b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if peripheral data output is enabled.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga32f374d422b056d763e4073fd79187b7">More...</a><br /></td></tr>
<tr class="separator:ga32f374d422b056d763e4073fd79187b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2cc32b1bd05161b570bc7fff9c4bbec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gad2cc32b1bd05161b570bc7fff9c4bbec">DL_SPI_setDelayedSampling</a> (UNICOMM_Inst_Regs *unicomm, uint32_t delay)</td></tr>
<tr class="memdesc:gad2cc32b1bd05161b570bc7fff9c4bbec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the delay sampling.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gad2cc32b1bd05161b570bc7fff9c4bbec">More...</a><br /></td></tr>
<tr class="separator:gad2cc32b1bd05161b570bc7fff9c4bbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93d09a525bbff8009cdc4ea84734711"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaf93d09a525bbff8009cdc4ea84734711">DL_SPI_getDelayedSampling</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gaf93d09a525bbff8009cdc4ea84734711"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the delay sampling.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaf93d09a525bbff8009cdc4ea84734711">More...</a><br /></td></tr>
<tr class="separator:gaf93d09a525bbff8009cdc4ea84734711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14c4d15a4fdbf2edf8deb47b199a486"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gad14c4d15a4fdbf2edf8deb47b199a486">DL_SPI_setFIFOThreshold</a> (UNICOMM_Inst_Regs *unicomm, <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">DL_SPI_RX_FIFO_LEVEL</a> rxThreshold, <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">DL_SPI_TX_FIFO_LEVEL</a> txThreshold)</td></tr>
<tr class="memdesc:gad14c4d15a4fdbf2edf8deb47b199a486"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the RX and TX FIFO interrupt threshold level.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gad14c4d15a4fdbf2edf8deb47b199a486">More...</a><br /></td></tr>
<tr class="separator:gad14c4d15a4fdbf2edf8deb47b199a486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14806c03596199a9e0d65f7d2da80081"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga15208bcdee85c9fdd007a85e761a4843">DL_SPI_TX_FIFO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga14806c03596199a9e0d65f7d2da80081">DL_SPI_getTXFIFOThreshold</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga14806c03596199a9e0d65f7d2da80081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TX FIFO interrupt threshold level.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga14806c03596199a9e0d65f7d2da80081">More...</a><br /></td></tr>
<tr class="separator:ga14806c03596199a9e0d65f7d2da80081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b33c0afb43f752f218d082005a7c13e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gad62dc10499a7ad2a0285128125f75b51">DL_SPI_RX_FIFO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga7b33c0afb43f752f218d082005a7c13e">DL_SPI_getRXFIFOThreshold</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga7b33c0afb43f752f218d082005a7c13e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RX FIFO interrupt threshold level.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga7b33c0afb43f752f218d082005a7c13e">More...</a><br /></td></tr>
<tr class="separator:ga7b33c0afb43f752f218d082005a7c13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c147edcdec7c6057a49d95048f97abc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4c147edcdec7c6057a49d95048f97abc">DL_SPI_flushTXFIFO</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga4c147edcdec7c6057a49d95048f97abc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flushes/removes all elements in the TX FIFO.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga4c147edcdec7c6057a49d95048f97abc">More...</a><br /></td></tr>
<tr class="separator:ga4c147edcdec7c6057a49d95048f97abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c74da83854fc96b8191108ae909f14"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga01c74da83854fc96b8191108ae909f14">DL_SPI_flushRXFIFO</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga01c74da83854fc96b8191108ae909f14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flushes/removes all elements in the RX FIFO.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga01c74da83854fc96b8191108ae909f14">More...</a><br /></td></tr>
<tr class="separator:ga01c74da83854fc96b8191108ae909f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fc3b425e2b550f0b203581bc63cef0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gad3fc3b425e2b550f0b203581bc63cef0">DL_SPI_setBitRateSerialClockDivider</a> (UNICOMM_Inst_Regs *unicomm, uint32_t SCR)</td></tr>
<tr class="memdesc:gad3fc3b425e2b550f0b203581bc63cef0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the SPI bit rate serial clock divider (SCR)  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gad3fc3b425e2b550f0b203581bc63cef0">More...</a><br /></td></tr>
<tr class="separator:gad3fc3b425e2b550f0b203581bc63cef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d086b2f61aaf7903f9b4c350614332"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gae6d086b2f61aaf7903f9b4c350614332">DL_SPI_getBitRateSerialClockDivider</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gae6d086b2f61aaf7903f9b4c350614332"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI bit rate serial clock divider (SCR)  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gae6d086b2f61aaf7903f9b4c350614332">More...</a><br /></td></tr>
<tr class="separator:gae6d086b2f61aaf7903f9b4c350614332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3f1d987308f1df5248c5bfea68d4ba"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4a3f1d987308f1df5248c5bfea68d4ba">DL_SPI_transmitData8</a> (UNICOMM_Inst_Regs *unicomm, uint8_t data)</td></tr>
<tr class="memdesc:ga4a3f1d987308f1df5248c5bfea68d4ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 8-bit data into the TX FIFO for transmit.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga4a3f1d987308f1df5248c5bfea68d4ba">More...</a><br /></td></tr>
<tr class="separator:ga4a3f1d987308f1df5248c5bfea68d4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9272584a58f80d633cb1f44b39c44c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga1e9272584a58f80d633cb1f44b39c44c">DL_SPI_transmitData16</a> (UNICOMM_Inst_Regs *unicomm, uint16_t data)</td></tr>
<tr class="memdesc:ga1e9272584a58f80d633cb1f44b39c44c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 16-bit data into the TX FIFO for transmit.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga1e9272584a58f80d633cb1f44b39c44c">More...</a><br /></td></tr>
<tr class="separator:ga1e9272584a58f80d633cb1f44b39c44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37937985040de05dada3216a179f19f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gae37937985040de05dada3216a179f19f">DL_SPI_transmitData32</a> (UNICOMM_Inst_Regs *unicomm, uint32_t data)</td></tr>
<tr class="memdesc:gae37937985040de05dada3216a179f19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 32-bit data into the TX FIFO for transmit.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gae37937985040de05dada3216a179f19f">More...</a><br /></td></tr>
<tr class="separator:gae37937985040de05dada3216a179f19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc2af686e38087c6e143fde311dabc15"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gafc2af686e38087c6e143fde311dabc15">DL_SPI_receiveData8</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gafc2af686e38087c6e143fde311dabc15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 8-bit data from the RX FIFO.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gafc2af686e38087c6e143fde311dabc15">More...</a><br /></td></tr>
<tr class="separator:gafc2af686e38087c6e143fde311dabc15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf86bab556d03359b6ac5cc97d7d2206"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaaf86bab556d03359b6ac5cc97d7d2206">DL_SPI_receiveData16</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gaaf86bab556d03359b6ac5cc97d7d2206"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 16-bit data from the RX FIFO.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaaf86bab556d03359b6ac5cc97d7d2206">More...</a><br /></td></tr>
<tr class="separator:gaaf86bab556d03359b6ac5cc97d7d2206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe93be261ce5deb6fd29ae537e75e4f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga4fe93be261ce5deb6fd29ae537e75e4f">DL_SPI_receiveData32</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga4fe93be261ce5deb6fd29ae537e75e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 32-bit data from the RX FIFO.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga4fe93be261ce5deb6fd29ae537e75e4f">More...</a><br /></td></tr>
<tr class="separator:ga4fe93be261ce5deb6fd29ae537e75e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d35e4a02c9992ffbdf902433382237"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gad7d35e4a02c9992ffbdf902433382237">DL_SPI_enableInterrupt</a> (UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gad7d35e4a02c9992ffbdf902433382237"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI interrupts.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gad7d35e4a02c9992ffbdf902433382237">More...</a><br /></td></tr>
<tr class="separator:gad7d35e4a02c9992ffbdf902433382237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ead732e3eeeaad6f9f538d8ee7bdbd8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2ead732e3eeeaad6f9f538d8ee7bdbd8">DL_SPI_disableInterrupt</a> (UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga2ead732e3eeeaad6f9f538d8ee7bdbd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI interrupts.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga2ead732e3eeeaad6f9f538d8ee7bdbd8">More...</a><br /></td></tr>
<tr class="separator:ga2ead732e3eeeaad6f9f538d8ee7bdbd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe4c7ad5ae63636d41777884d73df77"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga7fe4c7ad5ae63636d41777884d73df77">DL_SPI_getEnabledInterrupts</a> (UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga7fe4c7ad5ae63636d41777884d73df77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which SPI interrupts are enabled.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga7fe4c7ad5ae63636d41777884d73df77">More...</a><br /></td></tr>
<tr class="separator:ga7fe4c7ad5ae63636d41777884d73df77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894ddbdf568e85bc92825cb705252a1c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga894ddbdf568e85bc92825cb705252a1c">DL_SPI_getEnabledInterruptStatus</a> (UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga894ddbdf568e85bc92825cb705252a1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled SPI interrupts.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga894ddbdf568e85bc92825cb705252a1c">More...</a><br /></td></tr>
<tr class="separator:ga894ddbdf568e85bc92825cb705252a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2fe17dd14461669d7be36fe66a9413b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa2fe17dd14461669d7be36fe66a9413b">DL_SPI_getRawInterruptStatus</a> (UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gaa2fe17dd14461669d7be36fe66a9413b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any SPI interrupt.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaa2fe17dd14461669d7be36fe66a9413b">More...</a><br /></td></tr>
<tr class="separator:gaa2fe17dd14461669d7be36fe66a9413b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698290002215d840c897a66e070e07cf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2856971e4f44c549983e6358d0fde683">DL_SPI_IIDX</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga698290002215d840c897a66e070e07cf">DL_SPI_getPendingInterrupt</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga698290002215d840c897a66e070e07cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get highest priority pending SPI interrupt.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga698290002215d840c897a66e070e07cf">More...</a><br /></td></tr>
<tr class="separator:ga698290002215d840c897a66e070e07cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc01ffbdbd9aab598b77531168d1ea0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5bc01ffbdbd9aab598b77531168d1ea0">DL_SPI_clearInterruptStatus</a> (UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga5bc01ffbdbd9aab598b77531168d1ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending SPI interrupts.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga5bc01ffbdbd9aab598b77531168d1ea0">More...</a><br /></td></tr>
<tr class="separator:ga5bc01ffbdbd9aab598b77531168d1ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cceab3b37b7e32f2d22a255cdb575f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga9cceab3b37b7e32f2d22a255cdb575f4">DL_SPI_transmitDataBlocking8</a> (UNICOMM_Inst_Regs *unicomm, uint8_t data)</td></tr>
<tr class="memdesc:ga9cceab3b37b7e32f2d22a255cdb575f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure transmit is ready before sending data.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga9cceab3b37b7e32f2d22a255cdb575f4">More...</a><br /></td></tr>
<tr class="separator:ga9cceab3b37b7e32f2d22a255cdb575f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae2f6d36b802fcb87123119f585f6a92"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaae2f6d36b802fcb87123119f585f6a92">DL_SPI_transmitDataBlocking16</a> (UNICOMM_Inst_Regs *unicomm, uint16_t data)</td></tr>
<tr class="memdesc:gaae2f6d36b802fcb87123119f585f6a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure transmit is ready before sending data.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaae2f6d36b802fcb87123119f585f6a92">More...</a><br /></td></tr>
<tr class="separator:gaae2f6d36b802fcb87123119f585f6a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dad44580886820cc135c94a478ec342"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga8dad44580886820cc135c94a478ec342">DL_SPI_transmitDataBlocking32</a> (UNICOMM_Inst_Regs *unicomm, uint32_t data)</td></tr>
<tr class="memdesc:ga8dad44580886820cc135c94a478ec342"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure transmit is ready before sending data.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga8dad44580886820cc135c94a478ec342">More...</a><br /></td></tr>
<tr class="separator:ga8dad44580886820cc135c94a478ec342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae657f32bdae24a372e5334f71d2d806a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gae657f32bdae24a372e5334f71d2d806a">DL_SPI_receiveDataBlocking8</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gae657f32bdae24a372e5334f71d2d806a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure receive is ready before reading data.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gae657f32bdae24a372e5334f71d2d806a">More...</a><br /></td></tr>
<tr class="separator:gae657f32bdae24a372e5334f71d2d806a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba60833489ba62d5c55c43f39b662585"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaba60833489ba62d5c55c43f39b662585">DL_SPI_receiveDataBlocking16</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gaba60833489ba62d5c55c43f39b662585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure receive is ready before reading data.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaba60833489ba62d5c55c43f39b662585">More...</a><br /></td></tr>
<tr class="separator:gaba60833489ba62d5c55c43f39b662585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732ab9137e520b2022a794af6cd0795e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga732ab9137e520b2022a794af6cd0795e">DL_SPI_receiveDataBlocking32</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga732ab9137e520b2022a794af6cd0795e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure receive is ready before reading data.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga732ab9137e520b2022a794af6cd0795e">More...</a><br /></td></tr>
<tr class="separator:ga732ab9137e520b2022a794af6cd0795e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9f9b8aa78f2540df1275bf357f9f6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5ab9f9b8aa78f2540df1275bf357f9f6">DL_SPI_transmitDataCheck8</a> (UNICOMM_Inst_Regs *unicomm, uint8_t data)</td></tr>
<tr class="memdesc:ga5ab9f9b8aa78f2540df1275bf357f9f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the TX FIFO before trying to transmit data.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga5ab9f9b8aa78f2540df1275bf357f9f6">More...</a><br /></td></tr>
<tr class="separator:ga5ab9f9b8aa78f2540df1275bf357f9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31d2a3a683ddd7946af0b0c7af4303d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gae31d2a3a683ddd7946af0b0c7af4303d">DL_SPI_transmitDataCheck16</a> (UNICOMM_Inst_Regs *unicomm, uint16_t data)</td></tr>
<tr class="memdesc:gae31d2a3a683ddd7946af0b0c7af4303d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the TX FIFO before trying to transmit data.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gae31d2a3a683ddd7946af0b0c7af4303d">More...</a><br /></td></tr>
<tr class="separator:gae31d2a3a683ddd7946af0b0c7af4303d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68323e72dcb295d91704e892df9aa8a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gae68323e72dcb295d91704e892df9aa8a">DL_SPI_transmitDataCheck32</a> (UNICOMM_Inst_Regs *unicomm, uint32_t data)</td></tr>
<tr class="memdesc:gae68323e72dcb295d91704e892df9aa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the TX FIFO before trying to transmit data.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gae68323e72dcb295d91704e892df9aa8a">More...</a><br /></td></tr>
<tr class="separator:gae68323e72dcb295d91704e892df9aa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78bc67797b591041f1c4c21225f5e0c5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga78bc67797b591041f1c4c21225f5e0c5">DL_SPI_receiveDataCheck8</a> (UNICOMM_Inst_Regs *unicomm, uint8_t *buffer)</td></tr>
<tr class="memdesc:ga78bc67797b591041f1c4c21225f5e0c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the RX FIFO before trying to transmit data.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga78bc67797b591041f1c4c21225f5e0c5">More...</a><br /></td></tr>
<tr class="separator:ga78bc67797b591041f1c4c21225f5e0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4eaa63f4fa765cb88e946e23a8f46dd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gad4eaa63f4fa765cb88e946e23a8f46dd">DL_SPI_receiveDataCheck16</a> (UNICOMM_Inst_Regs *unicomm, uint16_t *buffer)</td></tr>
<tr class="memdesc:gad4eaa63f4fa765cb88e946e23a8f46dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the RX FIFO before trying to transmit data.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gad4eaa63f4fa765cb88e946e23a8f46dd">More...</a><br /></td></tr>
<tr class="separator:gad4eaa63f4fa765cb88e946e23a8f46dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4be838ed6765f797f73ad33f8dfe93"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga8b4be838ed6765f797f73ad33f8dfe93">DL_SPI_receiveDataCheck32</a> (UNICOMM_Inst_Regs *unicomm, uint32_t *buffer)</td></tr>
<tr class="memdesc:ga8b4be838ed6765f797f73ad33f8dfe93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the RX FIFO before trying to transmit data.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga8b4be838ed6765f797f73ad33f8dfe93">More...</a><br /></td></tr>
<tr class="separator:ga8b4be838ed6765f797f73ad33f8dfe93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16d8510a515087e2d47da525e320e45"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gaa16d8510a515087e2d47da525e320e45">DL_SPI_drainRXFIFO8</a> (UNICOMM_Inst_Regs *unicomm, uint8_t *buffer, uint32_t maxCount)</td></tr>
<tr class="memdesc:gaa16d8510a515087e2d47da525e320e45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all available data out of the RX FIFO using 8 bit access.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gaa16d8510a515087e2d47da525e320e45">More...</a><br /></td></tr>
<tr class="separator:gaa16d8510a515087e2d47da525e320e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f351d19e07c1d2d20f3910179f856a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga98f351d19e07c1d2d20f3910179f856a">DL_SPI_drainRXFIFO16</a> (UNICOMM_Inst_Regs *unicomm, uint16_t *buffer, uint32_t maxCount)</td></tr>
<tr class="memdesc:ga98f351d19e07c1d2d20f3910179f856a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all available data out of the RX FIFO using 16 bit access.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga98f351d19e07c1d2d20f3910179f856a">More...</a><br /></td></tr>
<tr class="separator:ga98f351d19e07c1d2d20f3910179f856a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae610a2bb82c7289686de2f1eaf42aa03"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gae610a2bb82c7289686de2f1eaf42aa03">DL_SPI_drainRXFIFO32</a> (UNICOMM_Inst_Regs *unicomm, uint32_t *buffer, uint32_t maxCount)</td></tr>
<tr class="memdesc:gae610a2bb82c7289686de2f1eaf42aa03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all available data out of the RX FIFO using 32 bit access.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gae610a2bb82c7289686de2f1eaf42aa03">More...</a><br /></td></tr>
<tr class="separator:gae610a2bb82c7289686de2f1eaf42aa03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4e6291eac270113471579392a03e42"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gafc4e6291eac270113471579392a03e42">DL_SPI_fillTXFIFO8</a> (UNICOMM_Inst_Regs *unicomm, uint8_t *buffer, uint32_t count)</td></tr>
<tr class="memdesc:gafc4e6291eac270113471579392a03e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill the TX FIFO using 8 bit access.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gafc4e6291eac270113471579392a03e42">More...</a><br /></td></tr>
<tr class="separator:gafc4e6291eac270113471579392a03e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0138ae1f932dfb0d538d7135449233"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga7e0138ae1f932dfb0d538d7135449233">DL_SPI_fillTXFIFO16</a> (UNICOMM_Inst_Regs *unicomm, uint16_t *buffer, uint32_t count)</td></tr>
<tr class="memdesc:ga7e0138ae1f932dfb0d538d7135449233"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill the TX FIFO using 16 bit access.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga7e0138ae1f932dfb0d538d7135449233">More...</a><br /></td></tr>
<tr class="separator:ga7e0138ae1f932dfb0d538d7135449233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9e94c8801a49193786ea9d810b2b099"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gae9e94c8801a49193786ea9d810b2b099">DL_SPI_fillTXFIFO32</a> (UNICOMM_Inst_Regs *unicomm, uint32_t *buffer, uint32_t count)</td></tr>
<tr class="memdesc:gae9e94c8801a49193786ea9d810b2b099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill the TX FIFO using 32 bit access.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gae9e94c8801a49193786ea9d810b2b099">More...</a><br /></td></tr>
<tr class="separator:gae9e94c8801a49193786ea9d810b2b099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497bca61642bf44b803ffdb6f5d79578"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga497bca61642bf44b803ffdb6f5d79578">DL_SPI_enableDMAReceiveEvent</a> (UNICOMM_Inst_Regs *unicomm, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga497bca61642bf44b803ffdb6f5d79578"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI interrupt for triggering the DMA receive event.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga497bca61642bf44b803ffdb6f5d79578">More...</a><br /></td></tr>
<tr class="separator:ga497bca61642bf44b803ffdb6f5d79578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf07f19d2452892168927a3b560a48d3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gabf07f19d2452892168927a3b560a48d3">DL_SPI_enableDMATransmitEvent</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gabf07f19d2452892168927a3b560a48d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI interrupt for triggering the DMA transmit event.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gabf07f19d2452892168927a3b560a48d3">More...</a><br /></td></tr>
<tr class="separator:gabf07f19d2452892168927a3b560a48d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ce71c4b08129eca8144575cb68d21c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga89ce71c4b08129eca8144575cb68d21c">DL_SPI_disableDMAReceiveEvent</a> (UNICOMM_Inst_Regs *unicomm, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga89ce71c4b08129eca8144575cb68d21c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables SPI interrupt from triggering the DMA receive event.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga89ce71c4b08129eca8144575cb68d21c">More...</a><br /></td></tr>
<tr class="separator:ga89ce71c4b08129eca8144575cb68d21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3260acdc339fa100cebe89a3516840"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gacf3260acdc339fa100cebe89a3516840">DL_SPI_disableDMATransmitEvent</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:gacf3260acdc339fa100cebe89a3516840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables SPI interrupt from triggering the DMA transmit event.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gacf3260acdc339fa100cebe89a3516840">More...</a><br /></td></tr>
<tr class="separator:gacf3260acdc339fa100cebe89a3516840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3321e47bd2eb2a0e5ae65959981b50ed"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga3321e47bd2eb2a0e5ae65959981b50ed">DL_SPI_getEnabledDMAReceiveEvent</a> (UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga3321e47bd2eb2a0e5ae65959981b50ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which SPI interrupt for DMA receive events is enabled.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga3321e47bd2eb2a0e5ae65959981b50ed">More...</a><br /></td></tr>
<tr class="separator:ga3321e47bd2eb2a0e5ae65959981b50ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga779a4d79aff28f48f046d8797991a606"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga779a4d79aff28f48f046d8797991a606">DL_SPI_getEnabledDMATransmitEvent</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga779a4d79aff28f48f046d8797991a606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if SPI interrupt for DMA transmit event is enabled.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga779a4d79aff28f48f046d8797991a606">More...</a><br /></td></tr>
<tr class="separator:ga779a4d79aff28f48f046d8797991a606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2e9c8188df19ad1054074925ec27d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga0f2e9c8188df19ad1054074925ec27d1">DL_SPI_getEnabledDMAReceiveEventStatus</a> (UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga0f2e9c8188df19ad1054074925ec27d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled SPI interrupt for DMA receive event.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga0f2e9c8188df19ad1054074925ec27d1">More...</a><br /></td></tr>
<tr class="separator:ga0f2e9c8188df19ad1054074925ec27d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a98d51c94566751303e009c779de87"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga66a98d51c94566751303e009c779de87">DL_SPI_getEnabledDMATransmitEventStatus</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga66a98d51c94566751303e009c779de87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled SPI interrupt for DMA transmit event.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga66a98d51c94566751303e009c779de87">More...</a><br /></td></tr>
<tr class="separator:ga66a98d51c94566751303e009c779de87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6e89773f20337ac29e6254c5ca3404"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga2f6e89773f20337ac29e6254c5ca3404">DL_SPI_getRawDMAReceiveEventStatus</a> (UNICOMM_Inst_Regs *unicomm, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga2f6e89773f20337ac29e6254c5ca3404"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any SPI interrupt for DMA receive event.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga2f6e89773f20337ac29e6254c5ca3404">More...</a><br /></td></tr>
<tr class="separator:ga2f6e89773f20337ac29e6254c5ca3404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f656ac516d9f63c82065019f6d8eea"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga58f656ac516d9f63c82065019f6d8eea">DL_SPI_getRawDMATransmitEventStatus</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga58f656ac516d9f63c82065019f6d8eea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any SPI interrupt for DMA transmit event.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga58f656ac516d9f63c82065019f6d8eea">More...</a><br /></td></tr>
<tr class="separator:ga58f656ac516d9f63c82065019f6d8eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bacdf4f896de8130a47eb26af0d827e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga5bacdf4f896de8130a47eb26af0d827e">DL_SPI_saveConfiguration</a> (UNICOMM_Inst_Regs *unicomm, <a class="el" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a> *ptr)</td></tr>
<tr class="memdesc:ga5bacdf4f896de8130a47eb26af0d827e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Save SPI configuration before entering a power loss state.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga5bacdf4f896de8130a47eb26af0d827e">More...</a><br /></td></tr>
<tr class="separator:ga5bacdf4f896de8130a47eb26af0d827e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bab006f7f434b4e7e2a8abe31aad97"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#gae3bab006f7f434b4e7e2a8abe31aad97">DL_SPI_restoreConfiguration</a> (UNICOMM_Inst_Regs *unicomm, <a class="el" href="struct_d_l___s_p_i__backup_config.html">DL_SPI_backupConfig</a> *ptr)</td></tr>
<tr class="memdesc:gae3bab006f7f434b4e7e2a8abe31aad97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restore SPI configuration after leaving a power loss state.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#gae3bab006f7f434b4e7e2a8abe31aad97">More...</a><br /></td></tr>
<tr class="separator:gae3bab006f7f434b4e7e2a8abe31aad97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f546de7ff036b7755c7c5b0c363905f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga0f546de7ff036b7755c7c5b0c363905f">DL_SPI_enableSuspend</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga0f546de7ff036b7755c7c5b0c363905f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Suspend external communication.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga0f546de7ff036b7755c7c5b0c363905f">More...</a><br /></td></tr>
<tr class="separator:ga0f546de7ff036b7755c7c5b0c363905f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga630122c7fd89216c593d927472ac8787"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_n_i_c_o_m_m_s_p_i.html#ga630122c7fd89216c593d927472ac8787">DL_SPI_disableSuspend</a> (UNICOMM_Inst_Regs *unicomm)</td></tr>
<tr class="memdesc:ga630122c7fd89216c593d927472ac8787"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resume external communication.  <a href="group___u_n_i_c_o_m_m_s_p_i.html#ga630122c7fd89216c593d927472ac8787">More...</a><br /></td></tr>
<tr class="separator:ga630122c7fd89216c593d927472ac8787"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
