$date
	Sun Sep 16 21:31:23 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testFullAdder $end
$var wire 1 ! sum $end
$var wire 1 " cOut $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cIn $end
$scope module adder $end
$var wire 1 # a $end
$var wire 1 & ab $end
$var wire 1 ' abc $end
$var wire 1 ( abubc $end
$var wire 1 ) ac $end
$var wire 1 * axb $end
$var wire 1 + axbxc $end
$var wire 1 $ b $end
$var wire 1 , bc $end
$var wire 1 % c $end
$var wire 1 " carryout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
x)
x(
x'
x&
0%
0$
0#
x"
x!
$end
#50000
0'
0,
0)
0&
0*
#100000
0(
0+
#150000
0"
0!
#1000000
1%
#1050000
1+
#1100000
1!
#2000000
0%
1$
#2050000
0+
1*
#2100000
0!
1+
#2150000
1!
#3000000
1%
#3050000
0+
1,
#3100000
0!
1(
#3150000
1"
#4000000
0%
0$
1#
#4050000
1+
0,
#4100000
1!
0(
#4150000
0"
#5000000
1%
#5050000
0+
1)
#5100000
0!
1"
#6000000
0%
1$
#6050000
1+
0)
0*
1&
#6100000
1!
0"
0+
1(
#6150000
0!
1"
#7000000
1%
#7050000
1+
1)
1,
1'
#7100000
1!
#8000000
