
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006768                       # Number of seconds simulated
sim_ticks                                  6767521500                       # Number of ticks simulated
final_tick                                 6767521500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 182084                       # Simulator instruction rate (inst/s)
host_op_rate                                   247667                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               85886152                       # Simulator tick rate (ticks/s)
host_mem_usage                                 655932                       # Number of bytes of host memory used
host_seconds                                    78.80                       # Real time elapsed on the host
yang_insts                                   19515311                       # Number of instructions simulated
sim_insts                                    14347531                       # Number of instructions simulated
sim_ops                                      19515311                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          275008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          103360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             378368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       275008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        275008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        20032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           20032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           313                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                313                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           40636443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           15272947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              55909390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      40636443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40636443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2960020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2960020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2960020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          40636443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          15272947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             58869410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5913                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        313                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5913                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      313                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 376256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   18944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  378432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                20032                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6767519500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5913                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  313                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.223623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.984838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.179778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          530     35.17%     35.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          435     28.87%     64.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          169     11.21%     75.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          127      8.43%     83.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           65      4.31%     87.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           42      2.79%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           37      2.46%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.46%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           80      5.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1507                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           18                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     325.166667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    117.201501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    578.050095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              8     44.44%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3     16.67%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      5.56%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      5.56%     72.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      5.56%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      5.56%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      5.56%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            2     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            18                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.444444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.424313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.855585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               14     77.78%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     22.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            18                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     49563250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               159794500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   29395000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8430.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27180.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        55.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     55.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.75                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4416                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     247                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.91                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1086977.11                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7779240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4244625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                31644600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 498960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            441938640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            809997930                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           3349382250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             4645486245                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            686.540829                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   5567569500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     225940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     973015500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3613680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1971750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                14024400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1419120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            441938640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            559255500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           3569331750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             4591554840                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            678.570488                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   5935594500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     225940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     605985500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2368261                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1174210                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             28896                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1161783                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1151677                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.130130                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  559947                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10240                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   69                       # Number of system calls
system.cpu.numCycles                         13535044                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             156529                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       15256860                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2368261                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1711624                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      13112009                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   62115                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1198                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           176                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         3070                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   5127891                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2456                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           13304039                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.557922                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.252802                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3825236     28.75%     28.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3205455     24.09%     52.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1298849      9.76%     62.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4974499     37.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13304039                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.174973                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.127212                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1339110                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4998452                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   5348346                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1589724                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  28407                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               599236                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2833                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               20110088                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 84298                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  28407                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2223841                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1186477                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         137941                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   6004419                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3722954                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               19986149                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 51587                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                787699                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   3084                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 705108                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1350002                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents           393499                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            22450047                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             136022865                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18023266                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           9439901                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21939729                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   510318                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               6512                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6479                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3301459                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5303039                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3129239                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            307923                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           266505                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   19921052                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12747                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  19735748                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             20124                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          416329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1266944                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            266                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      13304039                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.483440                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.083434                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2605665     19.59%     19.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4622522     34.75%     54.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3659271     27.50%     81.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1906384     14.33%     96.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              475730      3.58%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               34190      0.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 277      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13304039                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAdd                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntSqrMinus                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiffDot                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatInput                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::DistQue                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1039535     15.95%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    188      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             32877      0.50%     16.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     16.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp             12055      0.19%     16.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 1      0.00%     16.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc              111      0.00%     16.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               89      0.00%     16.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3318156     50.93%     67.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2112637     32.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAdd                     0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntSqrMinus                0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiffDot                0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatInput                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::DistQue                    0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8227547     41.69%     41.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5383      0.03%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     41.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          263245      1.33%     43.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     43.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp          334063      1.69%     44.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          111460      0.56%     45.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             950      0.00%     45.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc        1927370      9.77%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         268132      1.36%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc       230119      1.17%     57.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5258445     26.64%     84.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3109034     15.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19735748                       # Type of FU issued
system.cpu.iq.rate                           1.458122                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6515649                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.330145                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           42619851                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13541657                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12870888                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            16691457                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            6810756                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      6797885                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               16359317                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 9892080                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           393709                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       144800                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          395                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2289                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        41952                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          294                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1484                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  28407                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   37761                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7300                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            19933813                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5303039                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3129239                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6455                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7098                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2289                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          19394                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8570                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                27964                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              19694463                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5235151                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41285                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            14                       # number of nop insts executed
system.cpu.iew.exec_refs                      8335314                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2261362                       # Number of branches executed
system.cpu.iew.exec_stores                    3100163                       # Number of stores executed
system.cpu.iew.exec_rate                     1.455072                       # Inst execution rate
system.cpu.iew.wb_sent                       19680293                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      19668773                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  10781238                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17548212                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.453174                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.614378                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          381504                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           12481                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             26246                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     13238843                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.474095                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.118698                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4839865     36.56%     36.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5248317     39.64%     76.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1093741      8.26%     84.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       361468      2.73%     87.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       272901      2.06%     89.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       291020      2.20%     91.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       158132      1.19%     92.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       287580      2.17%     94.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       685819      5.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13238843                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14347531                       # Number of instructions committed
system.cpu.commit.committedOps               19515311                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        8245526                       # Number of memory references committed
system.cpu.commit.loads                       5158239                       # Number of loads committed
system.cpu.commit.membars                        6208                       # Number of memory barriers committed
system.cpu.commit.branches                    2247301                       # Number of branches committed
system.cpu.commit.fp_insts                    6795059                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  15683037                       # Number of committed integer instructions.
system.cpu.commit.function_calls               511100                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAdd                0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntSqrMinus            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiffDot            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatInput            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::DistQue               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8131642     41.67%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5361      0.03%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     41.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       263202      1.35%     43.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     43.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp       333631      1.71%     44.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       111384      0.57%     45.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv          947      0.00%     45.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc      1925458      9.87%     55.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       268053      1.37%     56.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc       230107      1.18%     57.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         5158239     26.43%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3087287     15.82%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19515311                       # Class of committed instruction
system.cpu.commit.InstTypes.yang_0::Int       6394952     32.48%     32.48% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Float      2799148     14.22%     46.70% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Load      5158239     26.20%     72.90% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::Store      3087287     15.68%     88.58% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::CondCtrl      1131066      5.75%     94.33% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::UnCondCtrl      1116235      5.67%    100.00% # Type of committed instruction
system.cpu.commit.InstTypes.yang_0::total     19686927                       # Type of committed instruction
system.cpu.commit.bw_lim_events                685819                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     32448941                       # The number of ROB reads
system.cpu.rob.rob_writes                    39858876                       # The number of ROB writes
system.cpu.timesIdled                            3482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          231005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14347531                       # Number of Instructions Simulated
system.cpu.committedOps                      19515311                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.943371                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.943371                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.060028                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.060028                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 16488087                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9923979                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   9302498                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6984702                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  75063170                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3736839                       # number of cc regfile writes
system.cpu.misc_regfile_reads                64600747                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1219557                       # number of misc regfile writes
system.cpu.dcache.tags.replacements               661                       # number of replacements
system.cpu.dcache.tags.tagsinuse           929.972908                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7901431                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1615                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4892.526935                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   929.972908                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.908177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.908177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          954                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          872                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15816299                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15816299                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      4817342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4817342                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3067288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3067288                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         4399                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4399                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         6199                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6199                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         6203                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6203                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       7884630                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7884630                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      7889029                       # number of overall hits
system.cpu.dcache.overall_hits::total         7889029                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1116                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4719                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4719                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data           72                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           72                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         5835                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5835                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         5907                       # number of overall misses
system.cpu.dcache.overall_misses::total          5907                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     60118499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     60118499                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    223925250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    223925250                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       213000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       213000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    284043749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    284043749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    284043749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    284043749                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4818458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4818458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3072007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3072007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         4471                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         4471                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         6203                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6203                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      7890465                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7890465                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      7894936                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7894936                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000232                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001536                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001536                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.016104                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016104                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000645                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000645                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000740                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000740                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000748                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000748                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53869.622760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53869.622760                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47451.843611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47451.843611                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        53250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        53250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 48679.305741                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48679.305741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 48085.957169                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48085.957169                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        28790                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             462                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.316017                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          313                       # number of writebacks
system.cpu.dcache.writebacks::total               313                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          461                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          461                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3807                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3807                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4268                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4268                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          655                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          912                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data           48                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           48                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1615                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1615                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     34498251                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34498251                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     43068500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43068500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data      1688000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1688000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     77566751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77566751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     79254751                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     79254751                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000297                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000297                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.010736                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010736                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000199                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000205                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52669.085496                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52669.085496                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47224.232456                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47224.232456                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 35166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 35166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49500.160179                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49500.160179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49074.149226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49074.149226                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              3786                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.364893                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5122621                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4298                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1191.861564                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1570152750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   508.364893                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.992900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          141                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10260040                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10260040                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      5122621                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5122621                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       5122621                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5122621                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      5122621                       # number of overall hits
system.cpu.icache.overall_hits::total         5122621                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5250                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5250                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5250                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5250                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5250                       # number of overall misses
system.cpu.icache.overall_misses::total          5250                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    252085453                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    252085453                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    252085453                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    252085453                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    252085453                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    252085453                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      5127871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5127871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      5127871                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5127871                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      5127871                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5127871                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001024                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001024                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001024                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001024                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001024                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 48016.276762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48016.276762                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 48016.276762                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48016.276762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 48016.276762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48016.276762                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        45803                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          478                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               700                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.432857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          478                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          951                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          951                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          951                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          951                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          951                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          951                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4299                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4299                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4299                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4299                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4299                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4299                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    204035481                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    204035481                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    204035481                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    204035481                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    204035481                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    204035481                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000838                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000838                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000838                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000838                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000838                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000838                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47461.149337                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47461.149337                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47461.149337                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47461.149337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47461.149337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47461.149337                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                5002                       # Transaction distribution
system.membus.trans_dist::ReadResp               5001                       # Transaction distribution
system.membus.trans_dist::Writeback               313                       # Transaction distribution
system.membus.trans_dist::ReadExReq               912                       # Transaction distribution
system.membus.trans_dist::ReadExResp              912                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         8596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       275008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       123392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  398400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoop_fanout::samples              6227                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                    6227    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                6227                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10201000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           40438992                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy           15342749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
