# ZCU102 DPU TRD - VIVADO Flow (Vitis AI 3.0) Resource Utilization Reports

## This Repository is generated project from "ZCU102-DPU-TRD (Vitis AI 3.0) and VIVADO Flow".




## Resource Utilization Report Summary
![Resource-Utilization-Summary](https://github.com/LogicTronixInc/Vitis-AI-KriaSoMs-Forum-Resources/blob/master/ZCU102-DPU-TRD-Resource-Utilization-Default-Build-Vitis-AI-3.0/Images/final-utilization-report-Screenshot.png) 

\
Following summary table is on "IP-wise" summary of resource utilization generated after implementation of design/project:
![Resource-Utilization-IP-Wise-Summary](https://github.com/LogicTronixInc/Vitis-AI-KriaSoMs-Forum-Resources/blob/master/ZCU102-DPU-TRD-Resource-Utilization-Default-Build-Vitis-AI-3.0/Images/final-ip-wise-report-Screenshot.png) 


**For more details of resource utilization can be found at "resource-utilization-table-by-vivado.xlsx" file attached here in the repo!**


If you like to know more about ML acceleration on AMD-Xilinx MPSoC or Versal or Platforms then you can write us at info@logictronix.com!\
LogicTronix is FPGA Design and ML Acceleration Partner for AMD-Xilinx for its FPGA, SoC , MPsoC and Versal Platforms.

