{
    "DESIGN_NAME": "Config",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": ["dir::../../verilog/rtl/Config.v",
        "dir::../../verilog/rtl/config_UART.v",
        "dir::../../verilog/rtl/bitbang.v",
        "dir::../../verilog/rtl/ConfigFSM.v"
    ],
    "CLOCK_PERIOD": 10,
    "CLOCK_PORT": "CLK",
    "CLOCK_NET": "CLK",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 1000 180",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.55,
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "DIODE_INSERTION_STRATEGY": 4,
    "RUN_CVC": 1,
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}