{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767182886508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767182886508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 31 19:08:06 2025 " "Processing started: Wed Dec 31 19:08:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767182886508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182886508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT_8Points -c FFT_8Points " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT_8Points -c FFT_8Points" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182886508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767182886818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767182886818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Detect_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Detect_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Detect_edge " "Found entity 1: Detect_edge" {  } { { "../../02_rtl/Detect_edge.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Detect_edge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_right " "Found entity 1: SHF_right" {  } { { "../../02_rtl/FPU_COMMON/SHF_right.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_left " "Found entity 1: SHF_left" {  } { { "../../02_rtl/FPU_COMMON/SHF_left.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_8bit " "Found entity 1: LOPD_8bit" {  } { { "../../02_rtl/FPU_COMMON/LOPD_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_4bit " "Found entity 1: LOPD_4bit" {  } { { "../../02_rtl/FPU_COMMON/LOPD_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_24bit " "Found entity 1: LOPD_24bit" {  } { { "../../02_rtl/FPU_COMMON/LOPD_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_16bit " "Found entity 1: LOPD_16bit" {  } { { "../../02_rtl/FPU_COMMON/LOPD_16bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b COMP_CLA_24bit.sv(57) " "Verilog HDL Declaration information at COMP_CLA_24bit.sv(57): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../../02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_CLA_24bit " "Found entity 1: COMP_CLA_24bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892976 ""} { "Info" "ISGN_ENTITY_NAME" "2 COMP_CLA_4bit " "Found entity 2: COMP_CLA_4bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_8bit " "Found entity 1: COMP_8bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_4bit " "Found entity 1: COMP_4bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_24bit " "Found entity 1: COMP_24bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b CLS_4bit.sv(3) " "Verilog HDL Declaration information at CLS_4bit.sv(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../../02_rtl/FPU_COMMON/CLS_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLS_4bit.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLS_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLS_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLS_4bit " "Found entity 1: CLS_4bit" {  } { { "../../02_rtl/FPU_COMMON/CLS_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLS_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8bit " "Found entity 1: CLA_8bit" {  } { { "../../02_rtl/FPU_COMMON/CLA_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "../../02_rtl/FPU_COMMON/CLA_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_24bit " "Found entity 1: CLA_24bit" {  } { { "../../02_rtl/FPU_COMMON/CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_add_sub " "Found entity 1: FPU_add_sub" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_SIGN_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_SIGN_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_SIGN_unit " "Found entity 1: ADD_SUB_SIGN_unit" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_SIGN_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_SIGN_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_PSC_unit " "Found entity 1: ADD_SUB_PSC_unit" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_NOR_unit " "Found entity 1: ADD_SUB_NOR_unit" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_MAN_swap " "Found entity 1: ADD_SUB_MAN_swap" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_MAN_rounding " "Found entity 1: ADD_SUB_MAN_rounding" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_MAN_ALU " "Found entity 1: ADD_SUB_MAN_ALU" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_swap " "Found entity 1: ADD_SUB_EXP_swap" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_sub " "Found entity 1: ADD_SUB_EXP_sub" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_rounding " "Found entity 1: ADD_SUB_EXP_rounding" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_comp " "Found entity 1: ADD_SUB_EXP_comp" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_adjust " "Found entity 1: ADD_SUB_EXP_adjust" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_PSC_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_PSC_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_PSC_unit " "Found entity 1: MUL_PSC_unit" {  } { { "../../02_rtl/FPU_MUL/MUL_PSC_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_PSC_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_NOR_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_NOR_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_NOR_unit " "Found entity 1: MUL_NOR_unit" {  } { { "../../02_rtl/FPU_MUL/MUL_NOR_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_NOR_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_MAN_rounding " "Found entity 1: MUL_MAN_rounding" {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_rounding.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_rounding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_MAN_mul " "Found entity 1: MUL_MAN_mul" {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_EXP_unit " "Found entity 1: MUL_EXP_unit" {  } { { "../../02_rtl/FPU_MUL/MUL_EXP_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_EXP_rounding " "Found entity 1: MUL_EXP_rounding" {  } { { "../../02_rtl/FPU_MUL/MUL_EXP_rounding.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_rounding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_adjust.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_adjust.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_EXP_adjust " "Found entity 1: MUL_EXP_adjust" {  } { { "../../02_rtl/FPU_MUL/MUL_EXP_adjust.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_adjust.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_mul " "Found entity 1: fpu_mul" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Butterfly_Unit " "Found entity 1: Butterfly_Unit" {  } { { "../../02_rtl/Butterfly_Unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x0_real X0_real FFT_8Points.sv(7) " "Verilog HDL Declaration information at FFT_8Points.sv(7): object \"x0_real\" differs only in case from object \"X0_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x0_imag X0_imag FFT_8Points.sv(7) " "Verilog HDL Declaration information at FFT_8Points.sv(7): object \"x0_imag\" differs only in case from object \"X0_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x1_real X1_real FFT_8Points.sv(8) " "Verilog HDL Declaration information at FFT_8Points.sv(8): object \"x1_real\" differs only in case from object \"X1_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x1_imag X1_imag FFT_8Points.sv(8) " "Verilog HDL Declaration information at FFT_8Points.sv(8): object \"x1_imag\" differs only in case from object \"X1_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x2_real X2_real FFT_8Points.sv(9) " "Verilog HDL Declaration information at FFT_8Points.sv(9): object \"x2_real\" differs only in case from object \"X2_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x2_imag X2_imag FFT_8Points.sv(9) " "Verilog HDL Declaration information at FFT_8Points.sv(9): object \"x2_imag\" differs only in case from object \"X2_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x3_real X3_real FFT_8Points.sv(10) " "Verilog HDL Declaration information at FFT_8Points.sv(10): object \"x3_real\" differs only in case from object \"X3_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x3_imag X3_imag FFT_8Points.sv(10) " "Verilog HDL Declaration information at FFT_8Points.sv(10): object \"x3_imag\" differs only in case from object \"X3_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x4_real X4_real FFT_8Points.sv(11) " "Verilog HDL Declaration information at FFT_8Points.sv(11): object \"x4_real\" differs only in case from object \"X4_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x4_imag X4_imag FFT_8Points.sv(11) " "Verilog HDL Declaration information at FFT_8Points.sv(11): object \"x4_imag\" differs only in case from object \"X4_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x5_real X5_real FFT_8Points.sv(12) " "Verilog HDL Declaration information at FFT_8Points.sv(12): object \"x5_real\" differs only in case from object \"X5_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x5_imag X5_imag FFT_8Points.sv(12) " "Verilog HDL Declaration information at FFT_8Points.sv(12): object \"x5_imag\" differs only in case from object \"X5_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x6_real X6_real FFT_8Points.sv(13) " "Verilog HDL Declaration information at FFT_8Points.sv(13): object \"x6_real\" differs only in case from object \"X6_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x6_imag X6_imag FFT_8Points.sv(13) " "Verilog HDL Declaration information at FFT_8Points.sv(13): object \"x6_imag\" differs only in case from object \"X6_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x7_real X7_real FFT_8Points.sv(14) " "Verilog HDL Declaration information at FFT_8Points.sv(14): object \"x7_real\" differs only in case from object \"X7_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x7_imag X7_imag FFT_8Points.sv(14) " "Verilog HDL Declaration information at FFT_8Points.sv(14): object \"x7_imag\" differs only in case from object \"X7_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_8Points " "Found entity 1: FFT_8Points" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767182892990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767182892990 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(28) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(28): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(29) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(29): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(30) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(30): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(31) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(31): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(32) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(32): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(33) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(33): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(34) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(34): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(35) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(35): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(36) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(36): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(37) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(37): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(38) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(38): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(39) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(39): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(40) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(40): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(41) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(41): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(42) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(42): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(43) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(43): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1767182892994 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT_8Points " "Elaborating entity \"FFT_8Points\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767182893022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detect_edge Detect_edge:DETECT_START_STAGE1 " "Elaborating entity \"Detect_edge\" for hierarchy \"Detect_edge:DETECT_START_STAGE1\"" {  } { { "../../02_rtl/FFT_8Points.sv" "DETECT_START_STAGE1" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Butterfly_Unit Butterfly_Unit:BFLY1_0 " "Elaborating entity \"Butterfly_Unit\" for hierarchy \"Butterfly_Unit:BFLY1_0\"" {  } { { "../../02_rtl/FFT_8Points.sv" "BFLY1_0" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_mul Butterfly_Unit:BFLY1_0\|fpu_mul:mul0 " "Elaborating entity \"fpu_mul\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\"" {  } { { "../../02_rtl/Butterfly_Unit.sv" "mul0" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_EXP_unit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_unit:MUL_EXP_UNIT " "Elaborating entity \"MUL_EXP_unit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_unit:MUL_EXP_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8bit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_unit:MUL_EXP_UNIT\|CLA_8bit:ADD_EXP_UNIT " "Elaborating entity \"CLA_8bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_unit:MUL_EXP_UNIT\|CLA_8bit:ADD_EXP_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/MUL_EXP_unit.sv" "ADD_EXP_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_unit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_unit:MUL_EXP_UNIT\|CLA_8bit:ADD_EXP_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0 " "Elaborating entity \"CLA_4bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_unit:MUL_EXP_UNIT\|CLA_8bit:ADD_EXP_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0\"" {  } { { "../../02_rtl/FPU_COMMON/CLA_8bit.sv" "CLA_4BIT_UNIT_0" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_MAN_mul Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_MAN_mul:MAN_MUL_UNIT " "Elaborating entity \"MUL_MAN_mul\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_MAN_mul:MAN_MUL_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MAN_MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_24bit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|LOPD_24bit:LOPD_UNIT " "Elaborating entity \"LOPD_24bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|LOPD_24bit:LOPD_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "LOPD_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_16bit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|LOPD_24bit:LOPD_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB " "Elaborating entity \"LOPD_16bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|LOPD_24bit:LOPD_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\"" {  } { { "../../02_rtl/FPU_COMMON/LOPD_24bit.sv" "LOPD_16bit_UNIT_MSB" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_8bit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|LOPD_24bit:LOPD_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0 " "Elaborating entity \"LOPD_8bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|LOPD_24bit:LOPD_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0\"" {  } { { "../../02_rtl/FPU_COMMON/LOPD_16bit.sv" "LOPD_8bit_unit_0" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_NOR_unit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_NOR_unit:NOR_UNIT " "Elaborating entity \"MUL_NOR_unit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_NOR_unit:NOR_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_left Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_NOR_unit:NOR_UNIT\|SHF_left:SHF_left_unit " "Elaborating entity \"SHF_left\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_NOR_unit:NOR_UNIT\|SHF_left:SHF_left_unit\"" {  } { { "../../02_rtl/FPU_MUL/MUL_NOR_unit.sv" "SHF_left_unit" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_NOR_unit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_MAN_rounding Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_MAN_rounding:MAN_ROUNDING_UNIT " "Elaborating entity \"MUL_MAN_rounding\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_MAN_rounding:MAN_ROUNDING_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MAN_ROUNDING_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_EXP_adjust Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT " "Elaborating entity \"MUL_EXP_adjust\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_EXP_rounding Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_rounding:EXP_ROUNDING_UNIT " "Elaborating entity \"MUL_EXP_rounding\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_rounding:EXP_ROUNDING_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "EXP_ROUNDING_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_PSC_unit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_PSC_unit:PSC_UNIT " "Elaborating entity \"MUL_PSC_unit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_PSC_unit:PSC_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "PSC_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_sub Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0 " "Elaborating entity \"FPU_add_sub\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\"" {  } { { "../../02_rtl/Butterfly_Unit.sv" "sub0" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_comp Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_comp:EXP_COM_8BIT " "Elaborating entity \"ADD_SUB_EXP_comp\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_comp:EXP_COM_8BIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_COM_8BIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_8bit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_comp:EXP_COM_8BIT\|COMP_8bit:COMP_LESS_UNIT " "Elaborating entity \"COMP_8bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_comp:EXP_COM_8BIT\|COMP_8bit:COMP_LESS_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" "COMP_LESS_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_4bit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_comp:EXP_COM_8BIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low " "Elaborating entity \"COMP_4bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_comp:EXP_COM_8BIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low\"" {  } { { "../../02_rtl/FPU_COMMON/COMP_8bit.sv" "u_low" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_swap Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_swap:EXP_SWAP " "Elaborating entity \"ADD_SUB_EXP_swap\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_swap:EXP_SWAP\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_SWAP" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_sub Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_sub:EXP_SUB " "Elaborating entity \"ADD_SUB_EXP_sub\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_sub:EXP_SUB\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_SUB" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_MAN_swap Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_swap:MAN_SWAP_PRE " "Elaborating entity \"ADD_SUB_MAN_swap\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_swap:MAN_SWAP_PRE\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_SWAP_PRE" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_right Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|SHF_right:SHF_RIGHT_MAN " "Elaborating entity \"SHF_right\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|SHF_right:SHF_RIGHT_MAN\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "SHF_RIGHT_MAN" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_24bit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|COMP_24bit:MAN_COMP_24BIT " "Elaborating entity \"COMP_24bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|COMP_24bit:MAN_COMP_24BIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_COMP_24BIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_SIGN_unit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_SIGN_unit:SIGN_UNIT " "Elaborating entity \"ADD_SUB_SIGN_unit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_SIGN_unit:SIGN_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "SIGN_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_PSC_unit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_PSC_unit:PSC_UNIT " "Elaborating entity \"ADD_SUB_PSC_unit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_PSC_unit:PSC_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "PSC_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLS_4bit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|CLS_4bit:MAN_ALU_PROC_RND " "Elaborating entity \"CLS_4bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|CLS_4bit:MAN_ALU_PROC_RND\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_ALU_PROC_RND" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_MAN_ALU Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_ALU:MAN_ALU " "Elaborating entity \"ADD_SUB_MAN_ALU\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_ALU:MAN_ALU\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_ALU" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_24bit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_ALU:MAN_ALU\|CLA_24bit:ALU_SUB_UNIT " "Elaborating entity \"CLA_24bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_ALU:MAN_ALU\|CLA_24bit:ALU_SUB_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" "ALU_SUB_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_adjust Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_adjust:EXP_ADJUST " "Elaborating entity \"ADD_SUB_EXP_adjust\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_adjust:EXP_ADJUST\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_ADJUST" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_NOR_unit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_NOR_unit:NOR_UNIT " "Elaborating entity \"ADD_SUB_NOR_unit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_NOR_unit:NOR_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_MAN_rounding Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_rounding:MAN_RND " "Elaborating entity \"ADD_SUB_MAN_rounding\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_rounding:MAN_RND\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_RND" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_rounding Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_rounding:EXP_RND " "Elaborating entity \"ADD_SUB_EXP_rounding\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_rounding:EXP_RND\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_RND" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767182893255 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896687 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896687 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896688 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896691 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896692 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896692 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896703 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896704 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896704 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896707 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896708 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896709 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896746 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896747 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896747 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896749 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896750 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896751 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896759 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896760 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896760 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896764 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896765 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896765 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896820 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896821 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896821 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896825 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896827 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896827 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896842 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896843 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896843 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896847 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896848 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896848 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896913 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896915 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896915 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896921 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896923 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896923 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896939 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896940 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896940 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896943 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896944 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896944 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896985 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896986 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896987 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896990 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182896991 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182896991 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897005 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897007 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897007 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897011 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897013 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897013 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897059 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897060 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897060 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897063 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897064 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897064 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897073 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897074 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897074 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897077 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897078 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897078 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897116 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897117 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897117 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897119 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897120 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897120 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897127 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897128 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897128 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897130 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897131 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897131 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897168 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897169 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897169 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897171 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897171 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897172 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897179 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897180 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897180 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897182 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897183 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897183 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897216 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897217 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897217 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897220 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897221 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897221 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897230 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897232 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897232 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897235 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897236 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897236 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897291 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897293 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897293 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897297 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897298 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897298 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897310 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897311 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897311 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897314 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897315 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897316 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897371 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897372 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897372 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897376 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897377 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897377 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897387 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897389 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897389 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897392 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897393 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897393 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897440 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897441 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897441 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897443 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897444 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897444 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_one_pos MUL_EXP_ADJUST_UNIT 5 8 " "Port \"i_one_pos\" on the entity instantiation of \"MUL_EXP_ADJUST_UNIT\" is connected to a signal of width 5. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897452 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "i_mantissa NOR_UNIT 24 32 " "Port \"i_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1767182897453 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "o_mantissa NOR_UNIT 24 32 " "Port \"o_mantissa\" on the entity instantiation of \"NOR_UNIT\" is connected to a signal of width 24. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1767182897453 "|FFT_8Points|Butterfly_Unit:BFLY1_0|fpu_mul:mul0|MUL_NOR_unit:NOR_UNIT"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1767182928328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767182955264 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/noname/Documents/project_tiny/FFT_8Points/04_imple/FFT_8POINT/output_files/FFT_8Points.map.smsg " "Generated suppressed messages file /home/noname/Documents/project_tiny/FFT_8Points/04_imple/FFT_8POINT/output_files/FFT_8Points.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767183174767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767183176847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767183176847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43327 " "Implemented 43327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "515 " "Implemented 515 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767183178938 ""} { "Info" "ICUT_CUT_TM_OPINS" "513 " "Implemented 513 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767183178938 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42251 " "Implemented 42251 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767183178938 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "48 " "Implemented 48 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1767183178938 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767183178938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1026 " "Peak virtual memory: 1026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767183179061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 31 19:12:59 2025 " "Processing ended: Wed Dec 31 19:12:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767183179061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:53 " "Elapsed time: 00:04:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767183179061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:17 " "Total CPU time (on all processors): 00:07:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767183179061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767183179061 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1767183180537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767183180537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 31 19:13:00 2025 " "Processing started: Wed Dec 31 19:13:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767183180537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1767183180537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FFT_8Points -c FFT_8Points " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FFT_8Points -c FFT_8Points" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1767183180537 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1767183180561 ""}
{ "Info" "0" "" "Project  = FFT_8Points" {  } {  } 0 0 "Project  = FFT_8Points" 0 0 "Fitter" 0 0 1767183180561 ""}
{ "Info" "0" "" "Revision = FFT_8Points" {  } {  } 0 0 "Revision = FFT_8Points" 0 0 "Fitter" 0 0 1767183180561 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1767183181046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1767183181046 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FFT_8Points 5CGXFC9E7F35C8 " "Selected device 5CGXFC9E7F35C8 for design \"FFT_8Points\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1767183181227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1767183181266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1767183181266 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1767183182202 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1767183182223 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1767183182869 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1028 1028 " "No exact pin location assignment(s) for 1028 pins of 1028 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1767183183656 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "1028 560 " "Design requires 1028 user-specified I/O pins -- too many to fit in the 560 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "1028 1028 0 " "Current design requires 1028 user-specified I/O pins -- 1028 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1767183192892 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "560 532 28 " "Targeted device has 560 I/O pin locations available for user I/O -- 532 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1767183192892 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1767183192892 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1767183192898 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1767183192903 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1767183209323 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1057 " "Peak virtual memory: 1057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767183211435 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 31 19:13:31 2025 " "Processing ended: Wed Dec 31 19:13:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767183211435 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767183211435 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767183211435 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1767183211435 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 163 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 163 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1767183212456 ""}
