Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Sep 13 15:38:26 2018
| Host         : DESKTOP-50SCECT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file decoder_top_control_sets_placed.rpt
| Design       : decoder_top
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+----------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+----------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG | dec1/seg0[1]_i_1_n_0 |                      |                1 |              1 |
|  clk_IBUF_BUFG | dec1/seg0[1]_i_2_n_0 |                      |                1 |              1 |
|  clk_IBUF_BUFG | dec1/seg1[1]_i_1_n_0 |                      |                1 |              1 |
|  clk_IBUF_BUFG | dec1/seg1[1]_i_2_n_0 |                      |                1 |              1 |
|  clk_IBUF_BUFG | dec1/seg0[1]_i_1_n_0 | dec1/seg0[6]_i_1_n_0 |                2 |              6 |
|  clk_IBUF_BUFG | dec1/seg1[1]_i_1_n_0 | dec1/seg1[6]_i_1_n_0 |                2 |              6 |
+----------------+----------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 6      |                     2 |
+--------+-----------------------+


