<stg><name>sqrt_Pipeline_VITIS_LOOP_444_1</name>


<trans_list>

<trans id="131" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %eps_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_2_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %eps_2_2_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_2_2_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %num_res_load_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_res_load_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %num_res_load_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_res_load_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %eps_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_1_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %eps_1_2_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_1_2_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %normalizer_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer_1_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:8 %p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i2 1, i2 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0 %i = load i2 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln444 = icmp_eq  i2 %i, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln444"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln444 = br i1 %icmp_ln444, void %.split6_ifconv, void %.preheader5.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.split6_ifconv:7 %shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %i, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6_ifconv:8 %add_ln445 = add i7 %shl_ln1, i7 32

]]></Node>
<StgValue><ssdm name="add_ln445"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split6_ifconv:9 %add_ln445_1 = add i7 %shl_ln1, i7 63

]]></Node>
<StgValue><ssdm name="add_ln445_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="7">
<![CDATA[
.split6_ifconv:10 %zext_ln445 = zext i7 %add_ln445

]]></Node>
<StgValue><ssdm name="zext_ln445"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="97" op_0_bw="7">
<![CDATA[
.split6_ifconv:11 %zext_ln445_1 = zext i7 %add_ln445

]]></Node>
<StgValue><ssdm name="zext_ln445_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="7">
<![CDATA[
.split6_ifconv:12 %zext_ln445_2 = zext i7 %add_ln445_1

]]></Node>
<StgValue><ssdm name="zext_ln445_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split6_ifconv:13 %add_ln445_2 = add i8 %zext_ln445_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln445_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="8">
<![CDATA[
.split6_ifconv:14 %zext_ln445_3 = zext i8 %add_ln445_2

]]></Node>
<StgValue><ssdm name="zext_ln445_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split6_ifconv:15 %shl_ln445 = shl i128 1, i128 %zext_ln445_3

]]></Node>
<StgValue><ssdm name="shl_ln445"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split6_ifconv:16 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln445_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split6_ifconv:17 %select_ln445 = select i1 %tmp, i128 0, i128 %shl_ln445

]]></Node>
<StgValue><ssdm name="select_ln445"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="97" op_0_bw="97" op_1_bw="97">
<![CDATA[
.split6_ifconv:18 %shl_ln445_1 = shl i97 1, i97 %zext_ln445_1

]]></Node>
<StgValue><ssdm name="shl_ln445_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="128" op_0_bw="97">
<![CDATA[
.split6_ifconv:19 %zext_ln445_4 = zext i97 %shl_ln445_1

]]></Node>
<StgValue><ssdm name="zext_ln445_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split6_ifconv:20 %sub_ln445 = sub i128 %select_ln445, i128 %zext_ln445_4

]]></Node>
<StgValue><ssdm name="sub_ln445"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split6_ifconv:21 %and_ln445 = and i128 %sub_ln445, i128 %p_read

]]></Node>
<StgValue><ssdm name="and_ln445"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split6_ifconv:22 %lshr_ln445 = lshr i128 %and_ln445, i128 %zext_ln445

]]></Node>
<StgValue><ssdm name="lshr_ln445"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="128">
<![CDATA[
.split6_ifconv:23 %trunc_ln445 = trunc i128 %lshr_ln445

]]></Node>
<StgValue><ssdm name="trunc_ln445"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split6_ifconv:26 %icmp_ln445 = icmp_eq  i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln445"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split6_ifconv:34 %add_ln444 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="add_ln444"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6_ifconv:41 %store_ln444 = store i2 %add_ln444, i2 %i_1

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
.split6_ifconv:24 %bitcast_ln445 = bitcast i32 %trunc_ln445

]]></Node>
<StgValue><ssdm name="bitcast_ln445"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:25 %eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="55" st_id="3" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:25 %eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="56" st_id="4" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:25 %eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="57" st_id="5" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:25 %eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="58" st_id="6" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:25 %eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="59" st_id="7" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:25 %eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="60" st_id="8" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:25 %eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="61" st_id="9" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:25 %eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="62" st_id="10" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:25 %eps_2_1 = fdiv i32 %bitcast_ln445, i32 %normalizer_1_read

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
.split6_ifconv:0 %eps_2_2_load_1 = load i32 %eps_2_2

]]></Node>
<StgValue><ssdm name="eps_2_2_load_1"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
.split6_ifconv:1 %eps_2_2_3_load_1 = load i32 %eps_2_2_3

]]></Node>
<StgValue><ssdm name="eps_2_2_3_load_1"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
.split6_ifconv:4 %eps_1_2_load_1 = load i32 %eps_1_2

]]></Node>
<StgValue><ssdm name="eps_1_2_load_1"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
.split6_ifconv:5 %eps_1_2_3_load_1 = load i32 %eps_1_2_3

]]></Node>
<StgValue><ssdm name="eps_1_2_3_load_1"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6_ifconv:27 %eps_2_2_5 = select i1 %icmp_ln445, i32 %eps_2_1, i32 %eps_2_2_3_load_1

]]></Node>
<StgValue><ssdm name="eps_2_2_5"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6_ifconv:28 %eps_2_2_6 = select i1 %icmp_ln445, i32 %eps_2_2_load_1, i32 %eps_2_1

]]></Node>
<StgValue><ssdm name="eps_2_2_6"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6_ifconv:29 %eps_1_2_5 = select i1 %icmp_ln445, i32 %eps_2_1, i32 %eps_1_2_3_load_1

]]></Node>
<StgValue><ssdm name="eps_1_2_5"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6_ifconv:30 %eps_1_2_6 = select i1 %icmp_ln445, i32 %eps_1_2_load_1, i32 %eps_2_1

]]></Node>
<StgValue><ssdm name="eps_1_2_6"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:31 %conv = fmul i32 %eps_2_1, i32 0.5

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6_ifconv:35 %store_ln445 = store i32 %eps_1_2_5, i32 %eps_1_2_3

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6_ifconv:36 %store_ln445 = store i32 %eps_1_2_6, i32 %eps_1_2

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6_ifconv:39 %store_ln445 = store i32 %eps_2_2_5, i32 %eps_2_2_3

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6_ifconv:40 %store_ln445 = store i32 %eps_2_2_6, i32 %eps_2_2

]]></Node>
<StgValue><ssdm name="store_ln445"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="76" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:31 %conv = fmul i32 %eps_2_1, i32 0.5

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="77" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6_ifconv:31 %conv = fmul i32 %eps_2_1, i32 0.5

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader.exitStub:0 %eps_2_2_load = load i32 %eps_2_2

]]></Node>
<StgValue><ssdm name="eps_2_2_load"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader.exitStub:1 %eps_2_2_3_load = load i32 %eps_2_2_3

]]></Node>
<StgValue><ssdm name="eps_2_2_3_load"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader.exitStub:2 %num_res_load = load i32 %num_res_load_1

]]></Node>
<StgValue><ssdm name="num_res_load"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader.exitStub:3 %num_res_load_3 = load i32 %num_res_load_2

]]></Node>
<StgValue><ssdm name="num_res_load_3"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader.exitStub:4 %eps_1_2_load = load i32 %eps_1_2

]]></Node>
<StgValue><ssdm name="eps_1_2_load"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.preheader5.preheader.exitStub:5 %eps_1_2_3_load = load i32 %eps_1_2_3

]]></Node>
<StgValue><ssdm name="eps_1_2_3_load"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_1_1_02_out, i32 %eps_1_2_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_1_2_01_out, i32 %eps_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_load_2_out, i32 %num_res_load_3

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_load_1_out, i32 %num_res_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_2_1_08_out, i32 %eps_2_2_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5.preheader.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_2_2_07_out, i32 %eps_2_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
.preheader5.preheader.exitStub:12 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
.split6_ifconv:2 %num_res_load_4 = load i32 %num_res_load_1

]]></Node>
<StgValue><ssdm name="num_res_load_4"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
.split6_ifconv:3 %num_res_load_5 = load i32 %num_res_load_2

]]></Node>
<StgValue><ssdm name="num_res_load_5"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6_ifconv:6 %specloopname_ln444 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln444"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6_ifconv:32 %select_ln446 = select i1 %icmp_ln445, i32 %num_res_load_5, i32 %conv

]]></Node>
<StgValue><ssdm name="select_ln446"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6_ifconv:33 %select_ln446_1 = select i1 %icmp_ln445, i32 %conv, i32 %num_res_load_4

]]></Node>
<StgValue><ssdm name="select_ln446_1"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6_ifconv:37 %store_ln446 = store i32 %select_ln446, i32 %num_res_load_2

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6_ifconv:38 %store_ln446 = store i32 %select_ln446_1, i32 %num_res_load_1

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.split6_ifconv:42 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
