// Seed: 2279102208
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8 = id_2;
  assign id_7 = 1;
endmodule
module module_1 (
    input  logic id_0,
    output tri0  id_1
    , id_4,
    output logic id_2
);
  logic id_5;
  always @(posedge 1'b0) begin
    id_2 = id_0;
    assume (1);
  end
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
  always @(id_0 - id_4 or posedge id_5)
    if (id_5 || id_4) id_5 = id_0;
    else id_2 <= !id_0;
endmodule
