\hypertarget{struct_l_p_c___i2_s___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+I2\+S\+\_\+T}
\label{struct_l_p_c___i2_s___t}\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}


I2S register block structure.  




{\ttfamily \#include $<$i2s\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_s___t_ab2642f94f4e47c8fa2ce148e2741d070}{D\+AO}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_s___t_a3181fde20c2b3e5250a1b776aed89b0b}{D\+AI}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_s___t_a7135d06efef563cc37dd1ac53247af33}{T\+X\+F\+I\+FO}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_s___t_ab8607f5638e22b5060695ea306835e56}{R\+X\+F\+I\+FO}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_s___t_add23853bd7ab6e0c9e57fc63b7403d45}{S\+T\+A\+TE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_s___t_a1cc9b28bd861dbde0b65743b406f1977}{D\+MA} \mbox{[}\hyperlink{group___i2_s__18_x_x__43_x_x_ggac04c1583101ddd661886d9677683421bab9921186ab93fee889b2074d508b88ce}{I2\+S\+\_\+\+D\+M\+A\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+N\+UM}\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_s___t_a2f731d3cfedec4a4e11aa90b19784633}{I\+RQ}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_s___t_ac9bd66e9b642f40484f2ac314f51ba06}{T\+X\+R\+A\+TE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_s___t_a1c3274d93523a3c6edfbfc8625b4e9f9}{R\+X\+R\+A\+TE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_s___t_a397223cebffbdcceb4b774587e0dcf58}{T\+X\+B\+I\+T\+R\+A\+TE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_s___t_a2c446eeb84edc6509a4dc907fb651e10}{R\+X\+B\+I\+T\+R\+A\+TE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_s___t_a0f90530813c0449c4e78252fe9f00a24}{T\+X\+M\+O\+DE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___i2_s___t_a9ce107cf8f0a1415501724ee6d607af8}{R\+X\+M\+O\+DE}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
I2S register block structure. 

Definición en la línea 56 del archivo i2s\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!D\+AI@{D\+AI}}
\index{D\+AI@{D\+AI}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+AI}{DAI}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+AI}\hypertarget{struct_l_p_c___i2_s___t_a3181fde20c2b3e5250a1b776aed89b0b}{}\label{struct_l_p_c___i2_s___t_a3181fde20c2b3e5250a1b776aed89b0b}
I2S Digital Audio Input Register. Contains control bits for the I2S receive channel 

Definición en la línea 58 del archivo i2s\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!D\+AO@{D\+AO}}
\index{D\+AO@{D\+AO}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+AO}{DAO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+AO}\hypertarget{struct_l_p_c___i2_s___t_ab2642f94f4e47c8fa2ce148e2741d070}{}\label{struct_l_p_c___i2_s___t_ab2642f94f4e47c8fa2ce148e2741d070}
$<$ I2S Structure I2S Digital Audio Output Register. Contains control bits for the I2S transmit channel 

Definición en la línea 57 del archivo i2s\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!D\+MA@{D\+MA}}
\index{D\+MA@{D\+MA}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+MA}{DMA}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+MA\mbox{[}{\bf I2\+S\+\_\+\+D\+M\+A\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+N\+UM}\mbox{]}}\hypertarget{struct_l_p_c___i2_s___t_a1cc9b28bd861dbde0b65743b406f1977}{}\label{struct_l_p_c___i2_s___t_a1cc9b28bd861dbde0b65743b406f1977}
I2S D\+MA Configuration Registers. Contains control information for D\+MA request channels 

Definición en la línea 62 del archivo i2s\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!I\+RQ@{I\+RQ}}
\index{I\+RQ@{I\+RQ}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+RQ}{IRQ}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+RQ}\hypertarget{struct_l_p_c___i2_s___t_a2f731d3cfedec4a4e11aa90b19784633}{}\label{struct_l_p_c___i2_s___t_a2f731d3cfedec4a4e11aa90b19784633}
I2S Interrupt Request Control Register. Contains bits that control how the I2S interrupt request is generated 

Definición en la línea 63 del archivo i2s\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!R\+X\+B\+I\+T\+R\+A\+TE@{R\+X\+B\+I\+T\+R\+A\+TE}}
\index{R\+X\+B\+I\+T\+R\+A\+TE@{R\+X\+B\+I\+T\+R\+A\+TE}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+X\+B\+I\+T\+R\+A\+TE}{RXBITRATE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+X\+B\+I\+T\+R\+A\+TE}\hypertarget{struct_l_p_c___i2_s___t_a2c446eeb84edc6509a4dc907fb651e10}{}\label{struct_l_p_c___i2_s___t_a2c446eeb84edc6509a4dc907fb651e10}
I2S Receive bit rate divider. This register determines the I2S receive bit rate by specifying the value to divide R\+X\+\_\+\+M\+C\+LK by in order to produce the receive bit clock 

Definición en la línea 67 del archivo i2s\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!R\+X\+F\+I\+FO@{R\+X\+F\+I\+FO}}
\index{R\+X\+F\+I\+FO@{R\+X\+F\+I\+FO}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+X\+F\+I\+FO}{RXFIFO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+X\+F\+I\+FO}\hypertarget{struct_l_p_c___i2_s___t_ab8607f5638e22b5060695ea306835e56}{}\label{struct_l_p_c___i2_s___t_ab8607f5638e22b5060695ea306835e56}
I2S Receive F\+I\+FO. Access register for the 8 x 32-\/bit receiver F\+I\+FO 

Definición en la línea 60 del archivo i2s\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!R\+X\+M\+O\+DE@{R\+X\+M\+O\+DE}}
\index{R\+X\+M\+O\+DE@{R\+X\+M\+O\+DE}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+X\+M\+O\+DE}{RXMODE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+X\+M\+O\+DE}\hypertarget{struct_l_p_c___i2_s___t_a9ce107cf8f0a1415501724ee6d607af8}{}\label{struct_l_p_c___i2_s___t_a9ce107cf8f0a1415501724ee6d607af8}
I2S Receive mode control 

Definición en la línea 69 del archivo i2s\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!R\+X\+R\+A\+TE@{R\+X\+R\+A\+TE}}
\index{R\+X\+R\+A\+TE@{R\+X\+R\+A\+TE}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+X\+R\+A\+TE}{RXRATE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t R\+X\+R\+A\+TE}\hypertarget{struct_l_p_c___i2_s___t_a1c3274d93523a3c6edfbfc8625b4e9f9}{}\label{struct_l_p_c___i2_s___t_a1c3274d93523a3c6edfbfc8625b4e9f9}
I2S Receive M\+C\+LK divider. This register determines the I2S RX M\+C\+LK rate by specifying the value to divide P\+C\+LK by in order to produce M\+C\+LK 

Definición en la línea 65 del archivo i2s\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!S\+T\+A\+TE@{S\+T\+A\+TE}}
\index{S\+T\+A\+TE@{S\+T\+A\+TE}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+TE}{STATE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+T\+A\+TE}\hypertarget{struct_l_p_c___i2_s___t_add23853bd7ab6e0c9e57fc63b7403d45}{}\label{struct_l_p_c___i2_s___t_add23853bd7ab6e0c9e57fc63b7403d45}
I2S Status Feedback Register. Contains status information about the I2S interface 

Definición en la línea 61 del archivo i2s\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!T\+X\+B\+I\+T\+R\+A\+TE@{T\+X\+B\+I\+T\+R\+A\+TE}}
\index{T\+X\+B\+I\+T\+R\+A\+TE@{T\+X\+B\+I\+T\+R\+A\+TE}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+X\+B\+I\+T\+R\+A\+TE}{TXBITRATE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+X\+B\+I\+T\+R\+A\+TE}\hypertarget{struct_l_p_c___i2_s___t_a397223cebffbdcceb4b774587e0dcf58}{}\label{struct_l_p_c___i2_s___t_a397223cebffbdcceb4b774587e0dcf58}
I2S Transmit bit rate divider. This register determines the I2S transmit bit rate by specifying the value to divide T\+X\+\_\+\+M\+C\+LK by in order to produce the transmit bit clock 

Definición en la línea 66 del archivo i2s\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!T\+X\+F\+I\+FO@{T\+X\+F\+I\+FO}}
\index{T\+X\+F\+I\+FO@{T\+X\+F\+I\+FO}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+X\+F\+I\+FO}{TXFIFO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t T\+X\+F\+I\+FO}\hypertarget{struct_l_p_c___i2_s___t_a7135d06efef563cc37dd1ac53247af33}{}\label{struct_l_p_c___i2_s___t_a7135d06efef563cc37dd1ac53247af33}
I2S Transmit F\+I\+FO. Access register for the 8 x 32-\/bit transmitter F\+I\+FO 

Definición en la línea 59 del archivo i2s\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!T\+X\+M\+O\+DE@{T\+X\+M\+O\+DE}}
\index{T\+X\+M\+O\+DE@{T\+X\+M\+O\+DE}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+X\+M\+O\+DE}{TXMODE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+X\+M\+O\+DE}\hypertarget{struct_l_p_c___i2_s___t_a0f90530813c0449c4e78252fe9f00a24}{}\label{struct_l_p_c___i2_s___t_a0f90530813c0449c4e78252fe9f00a24}
I2S Transmit mode control 

Definición en la línea 68 del archivo i2s\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}!T\+X\+R\+A\+TE@{T\+X\+R\+A\+TE}}
\index{T\+X\+R\+A\+TE@{T\+X\+R\+A\+TE}!L\+P\+C\+\_\+\+I2\+S\+\_\+T@{L\+P\+C\+\_\+\+I2\+S\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+X\+R\+A\+TE}{TXRATE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+X\+R\+A\+TE}\hypertarget{struct_l_p_c___i2_s___t_ac9bd66e9b642f40484f2ac314f51ba06}{}\label{struct_l_p_c___i2_s___t_ac9bd66e9b642f40484f2ac314f51ba06}
I2S Transmit M\+C\+LK divider. This register determines the I2S TX M\+C\+LK rate by specifying the value to divide P\+C\+LK by in order to produce M\+C\+LK 

Definición en la línea 64 del archivo i2s\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{i2s__18xx__43xx_8h}{i2s\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
