Analysis & Synthesis report for alu_rf
Sun Oct 29 21:02:03 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |Bananachine
 10. Parameter Settings for User Entity Instance: CPU:cpu
 11. Parameter Settings for User Entity Instance: CPU:cpu|controller:cont
 12. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp
 13. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|zerodetect:zero_thingy
 14. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|pc_counter:counter
 15. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|flopenr:pc_flopr
 16. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|regfile:reg_file
 17. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|flopr:immediate_flopr
 18. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|flopr:reg_A_flopr
 19. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|flopr:reg_B_flopr
 20. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|flopr:reg_alu_flopr
 21. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|flopr:mdr_PC_flopr
 22. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|flopr:mdr_load_flopr
 23. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|mux2:alu_A_mux
 24. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|mux2:alu_B_mux
 25. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|mux4:pc_src_mux
 26. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|mux4:reg_write_src_mux
 27. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|alu_rf:alu_unit
 28. Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|instruction_reg:ins_reg
 29. Parameter Settings for User Entity Instance: basic_mem:mem
 30. Port Connectivity Checks: "basic_mem:mem"
 31. Port Connectivity Checks: "CPU:cpu|datapath:dp|instruction_reg:ins_reg"
 32. Port Connectivity Checks: "CPU:cpu|datapath:dp|mux4:reg_write_src_mux"
 33. Port Connectivity Checks: "CPU:cpu|datapath:dp|mux4:pc_src_mux"
 34. Port Connectivity Checks: "CPU:cpu|datapath:dp|flopr:immediate_flopr"
 35. Port Connectivity Checks: "CPU:cpu|datapath:dp|flopenr:pc_flopr"
 36. Port Connectivity Checks: "CPU:cpu|datapath:dp"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Oct 29 21:02:03 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; alu_rf                                      ;
; Top-level Entity Name           ; Bananachine                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Bananachine        ; alu_rf             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                  ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------+---------+
; memory.dat                       ; yes             ; User Unspecified File  ; C:/Data/GIT/Bananachine/ALU/memory.dat        ;         ;
; basic_mem.v                      ; yes             ; User Verilog HDL File  ; C:/Data/GIT/Bananachine/ALU/basic_mem.v       ;         ;
; datapath.v                       ; yes             ; User Verilog HDL File  ; C:/Data/GIT/Bananachine/ALU/datapath.v        ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File  ; C:/Data/GIT/Bananachine/ALU/regfile.v         ;         ;
; Reg.dat                          ; yes             ; User Unspecified File  ; C:/Data/GIT/Bananachine/ALU/Reg.dat           ;         ;
; alu_rf.v                         ; yes             ; User Verilog HDL File  ; C:/Data/GIT/Bananachine/ALU/alu_rf.v          ;         ;
; CPU.v                            ; yes             ; User Verilog HDL File  ; C:/Data/GIT/Bananachine/ALU/CPU.v             ;         ;
; muxes.v                          ; yes             ; User Verilog HDL File  ; C:/Data/GIT/Bananachine/ALU/muxes.v           ;         ;
; instruction_reg.v                ; yes             ; User Verilog HDL File  ; C:/Data/GIT/Bananachine/ALU/instruction_reg.v ;         ;
; controller.v                     ; yes             ; User Verilog HDL File  ; C:/Data/GIT/Bananachine/ALU/controller.v      ;         ;
; pc_counter.v                     ; yes             ; User Verilog HDL File  ; C:/Data/GIT/Bananachine/ALU/pc_counter.v      ;         ;
; Bananachine.v                    ; yes             ; User Verilog HDL File  ; C:/Data/GIT/Bananachine/ALU/Bananachine.v     ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |Bananachine               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 2    ; 0            ; |Bananachine        ; Bananachine ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Bananachine ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; WIDTH          ; 16    ; Signed Integer              ;
; REG_BITS       ; 4     ; Signed Integer              ;
; ALU_CONT_BITS  ; 6     ; Signed Integer              ;
; IMM_BITS       ; 8     ; Signed Integer              ;
; OP_BITS        ; 4     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|controller:cont ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                              ;
; ALU_CONT_BITS  ; 6     ; Signed Integer                              ;
; OP_BITS        ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 16    ; Signed Integer                          ;
; REG_BITS       ; 4     ; Signed Integer                          ;
; ALU_CONT_BITS  ; 6     ; Signed Integer                          ;
; IMM_BITS       ; 8     ; Signed Integer                          ;
; OP_BITS        ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|zerodetect:zero_thingy ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|pc_counter:counter ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|flopenr:pc_flopr ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|regfile:reg_file ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                           ;
; REG_BITS       ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|flopr:immediate_flopr ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|flopr:reg_A_flopr ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|flopr:reg_B_flopr ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|flopr:reg_alu_flopr ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|flopr:mdr_PC_flopr ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|flopr:mdr_load_flopr ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|mux2:alu_A_mux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|mux2:alu_B_mux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|mux4:pc_src_mux ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|mux4:reg_write_src_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|alu_rf:alu_unit ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                          ;
; ALU_CONT_BITS  ; 6     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:cpu|datapath:dp|instruction_reg:ins_reg ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                  ;
; IMM_BITS       ; 8     ; Signed Integer                                                  ;
; OP_BITS        ; 4     ; Signed Integer                                                  ;
; REG_BITS       ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: basic_mem:mem ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Port Connectivity Checks: "basic_mem:mem"          ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; data_a ; Input ; Info     ; Explicitly unconnected ;
; we_a   ; Input ; Info     ; Explicitly unconnected ;
+--------+-------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|datapath:dp|instruction_reg:ins_reg"                                                                                                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; immediate_value ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|datapath:dp|mux4:reg_write_src_mux"                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; input_4 ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|datapath:dp|mux4:pc_src_mux"                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; input_4 ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|datapath:dp|flopr:immediate_flopr"                                                                             ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[15..1]" have no fanouts ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|datapath:dp|flopenr:pc_flopr"                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; en   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|datapath:dp"   ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; zero ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Oct 29 21:01:56 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file basic_mem.v
    Info (12023): Found entity 1: basic_mem File: C:/Data/GIT/Bananachine/ALU/basic_mem.v Line: 4
Info (12021): Found 3 design units, including 3 entities, in source file datapathfsm.v
    Info (12023): Found entity 1: datapathFSM File: C:/Data/GIT/Bananachine/ALU/datapathFSM.v Line: 1
    Info (12023): Found entity 2: flipflop File: C:/Data/GIT/Bananachine/ALU/datapathFSM.v Line: 171
    Info (12023): Found entity 3: hexTo7Seg File: C:/Data/GIT/Bananachine/ALU/datapathFSM.v Line: 184
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Data/GIT/Bananachine/ALU/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_rf.v
    Info (12023): Found entity 1: alu_rf File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file alu_rf_tb.v
    Info (12023): Found entity 1: alu_rf_tb File: C:/Data/GIT/Bananachine/ALU/alu_rf_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: CPU File: C:/Data/GIT/Bananachine/ALU/CPU.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file muxes.v
    Info (12023): Found entity 1: mux2 File: C:/Data/GIT/Bananachine/ALU/muxes.v Line: 1
    Info (12023): Found entity 2: mux4 File: C:/Data/GIT/Bananachine/ALU/muxes.v Line: 9
    Info (12023): Found entity 3: flopenr File: C:/Data/GIT/Bananachine/ALU/muxes.v Line: 23
    Info (12023): Found entity 4: flopr File: C:/Data/GIT/Bananachine/ALU/muxes.v Line: 34
    Info (12023): Found entity 5: zerodetect File: C:/Data/GIT/Bananachine/ALU/muxes.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file instruction_reg.v
    Info (12023): Found entity 1: instruction_reg File: C:/Data/GIT/Bananachine/ALU/instruction_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_counter.v
    Info (12023): Found entity 1: pc_counter File: C:/Data/GIT/Bananachine/ALU/pc_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bananachine.v
    Info (12023): Found entity 1: Bananachine File: C:/Data/GIT/Bananachine/ALU/Bananachine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bananachine_tb.v
    Info (12023): Found entity 1: Bananachine_tb File: C:/Data/GIT/Bananachine/ALU/Bananachine_tb.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at datapathFSM.v(41): created implicit net for "mem_address2" File: C:/Data/GIT/Bananachine/ALU/datapathFSM.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at datapathFSM.v(41): created implicit net for "bdata" File: C:/Data/GIT/Bananachine/ALU/datapathFSM.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at datapathFSM.v(41): created implicit net for "wren_b" File: C:/Data/GIT/Bananachine/ALU/datapathFSM.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at datapathFSM.v(41): created implicit net for "data_b" File: C:/Data/GIT/Bananachine/ALU/datapathFSM.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(80): created implicit net for "reg_mmediate" File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 80
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(13): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 13
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(14): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(15): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 15
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(16): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 16
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(19): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 19
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(20): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 20
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(21): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 21
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(22): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 22
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(23): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(24): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(25): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(26): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 26
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(27): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 27
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(28): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 28
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(29): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 29
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(30): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 30
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(31): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 31
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(32): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 32
Warning (10222): Verilog HDL Parameter Declaration warning at controller.v(33): Parameter Declaration in module "controller" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 33
Info (12127): Elaborating entity "Bananachine" for the top level hierarchy
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:cpu" File: C:/Data/GIT/Bananachine/ALU/Bananachine.v Line: 18
Info (12128): Elaborating entity "controller" for hierarchy "CPU:cpu|controller:cont" File: C:/Data/GIT/Bananachine/ALU/CPU.v Line: 32
Warning (10270): Verilog HDL Case Statement warning at controller.v(92): incomplete case statement has no default case item File: C:/Data/GIT/Bananachine/ALU/controller.v Line: 92
Info (12128): Elaborating entity "datapath" for hierarchy "CPU:cpu|datapath:dp" File: C:/Data/GIT/Bananachine/ALU/CPU.v Line: 55
Info (12128): Elaborating entity "zerodetect" for hierarchy "CPU:cpu|datapath:dp|zerodetect:zero_thingy" File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 41
Info (12128): Elaborating entity "pc_counter" for hierarchy "CPU:cpu|datapath:dp|pc_counter:counter" File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 50
Warning (10230): Verilog HDL assignment warning at pc_counter.v(11): truncated value with size 32 to match size of target (16) File: C:/Data/GIT/Bananachine/ALU/pc_counter.v Line: 11
Info (12128): Elaborating entity "flopenr" for hierarchy "CPU:cpu|datapath:dp|flopenr:pc_flopr" File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 59
Info (12128): Elaborating entity "regfile" for hierarchy "CPU:cpu|datapath:dp|regfile:reg_file" File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 71
Info (10648): Verilog HDL Display System Task info at regfile.v(12): Loading register file File: C:/Data/GIT/Bananachine/ALU/regfile.v Line: 12
Warning (10850): Verilog HDL warning at regfile.v(13): number of words (0) in memory file does not match the number of elements in the address range [0:15] File: C:/Data/GIT/Bananachine/ALU/regfile.v Line: 13
Info (10648): Verilog HDL Display System Task info at regfile.v(14): done with RF load File: C:/Data/GIT/Bananachine/ALU/regfile.v Line: 14
Warning (10230): Verilog HDL assignment warning at regfile.v(24): truncated value with size 32 to match size of target (16) File: C:/Data/GIT/Bananachine/ALU/regfile.v Line: 24
Warning (10230): Verilog HDL assignment warning at regfile.v(25): truncated value with size 32 to match size of target (16) File: C:/Data/GIT/Bananachine/ALU/regfile.v Line: 25
Info (12128): Elaborating entity "flopr" for hierarchy "CPU:cpu|datapath:dp|flopr:immediate_flopr" File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 81
Info (12128): Elaborating entity "mux2" for hierarchy "CPU:cpu|datapath:dp|mux2:alu_A_mux" File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 137
Info (12128): Elaborating entity "mux4" for hierarchy "CPU:cpu|datapath:dp|mux4:pc_src_mux" File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 161
Info (12128): Elaborating entity "alu_rf" for hierarchy "CPU:cpu|datapath:dp|alu_rf:alu_unit" File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 185
Warning (10230): Verilog HDL assignment warning at alu_rf.v(27): truncated value with size 32 to match size of target (16) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 27
Warning (10230): Verilog HDL assignment warning at alu_rf.v(86): truncated value with size 32 to match size of target (1) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 86
Warning (10270): Verilog HDL Case Statement warning at alu_rf.v(31): incomplete case statement has no default case item File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Warning (10240): Verilog HDL Always Construct warning at alu_rf.v(31): inferring latch(es) for variable "alu_out", which holds its previous value in one or more paths through the always construct File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Warning (10240): Verilog HDL Always Construct warning at alu_rf.v(31): inferring latch(es) for variable "n_flag", which holds its previous value in one or more paths through the always construct File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Warning (10240): Verilog HDL Always Construct warning at alu_rf.v(31): inferring latch(es) for variable "l_flag", which holds its previous value in one or more paths through the always construct File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Warning (10240): Verilog HDL Always Construct warning at alu_rf.v(31): inferring latch(es) for variable "z_flag", which holds its previous value in one or more paths through the always construct File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Warning (10240): Verilog HDL Always Construct warning at alu_rf.v(31): inferring latch(es) for variable "c_flag", which holds its previous value in one or more paths through the always construct File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Warning (10240): Verilog HDL Always Construct warning at alu_rf.v(31): inferring latch(es) for variable "f_flag", which holds its previous value in one or more paths through the always construct File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "f_flag" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "c_flag" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "z_flag" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "l_flag" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "n_flag" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[0]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[1]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[2]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[3]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[4]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[5]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[6]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[7]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[8]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[9]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[10]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[11]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[12]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[13]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[14]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (10041): Inferred latch for "alu_out[15]" at alu_rf.v(31) File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 31
Info (12128): Elaborating entity "instruction_reg" for hierarchy "CPU:cpu|datapath:dp|instruction_reg:ins_reg" File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 196
Info (12128): Elaborating entity "basic_mem" for hierarchy "basic_mem:mem" File: C:/Data/GIT/Bananachine/ALU/Bananachine.v Line: 30
Info (10648): Verilog HDL Display System Task info at basic_mem.v(17): Loading memory File: C:/Data/GIT/Bananachine/ALU/basic_mem.v Line: 17
Warning (10850): Verilog HDL warning at basic_mem.v(18): number of words (16) in memory file does not match the number of elements in the address range [0:65535] File: C:/Data/GIT/Bananachine/ALU/basic_mem.v Line: 18
Info (10648): Verilog HDL Display System Task info at basic_mem.v(19): done loading File: C:/Data/GIT/Bananachine/ALU/basic_mem.v Line: 19
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "CPU:cpu|datapath:dp|immediate_from_ins_reg[15]" is missing source, defaulting to GND File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 28
    Warning (12110): Net "CPU:cpu|datapath:dp|immediate_from_ins_reg[14]" is missing source, defaulting to GND File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 28
    Warning (12110): Net "CPU:cpu|datapath:dp|immediate_from_ins_reg[13]" is missing source, defaulting to GND File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 28
    Warning (12110): Net "CPU:cpu|datapath:dp|immediate_from_ins_reg[12]" is missing source, defaulting to GND File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 28
    Warning (12110): Net "CPU:cpu|datapath:dp|immediate_from_ins_reg[11]" is missing source, defaulting to GND File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 28
    Warning (12110): Net "CPU:cpu|datapath:dp|immediate_from_ins_reg[10]" is missing source, defaulting to GND File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 28
    Warning (12110): Net "CPU:cpu|datapath:dp|immediate_from_ins_reg[9]" is missing source, defaulting to GND File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 28
    Warning (12110): Net "CPU:cpu|datapath:dp|immediate_from_ins_reg[8]" is missing source, defaulting to GND File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 28
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Data/GIT/Bananachine/ALU/Bananachine.v Line: 2
    Warning (15610): No output dependent on input pin "reset" File: C:/Data/GIT/Bananachine/ALU/Bananachine.v Line: 3
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 4806 megabytes
    Info: Processing ended: Sun Oct 29 21:02:04 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:03


