module wideexpr_00232(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -(((s4)&($signed(($signed(u4))^((6'sb001001)>>>(s2)))))&($signed(+(&({2{s3}})))));
  assign y1 = +(s0);
  assign y2 = (ctrl[1]?3'sb100:(ctrl[3]?2'sb01:(s3)&(((s7)-(((s4)<<<(1'sb1))<<(s0)))<<<(3'sb011))));
  assign y3 = 5'sb00001;
  assign y4 = $signed(-((s5)>=((ctrl[0]?s4:+({(ctrl[7]?{s5,s1,u5}:4'b1100),s5,&((3'sb000)>>>(4'b1111))})))));
  assign y5 = (5'sb00011)<<({$unsigned(s0),(u5)<=(((4'b1101)<<(s5))>=({4{5'sb11010}}))});
  assign y6 = (+(2'b00))>>>(((ctrl[0]?{3{s1}}:(-(u7))>((ctrl[6]?1'sb1:4'sb1000))))>>>((ctrl[2]?5'sb00100:-((ctrl[3]?3'sb010:u0)))));
  assign y7 = $signed((ctrl[6]?(-(5'sb01000))>>>({4{(3'sb001)+(s7)}}):1'b0));
endmodule
