-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qpsk_hls_top_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    peak_idx_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    peak_idx_2_out_ap_vld : OUT STD_LOGIC;
    g_baseband_data_i_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_baseband_data_i_V_ce0 : OUT STD_LOGIC;
    g_baseband_data_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    g_baseband_data_q_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_baseband_data_q_V_ce0 : OUT STD_LOGIC;
    g_baseband_data_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    g_matched_filter_template_i_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    g_matched_filter_template_i_V_ce0 : OUT STD_LOGIC;
    g_matched_filter_template_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    g_matched_filter_template_q_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    g_matched_filter_template_q_V_ce0 : OUT STD_LOGIC;
    g_matched_filter_template_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of qpsk_hls_top_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv96_0 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv25_1004000 : STD_LOGIC_VECTOR (24 downto 0) := "1000000000100000000000000";
    constant ap_const_lv25_1 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln150_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal lag_reg_599 : STD_LOGIC_VECTOR (12 downto 0);
    signal lag_reg_599_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lag_reg_599_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lag_reg_599_pp0_iter4_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lag_reg_599_pp0_iter5_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lag_reg_599_pp0_iter6_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lag_reg_599_pp0_iter7_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lag_reg_599_pp0_iter8_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lag_reg_599_pp0_iter9_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln150_reg_604 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln150_reg_604_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln150_reg_604_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln150_reg_604_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln150_reg_604_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln150_reg_604_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln150_reg_604_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln150_reg_604_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln150_reg_604_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_608 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_608_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_608_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_608_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_608_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_608_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_608_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_608_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_608_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_sample_i_V_reg_636 : STD_LOGIC_VECTOR (17 downto 0);
    signal data_sample_q_V_reg_641 : STD_LOGIC_VECTOR (17 downto 0);
    signal a_i_V_reg_646 : STD_LOGIC_VECTOR (17 downto 0);
    signal template_sample_q_V_fu_286_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal template_sample_q_V_reg_651 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_11_fu_314_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal r_V_11_reg_656 : STD_LOGIC_VECTOR (67 downto 0);
    signal r_V_13_fu_342_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal r_V_13_reg_661 : STD_LOGIC_VECTOR (67 downto 0);
    signal r_V_14_fu_348_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal r_V_14_reg_666 : STD_LOGIC_VECTOR (67 downto 0);
    signal r_V_15_fu_354_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal r_V_15_reg_671 : STD_LOGIC_VECTOR (67 downto 0);
    signal grp_fu_382_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal r_V_7_reg_696 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_fu_404_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal r_V_9_reg_701 : STD_LOGIC_VECTOR (127 downto 0);
    signal corr_sq_V_reg_706 : STD_LOGIC_VECTOR (95 downto 0);
    signal zext_ln156_fu_259_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln154_fu_243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal dot_prod_i_V_fu_68 : STD_LOGIC_VECTOR (47 downto 0);
    signal dot_prod_i_V_3_fu_456_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal dot_prod_q_V_fu_72 : STD_LOGIC_VECTOR (47 downto 0);
    signal dot_prod_q_V_3_fu_466_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal n_fu_76 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln154_fu_265_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal max_corr_sq_val_V_fu_80 : STD_LOGIC_VECTOR (95 downto 0);
    signal select_ln150_5_fu_533_p3 : STD_LOGIC_VECTOR (95 downto 0);
    signal peak_idx_fu_84 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln150_4_fu_519_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal peak_idx_1_fu_88 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln150_3_fu_231_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal indvar_flatten_fu_92 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln150_fu_202_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal peak_idx_5_fu_510_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal add_ln150_1_fu_225_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln150_fu_217_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln154_1_fu_249_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln150_fu_239_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln156_fu_253_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_10_fu_292_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal shl_ln737_7_fu_299_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_11_fu_314_p0 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1171_2_fu_310_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal r_V_11_fu_314_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1168_2_fu_306_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal r_V_12_fu_320_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal shl_ln737_9_fu_327_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_13_fu_342_p0 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1171_3_fu_338_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal r_V_13_fu_342_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1168_3_fu_334_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal r_V_14_fu_348_p0 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_14_fu_348_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_15_fu_354_p0 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_15_fu_354_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_fu_366_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal r_V_fu_366_p3 : STD_LOGIC_VECTOR (79 downto 0);
    signal r_V_8_fu_388_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal r_V_8_fu_388_p3 : STD_LOGIC_VECTOR (79 downto 0);
    signal select_ln150_1_fu_410_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal select_ln150_2_fu_417_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal ret_V_2_fu_424_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal ret_V_3_fu_438_p2 : STD_LOGIC_VECTOR (67 downto 0);
    signal mul_i_V_fu_428_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln712_fu_452_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal select_ln150_2_fu_417_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal mul_q_V_fu_442_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln712_1_fu_462_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal select_ln150_1_fu_410_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal ret_V_fu_482_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal icmp_ln1547_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln167_fu_507_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln167_fu_526_p3 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component qpsk_hls_top_mul_34s_34s_68_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (33 downto 0);
        din1 : IN STD_LOGIC_VECTOR (33 downto 0);
        dout : OUT STD_LOGIC_VECTOR (67 downto 0) );
    end component;


    component qpsk_hls_top_mul_80s_48s_128_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (79 downto 0);
        din1 : IN STD_LOGIC_VECTOR (47 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component qpsk_hls_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_34s_34s_68_1_1_U44 : component qpsk_hls_top_mul_34s_34s_68_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 34,
        din1_WIDTH => 34,
        dout_WIDTH => 68)
    port map (
        din0 => r_V_11_fu_314_p0,
        din1 => r_V_11_fu_314_p1,
        dout => r_V_11_fu_314_p2);

    mul_34s_34s_68_1_1_U45 : component qpsk_hls_top_mul_34s_34s_68_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 34,
        din1_WIDTH => 34,
        dout_WIDTH => 68)
    port map (
        din0 => r_V_13_fu_342_p0,
        din1 => r_V_13_fu_342_p1,
        dout => r_V_13_fu_342_p2);

    mul_34s_34s_68_1_1_U46 : component qpsk_hls_top_mul_34s_34s_68_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 34,
        din1_WIDTH => 34,
        dout_WIDTH => 68)
    port map (
        din0 => r_V_14_fu_348_p0,
        din1 => r_V_14_fu_348_p1,
        dout => r_V_14_fu_348_p2);

    mul_34s_34s_68_1_1_U47 : component qpsk_hls_top_mul_34s_34s_68_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 34,
        din1_WIDTH => 34,
        dout_WIDTH => 68)
    port map (
        din0 => r_V_15_fu_354_p0,
        din1 => r_V_15_fu_354_p1,
        dout => r_V_15_fu_354_p2);

    mul_80s_48s_128_5_1_U48 : component qpsk_hls_top_mul_80s_48s_128_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 80,
        din1_WIDTH => 48,
        dout_WIDTH => 128)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => r_V_fu_366_p3,
        din1 => dot_prod_i_V_fu_68,
        ce => ap_const_logic_1,
        dout => grp_fu_382_p2);

    mul_80s_48s_128_5_1_U49 : component qpsk_hls_top_mul_80s_48s_128_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 80,
        din1_WIDTH => 48,
        dout_WIDTH => 128)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => r_V_8_fu_388_p3,
        din1 => dot_prod_q_V_fu_72,
        ce => ap_const_logic_1,
        dout => grp_fu_404_p2);

    flow_control_loop_pipe_sequential_init_U : component qpsk_hls_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter10_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter10_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
            end if; 
        end if;
    end process;

    dot_prod_i_V_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    dot_prod_i_V_fu_68 <= ap_const_lv48_0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln150_reg_604_pp0_iter3_reg = ap_const_lv1_0))) then 
                    dot_prod_i_V_fu_68 <= dot_prod_i_V_3_fu_456_p2;
                end if;
            end if; 
        end if;
    end process;

    dot_prod_q_V_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    dot_prod_q_V_fu_72 <= ap_const_lv48_0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln150_reg_604_pp0_iter3_reg = ap_const_lv1_0))) then 
                    dot_prod_q_V_fu_72 <= dot_prod_q_V_3_fu_466_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_92 <= ap_const_lv25_0;
                elsif (((icmp_ln150_fu_196_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten_fu_92 <= add_ln150_fu_202_p2;
                end if;
            end if; 
        end if;
    end process;

    max_corr_sq_val_V_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    max_corr_sq_val_V_fu_80 <= ap_const_lv96_0;
                elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (icmp_ln150_reg_604_pp0_iter9_reg = ap_const_lv1_0))) then 
                    max_corr_sq_val_V_fu_80 <= select_ln150_5_fu_533_p3;
                end if;
            end if; 
        end if;
    end process;

    n_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    n_fu_76 <= ap_const_lv13_0;
                elsif (((icmp_ln150_fu_196_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    n_fu_76 <= add_ln154_fu_265_p2;
                end if;
            end if; 
        end if;
    end process;

    peak_idx_1_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    peak_idx_1_fu_88 <= ap_const_lv13_0;
                elsif (((icmp_ln150_fu_196_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    peak_idx_1_fu_88 <= select_ln150_3_fu_231_p3;
                end if;
            end if; 
        end if;
    end process;

    peak_idx_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    peak_idx_fu_84 <= ap_const_lv32_FFFFFFFF;
                elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (icmp_ln150_reg_604_pp0_iter9_reg = ap_const_lv1_0))) then 
                    peak_idx_fu_84 <= select_ln150_4_fu_519_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln150_reg_604 = ap_const_lv1_0))) then
                a_i_V_reg_646 <= g_matched_filter_template_i_V_q0;
                data_sample_i_V_reg_636 <= g_baseband_data_i_V_q0;
                data_sample_q_V_reg_641 <= g_baseband_data_q_V_q0;
                template_sample_q_V_reg_651 <= template_sample_q_V_fu_286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                icmp_ln150_reg_604 <= icmp_ln150_fu_196_p2;
                lag_reg_599 <= peak_idx_1_fu_88;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                corr_sq_V_reg_706 <= ret_V_fu_482_p2(127 downto 32);
                icmp_ln150_reg_604_pp0_iter2_reg <= icmp_ln150_reg_604;
                icmp_ln150_reg_604_pp0_iter3_reg <= icmp_ln150_reg_604_pp0_iter2_reg;
                icmp_ln150_reg_604_pp0_iter4_reg <= icmp_ln150_reg_604_pp0_iter3_reg;
                icmp_ln150_reg_604_pp0_iter5_reg <= icmp_ln150_reg_604_pp0_iter4_reg;
                icmp_ln150_reg_604_pp0_iter6_reg <= icmp_ln150_reg_604_pp0_iter5_reg;
                icmp_ln150_reg_604_pp0_iter7_reg <= icmp_ln150_reg_604_pp0_iter6_reg;
                icmp_ln150_reg_604_pp0_iter8_reg <= icmp_ln150_reg_604_pp0_iter7_reg;
                icmp_ln150_reg_604_pp0_iter9_reg <= icmp_ln150_reg_604_pp0_iter8_reg;
                icmp_ln154_reg_608_pp0_iter2_reg <= icmp_ln154_reg_608;
                icmp_ln154_reg_608_pp0_iter3_reg <= icmp_ln154_reg_608_pp0_iter2_reg;
                icmp_ln154_reg_608_pp0_iter4_reg <= icmp_ln154_reg_608_pp0_iter3_reg;
                icmp_ln154_reg_608_pp0_iter5_reg <= icmp_ln154_reg_608_pp0_iter4_reg;
                icmp_ln154_reg_608_pp0_iter6_reg <= icmp_ln154_reg_608_pp0_iter5_reg;
                icmp_ln154_reg_608_pp0_iter7_reg <= icmp_ln154_reg_608_pp0_iter6_reg;
                icmp_ln154_reg_608_pp0_iter8_reg <= icmp_ln154_reg_608_pp0_iter7_reg;
                icmp_ln154_reg_608_pp0_iter9_reg <= icmp_ln154_reg_608_pp0_iter8_reg;
                lag_reg_599_pp0_iter2_reg <= lag_reg_599;
                lag_reg_599_pp0_iter3_reg <= lag_reg_599_pp0_iter2_reg;
                lag_reg_599_pp0_iter4_reg <= lag_reg_599_pp0_iter3_reg;
                lag_reg_599_pp0_iter5_reg <= lag_reg_599_pp0_iter4_reg;
                lag_reg_599_pp0_iter6_reg <= lag_reg_599_pp0_iter5_reg;
                lag_reg_599_pp0_iter7_reg <= lag_reg_599_pp0_iter6_reg;
                lag_reg_599_pp0_iter8_reg <= lag_reg_599_pp0_iter7_reg;
                lag_reg_599_pp0_iter9_reg <= lag_reg_599_pp0_iter8_reg;
                r_V_7_reg_696 <= grp_fu_382_p2;
                r_V_9_reg_701 <= grp_fu_404_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln150_fu_196_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln154_reg_608 <= icmp_ln154_fu_211_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln150_reg_604_pp0_iter2_reg = ap_const_lv1_0))) then
                r_V_11_reg_656 <= r_V_11_fu_314_p2;
                r_V_13_reg_661 <= r_V_13_fu_342_p2;
                r_V_14_reg_666 <= r_V_14_fu_348_p2;
                r_V_15_reg_671 <= r_V_15_fu_354_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln150_1_fu_225_p2 <= std_logic_vector(unsigned(peak_idx_1_fu_88) + unsigned(ap_const_lv13_1));
    add_ln150_fu_202_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_92) + unsigned(ap_const_lv25_1));
    add_ln154_fu_265_p2 <= std_logic_vector(unsigned(select_ln150_fu_217_p3) + unsigned(ap_const_lv13_1));
    add_ln156_fu_253_p2 <= std_logic_vector(unsigned(zext_ln154_1_fu_249_p1) + unsigned(zext_ln150_fu_239_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln150_fu_196_p2)
    begin
        if (((icmp_ln150_fu_196_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    dot_prod_i_V_3_fu_456_p2 <= std_logic_vector(signed(sext_ln712_fu_452_p1) + signed(select_ln150_2_fu_417_p3));
    dot_prod_q_V_3_fu_466_p2 <= std_logic_vector(signed(sext_ln712_1_fu_462_p1) + signed(select_ln150_1_fu_410_p3));
    g_baseband_data_i_V_address0 <= zext_ln156_fu_259_p1(14 - 1 downto 0);

    g_baseband_data_i_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_baseband_data_i_V_ce0 <= ap_const_logic_1;
        else 
            g_baseband_data_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    g_baseband_data_q_V_address0 <= zext_ln156_fu_259_p1(14 - 1 downto 0);

    g_baseband_data_q_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_baseband_data_q_V_ce0 <= ap_const_logic_1;
        else 
            g_baseband_data_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    g_matched_filter_template_i_V_address0 <= zext_ln154_fu_243_p1(12 - 1 downto 0);

    g_matched_filter_template_i_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_matched_filter_template_i_V_ce0 <= ap_const_logic_1;
        else 
            g_matched_filter_template_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    g_matched_filter_template_q_V_address0 <= zext_ln154_fu_243_p1(12 - 1 downto 0);

    g_matched_filter_template_q_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_matched_filter_template_q_V_ce0 <= ap_const_logic_1;
        else 
            g_matched_filter_template_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln150_fu_196_p2 <= "1" when (indvar_flatten_fu_92 = ap_const_lv25_1004000) else "0";
    icmp_ln1547_fu_502_p2 <= "1" when (signed(corr_sq_V_reg_706) > signed(max_corr_sq_val_V_fu_80)) else "0";
    icmp_ln154_fu_211_p2 <= "1" when (n_fu_76 = ap_const_lv13_1000) else "0";
    mul_i_V_fu_428_p4 <= ret_V_2_fu_424_p2(67 downto 32);
    mul_q_V_fu_442_p4 <= ret_V_3_fu_438_p2(67 downto 32);
    peak_idx_2_out <= peak_idx_5_fu_510_p3;

    peak_idx_2_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln150_reg_604_pp0_iter9_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln150_reg_604_pp0_iter9_reg = ap_const_lv1_1))) then 
            peak_idx_2_out_ap_vld <= ap_const_logic_1;
        else 
            peak_idx_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peak_idx_5_fu_510_p3 <= 
        zext_ln167_fu_507_p1 when (icmp_ln1547_fu_502_p2(0) = '1') else 
        peak_idx_fu_84;
    r_V_10_fu_292_p3 <= (data_sample_i_V_reg_636 & ap_const_lv16_0);
    r_V_11_fu_314_p0 <= sext_ln1171_2_fu_310_p1(34 - 1 downto 0);
    r_V_11_fu_314_p1 <= sext_ln1168_2_fu_306_p1(34 - 1 downto 0);
    r_V_12_fu_320_p3 <= (data_sample_q_V_reg_641 & ap_const_lv16_0);
    r_V_13_fu_342_p0 <= sext_ln1171_3_fu_338_p1(34 - 1 downto 0);
    r_V_13_fu_342_p1 <= sext_ln1168_3_fu_334_p1(34 - 1 downto 0);
    r_V_14_fu_348_p0 <= sext_ln1171_3_fu_338_p1(34 - 1 downto 0);
    r_V_14_fu_348_p1 <= sext_ln1168_2_fu_306_p1(34 - 1 downto 0);
    r_V_15_fu_354_p0 <= sext_ln1171_2_fu_310_p1(34 - 1 downto 0);
    r_V_15_fu_354_p1 <= sext_ln1168_3_fu_334_p1(34 - 1 downto 0);
    r_V_8_fu_388_p1 <= dot_prod_q_V_fu_72;
    r_V_8_fu_388_p3 <= (r_V_8_fu_388_p1 & ap_const_lv32_0);
    r_V_fu_366_p1 <= dot_prod_i_V_fu_68;
    r_V_fu_366_p3 <= (r_V_fu_366_p1 & ap_const_lv32_0);
    ret_V_2_fu_424_p2 <= std_logic_vector(unsigned(r_V_11_reg_656) - unsigned(r_V_13_reg_661));
    ret_V_3_fu_438_p2 <= std_logic_vector(unsigned(r_V_14_reg_666) + unsigned(r_V_15_reg_671));
    ret_V_fu_482_p2 <= std_logic_vector(unsigned(r_V_9_reg_701) + unsigned(r_V_7_reg_696));
    select_ln150_1_fu_410_p2 <= dot_prod_q_V_fu_72;
    select_ln150_1_fu_410_p3 <= 
        ap_const_lv48_0 when (icmp_ln154_reg_608_pp0_iter3_reg(0) = '1') else 
        select_ln150_1_fu_410_p2;
    select_ln150_2_fu_417_p2 <= dot_prod_i_V_fu_68;
    select_ln150_2_fu_417_p3 <= 
        ap_const_lv48_0 when (icmp_ln154_reg_608_pp0_iter3_reg(0) = '1') else 
        select_ln150_2_fu_417_p2;
    select_ln150_3_fu_231_p3 <= 
        add_ln150_1_fu_225_p2 when (icmp_ln154_fu_211_p2(0) = '1') else 
        peak_idx_1_fu_88;
    select_ln150_4_fu_519_p3 <= 
        peak_idx_5_fu_510_p3 when (icmp_ln154_reg_608_pp0_iter9_reg(0) = '1') else 
        peak_idx_fu_84;
    select_ln150_5_fu_533_p3 <= 
        select_ln167_fu_526_p3 when (icmp_ln154_reg_608_pp0_iter9_reg(0) = '1') else 
        max_corr_sq_val_V_fu_80;
    select_ln150_fu_217_p3 <= 
        ap_const_lv13_0 when (icmp_ln154_fu_211_p2(0) = '1') else 
        n_fu_76;
    select_ln167_fu_526_p3 <= 
        corr_sq_V_reg_706 when (icmp_ln1547_fu_502_p2(0) = '1') else 
        max_corr_sq_val_V_fu_80;
        sext_ln1168_2_fu_306_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_fu_292_p3),68));

        sext_ln1168_3_fu_334_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_12_fu_320_p3),68));

        sext_ln1171_2_fu_310_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln737_7_fu_299_p3),68));

        sext_ln1171_3_fu_338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln737_9_fu_327_p3),68));

        sext_ln712_1_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_q_V_fu_442_p4),48));

        sext_ln712_fu_452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_i_V_fu_428_p4),48));

    shl_ln737_7_fu_299_p3 <= (a_i_V_reg_646 & ap_const_lv16_0);
    shl_ln737_9_fu_327_p3 <= (template_sample_q_V_reg_651 & ap_const_lv16_0);
    template_sample_q_V_fu_286_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(g_matched_filter_template_q_V_q0));
    zext_ln150_fu_239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln150_3_fu_231_p3),14));
    zext_ln154_1_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln150_fu_217_p3),14));
    zext_ln154_fu_243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln150_fu_217_p3),64));
    zext_ln156_fu_259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln156_fu_253_p2),64));
    zext_ln167_fu_507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lag_reg_599_pp0_iter9_reg),32));
end behav;
