#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Oct 28 15:06:48 2025
# Process ID: 23736
# Current directory: C:/SEP_vitis/P2/Proyecto 2 Plantilla/P2/P2/HW_Base_Booster_2025/Proyecto_Base_Booster_2025.runs/DEMO_CANDYMAN_FSM_0_0_synth_1
# Command line: vivado.exe -log DEMO_CANDYMAN_FSM_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DEMO_CANDYMAN_FSM_0_0.tcl
# Log file: C:/SEP_vitis/P2/Proyecto 2 Plantilla/P2/P2/HW_Base_Booster_2025/Proyecto_Base_Booster_2025.runs/DEMO_CANDYMAN_FSM_0_0_synth_1/DEMO_CANDYMAN_FSM_0_0.vds
# Journal file: C:/SEP_vitis/P2/Proyecto 2 Plantilla/P2/P2/HW_Base_Booster_2025/Proyecto_Base_Booster_2025.runs/DEMO_CANDYMAN_FSM_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source DEMO_CANDYMAN_FSM_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/SEP_vitis/P2/Proyecto 2 Plantilla/P2/P2/Proyecto_Base_Booster/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/SEP_vitis/P2/Proyecto 2 Plantilla/P2/P2/HW_Base_Booster_2025/Proyecto_Base_Booster_2025.cache/ip 
Command: synth_design -top DEMO_CANDYMAN_FSM_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'DEMO_CANDYMAN_FSM_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12604
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DEMO_CANDYMAN_FSM_0_0' [c:/SEP_vitis/P2/Proyecto 2 Plantilla/P2/P2/HW_Base_Booster_2025/Proyecto_Base_Booster_2025.srcs/sources_1/bd/DEMO/ip/DEMO_CANDYMAN_FSM_0_0/synth/DEMO_CANDYMAN_FSM_0_0.vhd:64]
INFO: [Synth 8-3491] module 'CANDYMAN_FSM' declared at 'C:/SEP_vitis/P2/Proyecto 2 Plantilla/P2/P2/HW_Base_Booster_2025/Proyecto_Base_Booster_2025.srcs/sources_1/new/CANDY_MAN.vhd:5' bound to instance 'U0' of component 'CANDYMAN_FSM' [c:/SEP_vitis/P2/Proyecto 2 Plantilla/P2/P2/HW_Base_Booster_2025/Proyecto_Base_Booster_2025.srcs/sources_1/bd/DEMO/ip/DEMO_CANDYMAN_FSM_0_0/synth/DEMO_CANDYMAN_FSM_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'CANDYMAN_FSM' [C:/SEP_vitis/P2/Proyecto 2 Plantilla/P2/P2/HW_Base_Booster_2025/Proyecto_Base_Booster_2025.srcs/sources_1/new/CANDY_MAN.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'CANDYMAN_FSM' (1#1) [C:/SEP_vitis/P2/Proyecto 2 Plantilla/P2/P2/HW_Base_Booster_2025/Proyecto_Base_Booster_2025.srcs/sources_1/new/CANDY_MAN.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'DEMO_CANDYMAN_FSM_0_0' (2#1) [c:/SEP_vitis/P2/Proyecto 2 Plantilla/P2/P2/HW_Base_Booster_2025/Proyecto_Base_Booster_2025.srcs/sources_1/bd/DEMO/ip/DEMO_CANDYMAN_FSM_0_0/synth/DEMO_CANDYMAN_FSM_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1049.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1049.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1049.891 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1049.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1134.070 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1134.070 ; gain = 84.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1134.070 ; gain = 84.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1134.070 ; gain = 84.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1134.070 ; gain = 84.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   23 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   23 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1134.070 ; gain = 84.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------------+------------+---------------+----------------+
|Module Name           | RTL Object | Depth x Width | Implemented As | 
+----------------------+------------+---------------+----------------+
|CANDYMAN_FSM          | p_0_out    | 64x5          | LUT            | 
|CANDYMAN_FSM          | p_0_out    | 64x15         | LUT            | 
|DEMO_CANDYMAN_FSM_0_0 | p_0_out    | 64x5          | LUT            | 
|DEMO_CANDYMAN_FSM_0_0 | p_0_out    | 64x15         | LUT            | 
+----------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1134.070 ; gain = 84.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1134.070 ; gain = 84.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1149.457 ; gain = 99.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.238 ; gain = 104.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.238 ; gain = 104.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.238 ; gain = 104.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.238 ; gain = 104.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.238 ; gain = 104.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.238 ; gain = 104.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     4|
|3     |LUT2   |    23|
|4     |LUT3   |     1|
|5     |LUT4   |     6|
|6     |LUT5   |     1|
|7     |LUT6   |    33|
|8     |FDRE   |    49|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.238 ; gain = 104.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1154.238 ; gain = 20.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1154.238 ; gain = 104.348
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1167.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1171.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1171.781 ; gain = 121.891
INFO: [Common 17-1381] The checkpoint 'C:/SEP_vitis/P2/Proyecto 2 Plantilla/P2/P2/HW_Base_Booster_2025/Proyecto_Base_Booster_2025.runs/DEMO_CANDYMAN_FSM_0_0_synth_1/DEMO_CANDYMAN_FSM_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint 'C:/SEP_vitis/P2/Proyecto 2 Plantilla/P2/P2/HW_Base_Booster_2025/Proyecto_Base_Booster_2025.runs/DEMO_CANDYMAN_FSM_0_0_synth_1/DEMO_CANDYMAN_FSM_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DEMO_CANDYMAN_FSM_0_0_utilization_synth.rpt -pb DEMO_CANDYMAN_FSM_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 28 15:07:44 2025...
