// Seed: 3658744561
module module_0;
  tri1 id_1 = 1, id_2;
  wire id_3;
  initial #1 id_2 = 1;
  wand id_4, id_5, id_6, id_7;
  id_8 :
  assert property (@(posedge id_1) 1)
  else $display(1, id_6 - id_7, id_6);
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input wand id_2,
    input wire id_3
    , id_9,
    output tri0 id_4,
    output tri id_5,
    input wand id_6,
    input tri0 id_7
);
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
