// Seed: 2680912110
module module_0 #(
    parameter id_0 = 32'd30,
    parameter id_1 = 32'd73
) (
    input supply0 _id_0,
    inout uwire   _id_1
);
  logic [id_1  ==  id_0 : -1] \id_3 ;
  localparam id_4 = 1;
  logic [1 : -1 'b0] id_5 = -1;
  wire id_6;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd70,
    parameter id_3 = 32'd18
) ();
  id_1 :
  assert property (@(posedge 1) id_1 == 1 >= (id_1))
  else $clog2(18);
  ;
  integer _id_2;
  parameter id_3 = -1;
  wire [id_2 : id_3] id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_5;
endmodule
