{"container_type": "Author", "filled": ["basics", "publications", "indices", "counts"], "scholar_id": "SCHOLAR_ID&user=LviGR8EAAAAJ", "source": "AUTHOR_PROFILE_PAGE", "name": "Qingxiao Sun", "url_picture": "https://scholar.googleusercontent.com/citations?view_op=view_photo&user=LviGR8EAAAAJ&citpid=2", "affiliation": "China University of Petroleum, Beijing", "organization": 2000183901478560042, "interests": ["GPU Architecture", "HPC", "Deep Learning"], "email_domain": "@cup.edu.cn", "citedby": 235, "publications": {"LviGR8EAAAAJ:d1gkVwhDpl0C": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "The deep learning compiler: A comprehensive survey", "pub_year": "2020"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:d1gkVwhDpl0C", "num_citations": 157, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6575001779027202130", "cites_id": ["6575001779027202130"]}, "LviGR8EAAAAJ:u-x6o8ySG0sC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SpTFS: sparse tensor format selection for MTTKRP via deep learning", "pub_year": "2020"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:u-x6o8ySG0sC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1469641744569734697", "cites_id": ["1469641744569734697"]}, "LviGR8EAAAAJ:Tyk-4Ss8FVUC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatic code generation and optimization of large-scale stencil computation on many-core processors", "pub_year": "2021"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:Tyk-4Ss8FVUC", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6596875610194107586", "cites_id": ["6596875610194107586"]}, "LviGR8EAAAAJ:qjMakFHDy7sC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Highly scalable parallel genetic algorithm on sunway many-core processors", "pub_year": "2021"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:qjMakFHDy7sC", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13715395392254580858", "cites_id": ["13715395392254580858"]}, "LviGR8EAAAAJ:UeHWp8X0CEIC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Smqos: Improving utilization and energy efficiency with qos awareness on gpus", "pub_year": "2019"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:UeHWp8X0CEIC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17053297823136007000", "cites_id": ["17053297823136007000"]}, "LviGR8EAAAAJ:Y0pCki6q_DkC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "cstuner: Scalable auto-tuning framework for complex stencil computation on gpus", "pub_year": "2021"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:Y0pCki6q_DkC", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10170200150328741570", "cites_id": ["10170200150328741570"]}, "LviGR8EAAAAJ:zYLM7Y9cAGgC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Input-aware sparse tensor storage format selection for optimizing mttkrp", "pub_year": "2021"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:zYLM7Y9cAGgC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=871514626444593538", "cites_id": ["871514626444593538"]}, "LviGR8EAAAAJ:2osOgNQ5qMEC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Towards efficient canonical polyadic decomposition on sunway many-core processor", "pub_year": "2021"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:2osOgNQ5qMEC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1784727000371692531", "cites_id": ["1784727000371692531"]}, "LviGR8EAAAAJ:9yKSN-GCB0IC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Improving thread-level parallelism in GPUs through expanding register file to scratchpad memory", "pub_year": "2018"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:9yKSN-GCB0IC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6893951792953929114", "cites_id": ["6893951792953929114"]}, "LviGR8EAAAAJ:ufrVoPGSRksC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "CoGNN: efficient scheduling for concurrent GNN training on GPUs", "pub_year": "2022"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:ufrVoPGSRksC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5411741941989826473", "cites_id": ["5411741941989826473"]}, "LviGR8EAAAAJ:WF5omc3nYNoC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Mimose: An input-aware checkpointing planner for efficient training on gpu", "pub_year": "2022"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:WF5omc3nYNoC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13592681333369725141", "cites_id": ["13592681333369725141"]}, "LviGR8EAAAAJ:YsMSGLbcyi4C": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Stencilmart: Predicting optimization selection for stencil computations across gpus", "pub_year": "2022"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:YsMSGLbcyi4C", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14699206476183288241", "cites_id": ["14699206476183288241"]}, "LviGR8EAAAAJ:u5HHmVD_uO8C": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Accelerating De Novo Assembler WTDBG2 on Commodity Servers", "pub_year": "2020"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:u5HHmVD_uO8C", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1045283861556481312", "cites_id": ["1045283861556481312"]}, "LviGR8EAAAAJ:eQOLeE2rZwMC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "QoS-aware dynamic resource allocation with improved utilization and energy efficiency on GPU", "pub_year": "2022"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:eQOLeE2rZwMC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8087787275250656833", "cites_id": ["8087787275250656833"]}, "LviGR8EAAAAJ:IjCSPb-OGe4C": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "An optimized tensor completion library for multiple GPUs", "pub_year": "2021"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:IjCSPb-OGe4C", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1366990256875602252", "cites_id": ["1366990256875602252"]}, "LviGR8EAAAAJ:roLk4NBRz8UC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Adaptive Auto-Tuning Framework for Global Exploration of Stencil Optimization on GPUs", "pub_year": "2023"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:roLk4NBRz8UC", "num_citations": 0}, "LviGR8EAAAAJ:LkGwnXOMwfcC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Exploiting Input Tensor Dynamics in Activation Checkpointing for Efficient Training on GPU", "pub_year": "2023"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:LkGwnXOMwfcC", "num_citations": 0}, "LviGR8EAAAAJ:_FxGoFyzp5QC": {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Towards Optimized Streaming Tensor Completion on multiple GPUs", "pub_year": "2022"}, "filled": false, "author_pub_id": "LviGR8EAAAAJ:_FxGoFyzp5QC", "num_citations": 0}}, "citedby5y": 235, "hindex": 6, "hindex5y": 6, "i10index": 5, "i10index5y": 5, "cites_per_year": {"2019": 1, "2020": 7, "2021": 39, "2022": 89, "2023": 96}, "updated": "2023-11-23 08:09:37.814250"}