<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>DFAPacketizer.h source code [llvm/llvm/include/llvm/CodeGen/DFAPacketizer.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::DFAPacketizer,llvm::VLIWPacketizerList "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/DFAPacketizer.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='DFAPacketizer.h.html'>DFAPacketizer.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/DFAPacketizer.h - DFA Packetizer for VLIW ---*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>// This class implements a deterministic finite automaton (DFA) based</i></td></tr>
<tr><th id="9">9</th><td><i>// packetizing mechanism for VLIW architectures. It provides APIs to</i></td></tr>
<tr><th id="10">10</th><td><i>// determine whether there exists a legal mapping of instructions to</i></td></tr>
<tr><th id="11">11</th><td><i>// functional unit assignments in a packet. The DFA is auto-generated from</i></td></tr>
<tr><th id="12">12</th><td><i>// the target's Schedule.td file.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>// A DFA consists of 3 major elements: states, inputs, and transitions. For</i></td></tr>
<tr><th id="15">15</th><td><i>// the packetizing mechanism, the input is the set of instruction classes for</i></td></tr>
<tr><th id="16">16</th><td><i>// a target. The state models all possible combinations of functional unit</i></td></tr>
<tr><th id="17">17</th><td><i>// consumption for a given set of instructions in a packet. A transition</i></td></tr>
<tr><th id="18">18</th><td><i>// models the addition of an instruction to a packet. In the DFA constructed</i></td></tr>
<tr><th id="19">19</th><td><i>// by this class, if an instruction can be added to a packet, then a valid</i></td></tr>
<tr><th id="20">20</th><td><i>// transition exists from the corresponding state. Invalid transitions</i></td></tr>
<tr><th id="21">21</th><td><i>// indicate that the instruction cannot be added to the current packet.</i></td></tr>
<tr><th id="22">22</th><td><i>//</i></td></tr>
<tr><th id="23">23</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#<span data-ppcond="25">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_DFAPACKETIZER_H">LLVM_CODEGEN_DFAPACKETIZER_H</span></u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_DFAPACKETIZER_H" data-ref="_M/LLVM_CODEGEN_DFAPACKETIZER_H">LLVM_CODEGEN_DFAPACKETIZER_H</dfn></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="ScheduleDAGMutation.h.html">"llvm/CodeGen/ScheduleDAGMutation.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>class</b> <a class="type" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#llvm::DefaultVLIWScheduler" title='llvm::DefaultVLIWScheduler' data-ref="llvm::DefaultVLIWScheduler" id="llvm::DefaultVLIWScheduler">DefaultVLIWScheduler</a>;</td></tr>
<tr><th id="40">40</th><td><b>class</b> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" id="llvm::InstrItineraryData">InstrItineraryData</a>;</td></tr>
<tr><th id="41">41</th><td><b>class</b> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="42">42</th><td><b>class</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="43">43</th><td><b>class</b> <a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" id="llvm::MachineLoopInfo">MachineLoopInfo</a>;</td></tr>
<tr><th id="44">44</th><td><b>class</b> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" id="llvm::MCInstrDesc">MCInstrDesc</a>;</td></tr>
<tr><th id="45">45</th><td><b>class</b> <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit" id="llvm::SUnit">SUnit</a>;</td></tr>
<tr><th id="46">46</th><td><b>class</b> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" id="llvm::TargetInstrInfo">TargetInstrInfo</a>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><i>// --------------------------------------------------------------------</i></td></tr>
<tr><th id="49">49</th><td><i>// Definitions shared between DFAPacketizer.cpp and DFAPacketizerEmitter.cpp</i></td></tr>
<tr><th id="50">50</th><td><i></i></td></tr>
<tr><th id="51">51</th><td><i>// DFA_MAX_RESTERMS * DFA_MAX_RESOURCES must fit within sizeof DFAInput.</i></td></tr>
<tr><th id="52">52</th><td><i>// This is verified in DFAPacketizer.cpp:DFAPacketizer::DFAPacketizer.</i></td></tr>
<tr><th id="53">53</th><td><i>//</i></td></tr>
<tr><th id="54">54</th><td><i>// e.g. terms x resource bit combinations that fit in uint32_t:</i></td></tr>
<tr><th id="55">55</th><td><i>//      4 terms x 8  bits = 32 bits</i></td></tr>
<tr><th id="56">56</th><td><i>//      3 terms x 10 bits = 30 bits</i></td></tr>
<tr><th id="57">57</th><td><i>//      2 terms x 16 bits = 32 bits</i></td></tr>
<tr><th id="58">58</th><td><i>//</i></td></tr>
<tr><th id="59">59</th><td><i>// e.g. terms x resource bit combinations that fit in uint64_t:</i></td></tr>
<tr><th id="60">60</th><td><i>//      8 terms x 8  bits = 64 bits</i></td></tr>
<tr><th id="61">61</th><td><i>//      7 terms x 9  bits = 63 bits</i></td></tr>
<tr><th id="62">62</th><td><i>//      6 terms x 10 bits = 60 bits</i></td></tr>
<tr><th id="63">63</th><td><i>//      5 terms x 12 bits = 60 bits</i></td></tr>
<tr><th id="64">64</th><td><i>//      4 terms x 16 bits = 64 bits &lt;--- current</i></td></tr>
<tr><th id="65">65</th><td><i>//      3 terms x 21 bits = 63 bits</i></td></tr>
<tr><th id="66">66</th><td><i>//      2 terms x 32 bits = 64 bits</i></td></tr>
<tr><th id="67">67</th><td><i>//</i></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/DFA_MAX_RESTERMS" data-ref="_M/DFA_MAX_RESTERMS">DFA_MAX_RESTERMS</dfn>        4   // The max # of AND'ed resource terms.</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/DFA_MAX_RESOURCES" data-ref="_M/DFA_MAX_RESOURCES">DFA_MAX_RESOURCES</dfn>       16  // The max # of resource bits in one term.</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><b>using</b> <dfn class="typedef" id="llvm::DFAInput" title='llvm::DFAInput' data-type='uint64_t' data-ref="llvm::DFAInput">DFAInput</dfn> = <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>;</td></tr>
<tr><th id="72">72</th><td><b>using</b> <dfn class="typedef" id="llvm::DFAStateInput" title='llvm::DFAStateInput' data-type='int64_t' data-ref="llvm::DFAStateInput">DFAStateInput</dfn> = <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/DFA_TBLTYPE" data-ref="_M/DFA_TBLTYPE">DFA_TBLTYPE</dfn>             "int64_t" // For generating DFAStateInputTable.</u></td></tr>
<tr><th id="75">75</th><td><i>// --------------------------------------------------------------------</i></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><b>class</b> <dfn class="type def" id="llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer">DFAPacketizer</dfn> {</td></tr>
<tr><th id="78">78</th><td><b>private</b>:</td></tr>
<tr><th id="79">79</th><td>  <b>using</b> <dfn class="typedef" id="llvm::DFAPacketizer::UnsignPair" title='llvm::DFAPacketizer::UnsignPair' data-type='std::pair&lt;unsigned int, DFAInput&gt;' data-ref="llvm::DFAPacketizer::UnsignPair">UnsignPair</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="typedef" href="#llvm::DFAInput" title='llvm::DFAInput' data-type='uint64_t' data-ref="llvm::DFAInput">DFAInput</a>&gt;;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <em>const</em> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="decl" id="llvm::DFAPacketizer::InstrItins" title='llvm::DFAPacketizer::InstrItins' data-ref="llvm::DFAPacketizer::InstrItins">InstrItins</dfn>;</td></tr>
<tr><th id="82">82</th><td>  <em>int</em> <dfn class="decl" id="llvm::DFAPacketizer::CurrentState" title='llvm::DFAPacketizer::CurrentState' data-ref="llvm::DFAPacketizer::CurrentState">CurrentState</dfn> = <var>0</var>;</td></tr>
<tr><th id="83">83</th><td>  <em>const</em> <a class="typedef" href="#llvm::DFAStateInput" title='llvm::DFAStateInput' data-type='int64_t' data-ref="llvm::DFAStateInput">DFAStateInput</a> (*<dfn class="decl" id="llvm::DFAPacketizer::DFAStateInputTable" title='llvm::DFAPacketizer::DFAStateInputTable' data-ref="llvm::DFAPacketizer::DFAStateInputTable">DFAStateInputTable</dfn>)[<var>2</var>];</td></tr>
<tr><th id="84">84</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="decl" id="llvm::DFAPacketizer::DFAStateEntryTable" title='llvm::DFAPacketizer::DFAStateEntryTable' data-ref="llvm::DFAPacketizer::DFAStateEntryTable">DFAStateEntryTable</dfn>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <i>// CachedTable is a map from &lt;FromState, Input&gt; to ToState.</i></td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="typedef" href="#llvm::DFAPacketizer::UnsignPair" title='llvm::DFAPacketizer::UnsignPair' data-type='std::pair&lt;unsigned int, DFAInput&gt;' data-ref="llvm::DFAPacketizer::UnsignPair">UnsignPair</a>, <em>unsigned</em>&gt; <dfn class="decl" id="llvm::DFAPacketizer::CachedTable" title='llvm::DFAPacketizer::CachedTable' data-ref="llvm::DFAPacketizer::CachedTable">CachedTable</dfn>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <i>// Read the DFA transition table and update CachedTable.</i></td></tr>
<tr><th id="90">90</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZN4llvm13DFAPacketizer9ReadTableEj" title='llvm::DFAPacketizer::ReadTable' data-ref="_ZN4llvm13DFAPacketizer9ReadTableEj" id="_ZN4llvm13DFAPacketizer9ReadTableEj">ReadTable</a>(<em>unsigned</em> <dfn class="local col1 decl" id="1state" title='state' data-type='unsigned int' data-ref="1state">state</dfn>);</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><b>public</b>:</td></tr>
<tr><th id="93">93</th><td>  <a class="decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZN4llvm13DFAPacketizerC1EPKNS_18InstrItineraryDataEPA2_KlPKj" title='llvm::DFAPacketizer::DFAPacketizer' data-ref="_ZN4llvm13DFAPacketizerC1EPKNS_18InstrItineraryDataEPA2_KlPKj" id="_ZN4llvm13DFAPacketizerC1EPKNS_18InstrItineraryDataEPA2_KlPKj">DFAPacketizer</a>(<em>const</em> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="local col2 decl" id="2I" title='I' data-type='const llvm::InstrItineraryData *' data-ref="2I">I</dfn>, <em>const</em> <a class="typedef" href="#llvm::DFAStateInput" title='llvm::DFAStateInput' data-type='int64_t' data-ref="llvm::DFAStateInput">DFAStateInput</a> (*<dfn class="local col3 decl" id="3SIT" title='SIT' data-type='const DFAStateInput (*)[2]' data-ref="3SIT">SIT</dfn>)[<var>2</var>],</td></tr>
<tr><th id="94">94</th><td>                <em>const</em> <em>unsigned</em> *<dfn class="local col4 decl" id="4SET" title='SET' data-type='const unsigned int *' data-ref="4SET">SET</dfn>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i>// Reset the current state to make all resources available.</i></td></tr>
<tr><th id="97">97</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm13DFAPacketizer14clearResourcesEv" title='llvm::DFAPacketizer::clearResources' data-ref="_ZN4llvm13DFAPacketizer14clearResourcesEv">clearResources</dfn>() {</td></tr>
<tr><th id="98">98</th><td>    <a class="member" href="#llvm::DFAPacketizer::CurrentState" title='llvm::DFAPacketizer::CurrentState' data-ref="llvm::DFAPacketizer::CurrentState">CurrentState</a> = <var>0</var>;</td></tr>
<tr><th id="99">99</th><td>  }</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <i>// Return the DFAInput for an instruction class.</i></td></tr>
<tr><th id="102">102</th><td>  <a class="typedef" href="#llvm::DFAInput" title='llvm::DFAInput' data-type='uint64_t' data-ref="llvm::DFAInput">DFAInput</a> <a class="decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZN4llvm13DFAPacketizer12getInsnInputEj" title='llvm::DFAPacketizer::getInsnInput' data-ref="_ZN4llvm13DFAPacketizer12getInsnInputEj" id="_ZN4llvm13DFAPacketizer12getInsnInputEj">getInsnInput</a>(<em>unsigned</em> <dfn class="local col5 decl" id="5InsnClass" title='InsnClass' data-type='unsigned int' data-ref="5InsnClass">InsnClass</dfn>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <i>// Return the DFAInput for an instruction class input vector.</i></td></tr>
<tr><th id="105">105</th><td>  <em>static</em> <a class="typedef" href="#llvm::DFAInput" title='llvm::DFAInput' data-type='uint64_t' data-ref="llvm::DFAInput">DFAInput</a> <a class="decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZN4llvm13DFAPacketizer12getInsnInputERKSt6vectorIjSaIjEE" title='llvm::DFAPacketizer::getInsnInput' data-ref="_ZN4llvm13DFAPacketizer12getInsnInputERKSt6vectorIjSaIjEE" id="_ZN4llvm13DFAPacketizer12getInsnInputERKSt6vectorIjSaIjEE">getInsnInput</a>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="6InsnClass" title='InsnClass' data-type='const std::vector&lt;unsigned int&gt; &amp;' data-ref="6InsnClass">InsnClass</dfn>);</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <i>// Check if the resources occupied by a MCInstrDesc are available in</i></td></tr>
<tr><th id="108">108</th><td><i>  // the current state.</i></td></tr>
<tr><th id="109">109</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZN4llvm13DFAPacketizer19canReserveResourcesEPKNS_11MCInstrDescE" title='llvm::DFAPacketizer::canReserveResources' data-ref="_ZN4llvm13DFAPacketizer19canReserveResourcesEPKNS_11MCInstrDescE" id="_ZN4llvm13DFAPacketizer19canReserveResourcesEPKNS_11MCInstrDescE">canReserveResources</a>(<em>const</em> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col7 decl" id="7MID" title='MID' data-type='const llvm::MCInstrDesc *' data-ref="7MID">MID</dfn>);</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <i>// Reserve the resources occupied by a MCInstrDesc and change the current</i></td></tr>
<tr><th id="112">112</th><td><i>  // state to reflect that change.</i></td></tr>
<tr><th id="113">113</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZN4llvm13DFAPacketizer16reserveResourcesEPKNS_11MCInstrDescE" title='llvm::DFAPacketizer::reserveResources' data-ref="_ZN4llvm13DFAPacketizer16reserveResourcesEPKNS_11MCInstrDescE" id="_ZN4llvm13DFAPacketizer16reserveResourcesEPKNS_11MCInstrDescE">reserveResources</a>(<em>const</em> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> *<dfn class="local col8 decl" id="8MID" title='MID' data-type='const llvm::MCInstrDesc *' data-ref="8MID">MID</dfn>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <i>// Check if the resources occupied by a machine instruction are available</i></td></tr>
<tr><th id="116">116</th><td><i>  // in the current state.</i></td></tr>
<tr><th id="117">117</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::canReserveResources' data-ref="_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE" id="_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE">canReserveResources</a>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="9MI">MI</dfn>);</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <i>// Reserve the resources occupied by a machine instruction and change the</i></td></tr>
<tr><th id="120">120</th><td><i>  // current state to reflect that change.</i></td></tr>
<tr><th id="121">121</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::reserveResources' data-ref="_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE" id="_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE">reserveResources</a>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="10MI">MI</dfn>);</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <em>const</em> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="decl def" id="_ZNK4llvm13DFAPacketizer13getInstrItinsEv" title='llvm::DFAPacketizer::getInstrItins' data-ref="_ZNK4llvm13DFAPacketizer13getInstrItinsEv">getInstrItins</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::DFAPacketizer::InstrItins" title='llvm::DFAPacketizer::InstrItins' data-ref="llvm::DFAPacketizer::InstrItins">InstrItins</a>; }</td></tr>
<tr><th id="124">124</th><td>};</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i>// VLIWPacketizerList implements a simple VLIW packetizer using DFA. The</i></td></tr>
<tr><th id="127">127</th><td><i>// packetizer works on machine basic blocks. For each instruction I in BB,</i></td></tr>
<tr><th id="128">128</th><td><i>// the packetizer consults the DFA to see if machine resources are available</i></td></tr>
<tr><th id="129">129</th><td><i>// to execute I. If so, the packetizer checks if I depends on any instruction</i></td></tr>
<tr><th id="130">130</th><td><i>// in the current packet. If no dependency is found, I is added to current</i></td></tr>
<tr><th id="131">131</th><td><i>// packet and the machine resource is marked as taken. If any dependency is</i></td></tr>
<tr><th id="132">132</th><td><i>// found, a target API call is made to prune the dependence.</i></td></tr>
<tr><th id="133">133</th><td><b>class</b> <dfn class="type def" id="llvm::VLIWPacketizerList" title='llvm::VLIWPacketizerList' data-ref="llvm::VLIWPacketizerList">VLIWPacketizerList</dfn> {</td></tr>
<tr><th id="134">134</th><td><b>protected</b>:</td></tr>
<tr><th id="135">135</th><td>  <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="decl" id="llvm::VLIWPacketizerList::MF" title='llvm::VLIWPacketizerList::MF' data-ref="llvm::VLIWPacketizerList::MF">MF</dfn>;</td></tr>
<tr><th id="136">136</th><td>  <em>const</em> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="decl" id="llvm::VLIWPacketizerList::TII" title='llvm::VLIWPacketizerList::TII' data-ref="llvm::VLIWPacketizerList::TII">TII</dfn>;</td></tr>
<tr><th id="137">137</th><td>  <a class="typedef" href="../Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="decl" id="llvm::VLIWPacketizerList::AA" title='llvm::VLIWPacketizerList::AA' data-ref="llvm::VLIWPacketizerList::AA">AA</dfn>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <i>// The VLIW Scheduler.</i></td></tr>
<tr><th id="140">140</th><td>  <a class="type" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#llvm::DefaultVLIWScheduler" title='llvm::DefaultVLIWScheduler' data-ref="llvm::DefaultVLIWScheduler">DefaultVLIWScheduler</a> *<dfn class="decl" id="llvm::VLIWPacketizerList::VLIWScheduler" title='llvm::VLIWPacketizerList::VLIWScheduler' data-ref="llvm::VLIWPacketizerList::VLIWScheduler">VLIWScheduler</dfn>;</td></tr>
<tr><th id="141">141</th><td>  <i>// Vector of instructions assigned to the current packet.</i></td></tr>
<tr><th id="142">142</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <dfn class="decl" id="llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</dfn>;</td></tr>
<tr><th id="143">143</th><td>  <i>// DFA resource tracker.</i></td></tr>
<tr><th id="144">144</th><td>  <a class="type" href="#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer">DFAPacketizer</a> *<dfn class="decl" id="llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</dfn>;</td></tr>
<tr><th id="145">145</th><td>  <i>// Map: MI -&gt; SU.</i></td></tr>
<tr><th id="146">146</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="decl" id="llvm::VLIWPacketizerList::MIToSUnit" title='llvm::VLIWPacketizerList::MIToSUnit' data-ref="llvm::VLIWPacketizerList::MIToSUnit">MIToSUnit</dfn>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><b>public</b>:</td></tr>
<tr><th id="149">149</th><td>  <i>// The AliasAnalysis parameter can be nullptr.</i></td></tr>
<tr><th id="150">150</th><td>  <a class="decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZN4llvm18VLIWPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsE" title='llvm::VLIWPacketizerList::VLIWPacketizerList' data-ref="_ZN4llvm18VLIWPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsE" id="_ZN4llvm18VLIWPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsE">VLIWPacketizerList</a>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="11MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="11MF">MF</dfn>, <a class="type" href="MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> &amp;<dfn class="local col2 decl" id="12MLI" title='MLI' data-type='llvm::MachineLoopInfo &amp;' data-ref="12MLI">MLI</dfn>,</td></tr>
<tr><th id="151">151</th><td>                     <a class="typedef" href="../Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col3 decl" id="13AA" title='AA' data-type='AliasAnalysis *' data-ref="13AA">AA</dfn>);</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <b>virtual</b> <a class="virtual decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZN4llvm18VLIWPacketizerListD1Ev" title='llvm::VLIWPacketizerList::~VLIWPacketizerList' data-ref="_ZN4llvm18VLIWPacketizerListD1Ev" id="_ZN4llvm18VLIWPacketizerListD1Ev">~VLIWPacketizerList</a>();</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <i>// Implement this API in the backend to bundle instructions.</i></td></tr>
<tr><th id="156">156</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZN4llvm18VLIWPacketizerList12PacketizeMIsEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_" title='llvm::VLIWPacketizerList::PacketizeMIs' data-ref="_ZN4llvm18VLIWPacketizerList12PacketizeMIsEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_" id="_ZN4llvm18VLIWPacketizerList12PacketizeMIsEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_">PacketizeMIs</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="14MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="14MBB">MBB</dfn>,</td></tr>
<tr><th id="157">157</th><td>                    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="15BeginItr" title='BeginItr' data-type='MachineBasicBlock::iterator' data-ref="15BeginItr">BeginItr</dfn>,</td></tr>
<tr><th id="158">158</th><td>                    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="16EndItr" title='EndItr' data-type='MachineBasicBlock::iterator' data-ref="16EndItr">EndItr</dfn>);</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <i>// Return the ResourceTracker.</i></td></tr>
<tr><th id="161">161</th><td>  <a class="type" href="#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer">DFAPacketizer</a> *<dfn class="decl def" id="_ZN4llvm18VLIWPacketizerList18getResourceTrackerEv" title='llvm::VLIWPacketizerList::getResourceTracker' data-ref="_ZN4llvm18VLIWPacketizerList18getResourceTrackerEv">getResourceTracker</dfn>() {<b>return</b> <a class="member" href="#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>;}</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <i>// addToPacket - Add MI to the current packet.</i></td></tr>
<tr><th id="164">164</th><td>  <b>virtual</b> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="virtual decl def" id="_ZN4llvm18VLIWPacketizerList11addToPacketERNS_12MachineInstrE" title='llvm::VLIWPacketizerList::addToPacket' data-ref="_ZN4llvm18VLIWPacketizerList11addToPacketERNS_12MachineInstrE">addToPacket</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="17MI">MI</dfn>) {</td></tr>
<tr><th id="165">165</th><td>    <a class="member" href="#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>);</td></tr>
<tr><th id="166">166</th><td>    <a class="member" href="#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>-&gt;<a class="ref" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::reserveResources' data-ref="_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE">reserveResources</a>(<span class='refarg'><a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a></span>);</td></tr>
<tr><th id="167">167</th><td>    <b>return</b> <a class="ref fake" href="MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>;</td></tr>
<tr><th id="168">168</th><td>  }</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i>// End the current packet and reset the state of the packetizer.</i></td></tr>
<tr><th id="171">171</th><td><i>  // Overriding this function allows the target-specific packetizer</i></td></tr>
<tr><th id="172">172</th><td><i>  // to perform custom finalization.</i></td></tr>
<tr><th id="173">173</th><td>  <b>virtual</b> <em>void</em> <a class="virtual decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZN4llvm18VLIWPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::VLIWPacketizerList::endPacket' data-ref="_ZN4llvm18VLIWPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" id="_ZN4llvm18VLIWPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">endPacket</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="18MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="18MBB">MBB</dfn>,</td></tr>
<tr><th id="174">174</th><td>                         <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="19MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="19MI">MI</dfn>);</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <i>// Perform initialization before packetizing an instruction. This</i></td></tr>
<tr><th id="177">177</th><td><i>  // function is supposed to be overrided by the target dependent packetizer.</i></td></tr>
<tr><th id="178">178</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZN4llvm18VLIWPacketizerList19initPacketizerStateEv" title='llvm::VLIWPacketizerList::initPacketizerState' data-ref="_ZN4llvm18VLIWPacketizerList19initPacketizerStateEv">initPacketizerState</dfn>() {}</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i>// Check if the given instruction I should be ignored by the packetizer.</i></td></tr>
<tr><th id="181">181</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZN4llvm18VLIWPacketizerList23ignorePseudoInstructionERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" title='llvm::VLIWPacketizerList::ignorePseudoInstruction' data-ref="_ZN4llvm18VLIWPacketizerList23ignorePseudoInstructionERKNS_12MachineInstrEPKNS_17MachineBasicBlockE">ignorePseudoInstruction</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="20I">I</dfn>,</td></tr>
<tr><th id="182">182</th><td>                                       <em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="21MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="21MBB">MBB</dfn>) {</td></tr>
<tr><th id="183">183</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="184">184</th><td>  }</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <i>// Return true if instruction MI can not be packetized with any other</i></td></tr>
<tr><th id="187">187</th><td><i>  // instruction, which means that MI itself is a packet.</i></td></tr>
<tr><th id="188">188</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZN4llvm18VLIWPacketizerList17isSoloInstructionERKNS_12MachineInstrE" title='llvm::VLIWPacketizerList::isSoloInstruction' data-ref="_ZN4llvm18VLIWPacketizerList17isSoloInstructionERKNS_12MachineInstrE">isSoloInstruction</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="22MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="22MI">MI</dfn>) { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <i>// Check if the packetizer should try to add the given instruction to</i></td></tr>
<tr><th id="191">191</th><td><i>  // the current packet. One reasons for which it may not be desirable</i></td></tr>
<tr><th id="192">192</th><td><i>  // to include an instruction in the current packet could be that it</i></td></tr>
<tr><th id="193">193</th><td><i>  // would cause a stall.</i></td></tr>
<tr><th id="194">194</th><td><i>  // If this function returns "false", the current packet will be ended,</i></td></tr>
<tr><th id="195">195</th><td><i>  // and the instruction will be added to the next packet.</i></td></tr>
<tr><th id="196">196</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZN4llvm18VLIWPacketizerList17shouldAddToPacketERKNS_12MachineInstrE" title='llvm::VLIWPacketizerList::shouldAddToPacket' data-ref="_ZN4llvm18VLIWPacketizerList17shouldAddToPacketERKNS_12MachineInstrE">shouldAddToPacket</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="23MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="23MI">MI</dfn>) { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <i>// Check if it is legal to packetize SUI and SUJ together.</i></td></tr>
<tr><th id="199">199</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZN4llvm18VLIWPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_" title='llvm::VLIWPacketizerList::isLegalToPacketizeTogether' data-ref="_ZN4llvm18VLIWPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_">isLegalToPacketizeTogether</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="24SUI" title='SUI' data-type='llvm::SUnit *' data-ref="24SUI">SUI</dfn>, <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="25SUJ" title='SUJ' data-type='llvm::SUnit *' data-ref="25SUJ">SUJ</dfn>) {</td></tr>
<tr><th id="200">200</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="201">201</th><td>  }</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i>// Check if it is legal to prune dependece between SUI and SUJ.</i></td></tr>
<tr><th id="204">204</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZN4llvm18VLIWPacketizerList26isLegalToPruneDependenciesEPNS_5SUnitES2_" title='llvm::VLIWPacketizerList::isLegalToPruneDependencies' data-ref="_ZN4llvm18VLIWPacketizerList26isLegalToPruneDependenciesEPNS_5SUnitES2_">isLegalToPruneDependencies</dfn>(<a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="26SUI" title='SUI' data-type='llvm::SUnit *' data-ref="26SUI">SUI</dfn>, <a class="type" href="ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="27SUJ" title='SUJ' data-type='llvm::SUnit *' data-ref="27SUJ">SUJ</dfn>) {</td></tr>
<tr><th id="205">205</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="206">206</th><td>  }</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <i>// Add a DAG mutation to be done before the packetization begins.</i></td></tr>
<tr><th id="209">209</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZN4llvm18VLIWPacketizerList11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::VLIWPacketizerList::addMutation' data-ref="_ZN4llvm18VLIWPacketizerList11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" id="_ZN4llvm18VLIWPacketizerList11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt; <dfn class="local col8 decl" id="28Mutation" title='Mutation' data-type='std::unique_ptr&lt;ScheduleDAGMutation&gt;' data-ref="28Mutation">Mutation</dfn>);</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZNK4llvm18VLIWPacketizerList5aliasERKNS_12MachineInstrES3_b" title='llvm::VLIWPacketizerList::alias' data-ref="_ZNK4llvm18VLIWPacketizerList5aliasERKNS_12MachineInstrES3_b" id="_ZNK4llvm18VLIWPacketizerList5aliasERKNS_12MachineInstrES3_b">alias</a>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29MI1" title='MI1' data-type='const llvm::MachineInstr &amp;' data-ref="29MI1">MI1</dfn>, <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30MI2" title='MI2' data-type='const llvm::MachineInstr &amp;' data-ref="30MI2">MI2</dfn>,</td></tr>
<tr><th id="212">212</th><td>             <em>bool</em> <dfn class="local col1 decl" id="31UseTBAA" title='UseTBAA' data-type='bool' data-ref="31UseTBAA">UseTBAA</dfn> = <b>true</b>) <em>const</em>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><b>private</b>:</td></tr>
<tr><th id="215">215</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/DFAPacketizer.cpp.html#_ZNK4llvm18VLIWPacketizerList5aliasERKNS_17MachineMemOperandES3_b" title='llvm::VLIWPacketizerList::alias' data-ref="_ZNK4llvm18VLIWPacketizerList5aliasERKNS_17MachineMemOperandES3_b" id="_ZNK4llvm18VLIWPacketizerList5aliasERKNS_17MachineMemOperandES3_b">alias</a>(<em>const</em> <a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col2 decl" id="32Op1" title='Op1' data-type='const llvm::MachineMemOperand &amp;' data-ref="32Op1">Op1</dfn>, <em>const</em> <a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col3 decl" id="33Op2" title='Op2' data-type='const llvm::MachineMemOperand &amp;' data-ref="33Op2">Op2</dfn>,</td></tr>
<tr><th id="216">216</th><td>             <em>bool</em> <dfn class="local col4 decl" id="34UseTBAA" title='UseTBAA' data-type='bool' data-ref="34UseTBAA">UseTBAA</dfn> = <b>true</b>) <em>const</em>;</td></tr>
<tr><th id="217">217</th><td>};</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#<span data-ppcond="25">endif</span> // LLVM_CODEGEN_DFAPACKETIZER_H</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/DFAPacketizer.cpp.html'>llvm/llvm/lib/CodeGen/DFAPacketizer.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
