INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/test/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_Decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programmieren/Projekte/FPGA_CPU/test/SixteenShadesOfCpu/vivado/ControlUnit/ControlUnit.srcs/sim_1/new/CU_Decoder_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU_Decoder_SIM'
