
BackUp_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087d8  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08008a70  08008a70  00018a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ab0  08008ab0  000868b0  2**0
                  CONTENTS
  4 .ARM          00000008  08008ab0  08008ab0  00018ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ab8  08008ab8  000868b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ab8  08008ab8  00018ab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008abc  08008abc  00018abc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000668b0  24000000  08008ac0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000017c  240668b0  0806f370  000868b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24066a2c  0806f370  00086a2c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000868b0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000868de  2**0
                  CONTENTS, READONLY
 13 .debug_info   000165a6  00000000  00000000  00086921  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028df  00000000  00000000  0009cec7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011a0  00000000  00000000  0009f7a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dd3  00000000  00000000  000a0948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003a095  00000000  00000000  000a171b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018ecf  00000000  00000000  000db7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00184091  00000000  00000000  000f467f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004b04  00000000  00000000  00278710  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  0027d214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240668b0 	.word	0x240668b0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08008a58 	.word	0x08008a58

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240668b4 	.word	0x240668b4
 80002d4:	08008a58 	.word	0x08008a58

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b970 	b.w	80005d0 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9e08      	ldr	r6, [sp, #32]
 800030e:	460d      	mov	r5, r1
 8000310:	4604      	mov	r4, r0
 8000312:	460f      	mov	r7, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4694      	mov	ip, r2
 800031c:	d965      	bls.n	80003ea <__udivmoddi4+0xe2>
 800031e:	fab2 f382 	clz	r3, r2
 8000322:	b143      	cbz	r3, 8000336 <__udivmoddi4+0x2e>
 8000324:	fa02 fc03 	lsl.w	ip, r2, r3
 8000328:	f1c3 0220 	rsb	r2, r3, #32
 800032c:	409f      	lsls	r7, r3
 800032e:	fa20 f202 	lsr.w	r2, r0, r2
 8000332:	4317      	orrs	r7, r2
 8000334:	409c      	lsls	r4, r3
 8000336:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800033a:	fa1f f58c 	uxth.w	r5, ip
 800033e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000342:	0c22      	lsrs	r2, r4, #16
 8000344:	fb0e 7711 	mls	r7, lr, r1, r7
 8000348:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800034c:	fb01 f005 	mul.w	r0, r1, r5
 8000350:	4290      	cmp	r0, r2
 8000352:	d90a      	bls.n	800036a <__udivmoddi4+0x62>
 8000354:	eb1c 0202 	adds.w	r2, ip, r2
 8000358:	f101 37ff 	add.w	r7, r1, #4294967295
 800035c:	f080 811c 	bcs.w	8000598 <__udivmoddi4+0x290>
 8000360:	4290      	cmp	r0, r2
 8000362:	f240 8119 	bls.w	8000598 <__udivmoddi4+0x290>
 8000366:	3902      	subs	r1, #2
 8000368:	4462      	add	r2, ip
 800036a:	1a12      	subs	r2, r2, r0
 800036c:	b2a4      	uxth	r4, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037a:	fb00 f505 	mul.w	r5, r0, r5
 800037e:	42a5      	cmp	r5, r4
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x90>
 8000382:	eb1c 0404 	adds.w	r4, ip, r4
 8000386:	f100 32ff 	add.w	r2, r0, #4294967295
 800038a:	f080 8107 	bcs.w	800059c <__udivmoddi4+0x294>
 800038e:	42a5      	cmp	r5, r4
 8000390:	f240 8104 	bls.w	800059c <__udivmoddi4+0x294>
 8000394:	4464      	add	r4, ip
 8000396:	3802      	subs	r0, #2
 8000398:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039c:	1b64      	subs	r4, r4, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	b11e      	cbz	r6, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40dc      	lsrs	r4, r3
 80003a4:	2300      	movs	r3, #0
 80003a6:	e9c6 4300 	strd	r4, r3, [r6]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0xbc>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	f000 80ed 	beq.w	8000592 <__udivmoddi4+0x28a>
 80003b8:	2100      	movs	r1, #0
 80003ba:	e9c6 0500 	strd	r0, r5, [r6]
 80003be:	4608      	mov	r0, r1
 80003c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c4:	fab3 f183 	clz	r1, r3
 80003c8:	2900      	cmp	r1, #0
 80003ca:	d149      	bne.n	8000460 <__udivmoddi4+0x158>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	d302      	bcc.n	80003d6 <__udivmoddi4+0xce>
 80003d0:	4282      	cmp	r2, r0
 80003d2:	f200 80f8 	bhi.w	80005c6 <__udivmoddi4+0x2be>
 80003d6:	1a84      	subs	r4, r0, r2
 80003d8:	eb65 0203 	sbc.w	r2, r5, r3
 80003dc:	2001      	movs	r0, #1
 80003de:	4617      	mov	r7, r2
 80003e0:	2e00      	cmp	r6, #0
 80003e2:	d0e2      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	e9c6 4700 	strd	r4, r7, [r6]
 80003e8:	e7df      	b.n	80003aa <__udivmoddi4+0xa2>
 80003ea:	b902      	cbnz	r2, 80003ee <__udivmoddi4+0xe6>
 80003ec:	deff      	udf	#255	; 0xff
 80003ee:	fab2 f382 	clz	r3, r2
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	f040 8090 	bne.w	8000518 <__udivmoddi4+0x210>
 80003f8:	1a8a      	subs	r2, r1, r2
 80003fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003fe:	fa1f fe8c 	uxth.w	lr, ip
 8000402:	2101      	movs	r1, #1
 8000404:	fbb2 f5f7 	udiv	r5, r2, r7
 8000408:	fb07 2015 	mls	r0, r7, r5, r2
 800040c:	0c22      	lsrs	r2, r4, #16
 800040e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000412:	fb0e f005 	mul.w	r0, lr, r5
 8000416:	4290      	cmp	r0, r2
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x124>
 800041a:	eb1c 0202 	adds.w	r2, ip, r2
 800041e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x122>
 8000424:	4290      	cmp	r0, r2
 8000426:	f200 80cb 	bhi.w	80005c0 <__udivmoddi4+0x2b8>
 800042a:	4645      	mov	r5, r8
 800042c:	1a12      	subs	r2, r2, r0
 800042e:	b2a4      	uxth	r4, r4
 8000430:	fbb2 f0f7 	udiv	r0, r2, r7
 8000434:	fb07 2210 	mls	r2, r7, r0, r2
 8000438:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800043c:	fb0e fe00 	mul.w	lr, lr, r0
 8000440:	45a6      	cmp	lr, r4
 8000442:	d908      	bls.n	8000456 <__udivmoddi4+0x14e>
 8000444:	eb1c 0404 	adds.w	r4, ip, r4
 8000448:	f100 32ff 	add.w	r2, r0, #4294967295
 800044c:	d202      	bcs.n	8000454 <__udivmoddi4+0x14c>
 800044e:	45a6      	cmp	lr, r4
 8000450:	f200 80bb 	bhi.w	80005ca <__udivmoddi4+0x2c2>
 8000454:	4610      	mov	r0, r2
 8000456:	eba4 040e 	sub.w	r4, r4, lr
 800045a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800045e:	e79f      	b.n	80003a0 <__udivmoddi4+0x98>
 8000460:	f1c1 0720 	rsb	r7, r1, #32
 8000464:	408b      	lsls	r3, r1
 8000466:	fa22 fc07 	lsr.w	ip, r2, r7
 800046a:	ea4c 0c03 	orr.w	ip, ip, r3
 800046e:	fa05 f401 	lsl.w	r4, r5, r1
 8000472:	fa20 f307 	lsr.w	r3, r0, r7
 8000476:	40fd      	lsrs	r5, r7
 8000478:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800047c:	4323      	orrs	r3, r4
 800047e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000482:	fa1f fe8c 	uxth.w	lr, ip
 8000486:	fb09 5518 	mls	r5, r9, r8, r5
 800048a:	0c1c      	lsrs	r4, r3, #16
 800048c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000490:	fb08 f50e 	mul.w	r5, r8, lr
 8000494:	42a5      	cmp	r5, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	fa00 f001 	lsl.w	r0, r0, r1
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b0>
 80004a0:	eb1c 0404 	adds.w	r4, ip, r4
 80004a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004a8:	f080 8088 	bcs.w	80005bc <__udivmoddi4+0x2b4>
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	f240 8085 	bls.w	80005bc <__udivmoddi4+0x2b4>
 80004b2:	f1a8 0802 	sub.w	r8, r8, #2
 80004b6:	4464      	add	r4, ip
 80004b8:	1b64      	subs	r4, r4, r5
 80004ba:	b29d      	uxth	r5, r3
 80004bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c0:	fb09 4413 	mls	r4, r9, r3, r4
 80004c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80004cc:	45a6      	cmp	lr, r4
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1da>
 80004d0:	eb1c 0404 	adds.w	r4, ip, r4
 80004d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80004d8:	d26c      	bcs.n	80005b4 <__udivmoddi4+0x2ac>
 80004da:	45a6      	cmp	lr, r4
 80004dc:	d96a      	bls.n	80005b4 <__udivmoddi4+0x2ac>
 80004de:	3b02      	subs	r3, #2
 80004e0:	4464      	add	r4, ip
 80004e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004e6:	fba3 9502 	umull	r9, r5, r3, r2
 80004ea:	eba4 040e 	sub.w	r4, r4, lr
 80004ee:	42ac      	cmp	r4, r5
 80004f0:	46c8      	mov	r8, r9
 80004f2:	46ae      	mov	lr, r5
 80004f4:	d356      	bcc.n	80005a4 <__udivmoddi4+0x29c>
 80004f6:	d053      	beq.n	80005a0 <__udivmoddi4+0x298>
 80004f8:	b156      	cbz	r6, 8000510 <__udivmoddi4+0x208>
 80004fa:	ebb0 0208 	subs.w	r2, r0, r8
 80004fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000502:	fa04 f707 	lsl.w	r7, r4, r7
 8000506:	40ca      	lsrs	r2, r1
 8000508:	40cc      	lsrs	r4, r1
 800050a:	4317      	orrs	r7, r2
 800050c:	e9c6 7400 	strd	r7, r4, [r6]
 8000510:	4618      	mov	r0, r3
 8000512:	2100      	movs	r1, #0
 8000514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000518:	f1c3 0120 	rsb	r1, r3, #32
 800051c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000520:	fa20 f201 	lsr.w	r2, r0, r1
 8000524:	fa25 f101 	lsr.w	r1, r5, r1
 8000528:	409d      	lsls	r5, r3
 800052a:	432a      	orrs	r2, r5
 800052c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000530:	fa1f fe8c 	uxth.w	lr, ip
 8000534:	fbb1 f0f7 	udiv	r0, r1, r7
 8000538:	fb07 1510 	mls	r5, r7, r0, r1
 800053c:	0c11      	lsrs	r1, r2, #16
 800053e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000542:	fb00 f50e 	mul.w	r5, r0, lr
 8000546:	428d      	cmp	r5, r1
 8000548:	fa04 f403 	lsl.w	r4, r4, r3
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x258>
 800054e:	eb1c 0101 	adds.w	r1, ip, r1
 8000552:	f100 38ff 	add.w	r8, r0, #4294967295
 8000556:	d22f      	bcs.n	80005b8 <__udivmoddi4+0x2b0>
 8000558:	428d      	cmp	r5, r1
 800055a:	d92d      	bls.n	80005b8 <__udivmoddi4+0x2b0>
 800055c:	3802      	subs	r0, #2
 800055e:	4461      	add	r1, ip
 8000560:	1b49      	subs	r1, r1, r5
 8000562:	b292      	uxth	r2, r2
 8000564:	fbb1 f5f7 	udiv	r5, r1, r7
 8000568:	fb07 1115 	mls	r1, r7, r5, r1
 800056c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000570:	fb05 f10e 	mul.w	r1, r5, lr
 8000574:	4291      	cmp	r1, r2
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0x282>
 8000578:	eb1c 0202 	adds.w	r2, ip, r2
 800057c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000580:	d216      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 8000582:	4291      	cmp	r1, r2
 8000584:	d914      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000586:	3d02      	subs	r5, #2
 8000588:	4462      	add	r2, ip
 800058a:	1a52      	subs	r2, r2, r1
 800058c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000590:	e738      	b.n	8000404 <__udivmoddi4+0xfc>
 8000592:	4631      	mov	r1, r6
 8000594:	4630      	mov	r0, r6
 8000596:	e708      	b.n	80003aa <__udivmoddi4+0xa2>
 8000598:	4639      	mov	r1, r7
 800059a:	e6e6      	b.n	800036a <__udivmoddi4+0x62>
 800059c:	4610      	mov	r0, r2
 800059e:	e6fb      	b.n	8000398 <__udivmoddi4+0x90>
 80005a0:	4548      	cmp	r0, r9
 80005a2:	d2a9      	bcs.n	80004f8 <__udivmoddi4+0x1f0>
 80005a4:	ebb9 0802 	subs.w	r8, r9, r2
 80005a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005ac:	3b01      	subs	r3, #1
 80005ae:	e7a3      	b.n	80004f8 <__udivmoddi4+0x1f0>
 80005b0:	4645      	mov	r5, r8
 80005b2:	e7ea      	b.n	800058a <__udivmoddi4+0x282>
 80005b4:	462b      	mov	r3, r5
 80005b6:	e794      	b.n	80004e2 <__udivmoddi4+0x1da>
 80005b8:	4640      	mov	r0, r8
 80005ba:	e7d1      	b.n	8000560 <__udivmoddi4+0x258>
 80005bc:	46d0      	mov	r8, sl
 80005be:	e77b      	b.n	80004b8 <__udivmoddi4+0x1b0>
 80005c0:	3d02      	subs	r5, #2
 80005c2:	4462      	add	r2, ip
 80005c4:	e732      	b.n	800042c <__udivmoddi4+0x124>
 80005c6:	4608      	mov	r0, r1
 80005c8:	e70a      	b.n	80003e0 <__udivmoddi4+0xd8>
 80005ca:	4464      	add	r4, ip
 80005cc:	3802      	subs	r0, #2
 80005ce:	e742      	b.n	8000456 <__udivmoddi4+0x14e>

080005d0 <__aeabi_idiv0>:
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005d8:	4b3d      	ldr	r3, [pc, #244]	; (80006d0 <SystemInit+0xfc>)
 80005da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005de:	4a3c      	ldr	r2, [pc, #240]	; (80006d0 <SystemInit+0xfc>)
 80005e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005e8:	4b39      	ldr	r3, [pc, #228]	; (80006d0 <SystemInit+0xfc>)
 80005ea:	691b      	ldr	r3, [r3, #16]
 80005ec:	4a38      	ldr	r2, [pc, #224]	; (80006d0 <SystemInit+0xfc>)
 80005ee:	f043 0310 	orr.w	r3, r3, #16
 80005f2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005f4:	4b37      	ldr	r3, [pc, #220]	; (80006d4 <SystemInit+0x100>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f003 030f 	and.w	r3, r3, #15
 80005fc:	2b06      	cmp	r3, #6
 80005fe:	d807      	bhi.n	8000610 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000600:	4b34      	ldr	r3, [pc, #208]	; (80006d4 <SystemInit+0x100>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f023 030f 	bic.w	r3, r3, #15
 8000608:	4a32      	ldr	r2, [pc, #200]	; (80006d4 <SystemInit+0x100>)
 800060a:	f043 0307 	orr.w	r3, r3, #7
 800060e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000610:	4b31      	ldr	r3, [pc, #196]	; (80006d8 <SystemInit+0x104>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a30      	ldr	r2, [pc, #192]	; (80006d8 <SystemInit+0x104>)
 8000616:	f043 0301 	orr.w	r3, r3, #1
 800061a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800061c:	4b2e      	ldr	r3, [pc, #184]	; (80006d8 <SystemInit+0x104>)
 800061e:	2200      	movs	r2, #0
 8000620:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000622:	4b2d      	ldr	r3, [pc, #180]	; (80006d8 <SystemInit+0x104>)
 8000624:	681a      	ldr	r2, [r3, #0]
 8000626:	492c      	ldr	r1, [pc, #176]	; (80006d8 <SystemInit+0x104>)
 8000628:	4b2c      	ldr	r3, [pc, #176]	; (80006dc <SystemInit+0x108>)
 800062a:	4013      	ands	r3, r2
 800062c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800062e:	4b29      	ldr	r3, [pc, #164]	; (80006d4 <SystemInit+0x100>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	f003 0308 	and.w	r3, r3, #8
 8000636:	2b00      	cmp	r3, #0
 8000638:	d007      	beq.n	800064a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800063a:	4b26      	ldr	r3, [pc, #152]	; (80006d4 <SystemInit+0x100>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	f023 030f 	bic.w	r3, r3, #15
 8000642:	4a24      	ldr	r2, [pc, #144]	; (80006d4 <SystemInit+0x100>)
 8000644:	f043 0307 	orr.w	r3, r3, #7
 8000648:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800064a:	4b23      	ldr	r3, [pc, #140]	; (80006d8 <SystemInit+0x104>)
 800064c:	2200      	movs	r2, #0
 800064e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000650:	4b21      	ldr	r3, [pc, #132]	; (80006d8 <SystemInit+0x104>)
 8000652:	2200      	movs	r2, #0
 8000654:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000656:	4b20      	ldr	r3, [pc, #128]	; (80006d8 <SystemInit+0x104>)
 8000658:	2200      	movs	r2, #0
 800065a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800065c:	4b1e      	ldr	r3, [pc, #120]	; (80006d8 <SystemInit+0x104>)
 800065e:	4a20      	ldr	r2, [pc, #128]	; (80006e0 <SystemInit+0x10c>)
 8000660:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000662:	4b1d      	ldr	r3, [pc, #116]	; (80006d8 <SystemInit+0x104>)
 8000664:	4a1f      	ldr	r2, [pc, #124]	; (80006e4 <SystemInit+0x110>)
 8000666:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000668:	4b1b      	ldr	r3, [pc, #108]	; (80006d8 <SystemInit+0x104>)
 800066a:	4a1f      	ldr	r2, [pc, #124]	; (80006e8 <SystemInit+0x114>)
 800066c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800066e:	4b1a      	ldr	r3, [pc, #104]	; (80006d8 <SystemInit+0x104>)
 8000670:	2200      	movs	r2, #0
 8000672:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000674:	4b18      	ldr	r3, [pc, #96]	; (80006d8 <SystemInit+0x104>)
 8000676:	4a1c      	ldr	r2, [pc, #112]	; (80006e8 <SystemInit+0x114>)
 8000678:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800067a:	4b17      	ldr	r3, [pc, #92]	; (80006d8 <SystemInit+0x104>)
 800067c:	2200      	movs	r2, #0
 800067e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000680:	4b15      	ldr	r3, [pc, #84]	; (80006d8 <SystemInit+0x104>)
 8000682:	4a19      	ldr	r2, [pc, #100]	; (80006e8 <SystemInit+0x114>)
 8000684:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000686:	4b14      	ldr	r3, [pc, #80]	; (80006d8 <SystemInit+0x104>)
 8000688:	2200      	movs	r2, #0
 800068a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800068c:	4b12      	ldr	r3, [pc, #72]	; (80006d8 <SystemInit+0x104>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a11      	ldr	r2, [pc, #68]	; (80006d8 <SystemInit+0x104>)
 8000692:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000696:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000698:	4b0f      	ldr	r3, [pc, #60]	; (80006d8 <SystemInit+0x104>)
 800069a:	2200      	movs	r2, #0
 800069c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800069e:	4b13      	ldr	r3, [pc, #76]	; (80006ec <SystemInit+0x118>)
 80006a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006a2:	4a12      	ldr	r2, [pc, #72]	; (80006ec <SystemInit+0x118>)
 80006a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006a8:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006aa:	4b11      	ldr	r3, [pc, #68]	; (80006f0 <SystemInit+0x11c>)
 80006ac:	681a      	ldr	r2, [r3, #0]
 80006ae:	4b11      	ldr	r3, [pc, #68]	; (80006f4 <SystemInit+0x120>)
 80006b0:	4013      	ands	r3, r2
 80006b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006b6:	d202      	bcs.n	80006be <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006b8:	4b0f      	ldr	r3, [pc, #60]	; (80006f8 <SystemInit+0x124>)
 80006ba:	2201      	movs	r2, #1
 80006bc:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006be:	4b0f      	ldr	r3, [pc, #60]	; (80006fc <SystemInit+0x128>)
 80006c0:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006c4:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80006c6:	bf00      	nop
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr
 80006d0:	e000ed00 	.word	0xe000ed00
 80006d4:	52002000 	.word	0x52002000
 80006d8:	58024400 	.word	0x58024400
 80006dc:	eaf6ed7f 	.word	0xeaf6ed7f
 80006e0:	02020200 	.word	0x02020200
 80006e4:	01ff0000 	.word	0x01ff0000
 80006e8:	01010280 	.word	0x01010280
 80006ec:	580000c0 	.word	0x580000c0
 80006f0:	5c001000 	.word	0x5c001000
 80006f4:	ffff0000 	.word	0xffff0000
 80006f8:	51008108 	.word	0x51008108
 80006fc:	52004000 	.word	0x52004000

08000700 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b084      	sub	sp, #16
 8000704:	af02      	add	r7, sp, #8
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000706:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800070a:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 800070c:	bf00      	nop
 800070e:	4b40      	ldr	r3, [pc, #256]	; (8000810 <main+0x110>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000716:	2b00      	cmp	r3, #0
 8000718:	d004      	beq.n	8000724 <main+0x24>
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	1e5a      	subs	r2, r3, #1
 800071e:	607a      	str	r2, [r7, #4]
 8000720:	2b00      	cmp	r3, #0
 8000722:	dcf4      	bgt.n	800070e <main+0xe>
  if ( timeout < 0 )
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	2b00      	cmp	r3, #0
 8000728:	da01      	bge.n	800072e <main+0x2e>
  {
  Error_Handler();
 800072a:	f000 fb43 	bl	8000db4 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800072e:	f000 fc8f 	bl	8001050 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000732:	f000 f883 	bl	800083c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000736:	4b36      	ldr	r3, [pc, #216]	; (8000810 <main+0x110>)
 8000738:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800073c:	4a34      	ldr	r2, [pc, #208]	; (8000810 <main+0x110>)
 800073e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000742:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000746:	4b32      	ldr	r3, [pc, #200]	; (8000810 <main+0x110>)
 8000748:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800074c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000750:	603b      	str	r3, [r7, #0]
 8000752:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000754:	2000      	movs	r0, #0
 8000756:	f003 f965 	bl	8003a24 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800075a:	2100      	movs	r1, #0
 800075c:	2000      	movs	r0, #0
 800075e:	f003 f97b 	bl	8003a58 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000762:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000766:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000768:	bf00      	nop
 800076a:	4b29      	ldr	r3, [pc, #164]	; (8000810 <main+0x110>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000772:	2b00      	cmp	r3, #0
 8000774:	d104      	bne.n	8000780 <main+0x80>
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	1e5a      	subs	r2, r3, #1
 800077a:	607a      	str	r2, [r7, #4]
 800077c:	2b00      	cmp	r3, #0
 800077e:	dcf4      	bgt.n	800076a <main+0x6a>
if ( timeout < 0 )
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2b00      	cmp	r3, #0
 8000784:	da01      	bge.n	800078a <main+0x8a>
{
Error_Handler();
 8000786:	f000 fb15 	bl	8000db4 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800078a:	f000 f9b5 	bl	8000af8 <MX_GPIO_Init>
  MX_DMA_Init();
 800078e:	f000 f993 	bl	8000ab8 <MX_DMA_Init>
  MX_TIM3_Init();
 8000792:	f000 f8d1 	bl	8000938 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8000796:	f000 f943 	bl	8000a20 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  hdma_tim3_ch1.XferHalfCpltCallback = half_of_scanline;
 800079a:	4b1e      	ldr	r3, [pc, #120]	; (8000814 <main+0x114>)
 800079c:	4a1e      	ldr	r2, [pc, #120]	; (8000818 <main+0x118>)
 800079e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma_tim3_ch1.XferCpltCallback = end_of_scanline;
 80007a0:	4b1c      	ldr	r3, [pc, #112]	; (8000814 <main+0x114>)
 80007a2:	4a1e      	ldr	r2, [pc, #120]	; (800081c <main+0x11c>)
 80007a4:	63da      	str	r2, [r3, #60]	; 0x3c

  TIM3->DIER |= 1 << 14;
 80007a6:	4b1e      	ldr	r3, [pc, #120]	; (8000820 <main+0x120>)
 80007a8:	68db      	ldr	r3, [r3, #12]
 80007aa:	4a1d      	ldr	r2, [pc, #116]	; (8000820 <main+0x120>)
 80007ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007b0:	60d3      	str	r3, [r2, #12]
  TIM3->DIER |= 1 << 9;
 80007b2:	4b1b      	ldr	r3, [pc, #108]	; (8000820 <main+0x120>)
 80007b4:	68db      	ldr	r3, [r3, #12]
 80007b6:	4a1a      	ldr	r2, [pc, #104]	; (8000820 <main+0x120>)
 80007b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007bc:	60d3      	str	r3, [r2, #12]
  DMA1_Stream0->CR |= DMA_SxCR_HTIE;
 80007be:	4b19      	ldr	r3, [pc, #100]	; (8000824 <main+0x124>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	4a18      	ldr	r2, [pc, #96]	; (8000824 <main+0x124>)
 80007c4:	f043 0308 	orr.w	r3, r3, #8
 80007c8:	6013      	str	r3, [r2, #0]

  HAL_TIM_Base_Start(&htim3);
 80007ca:	4817      	ldr	r0, [pc, #92]	; (8000828 <main+0x128>)
 80007cc:	f006 f81c 	bl	8006808 <HAL_TIM_Base_Start>
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_1);
 80007d0:	2100      	movs	r1, #0
 80007d2:	4815      	ldr	r0, [pc, #84]	; (8000828 <main+0x128>)
 80007d4:	f006 f8ea 	bl	80069ac <HAL_TIM_OC_Start>
  HAL_DMAEx_MultiBufferStart_IT(&hdma_tim3_ch1, (uint32_t)frame, (uint32_t)&GPIOB->ODR, (uint32_t)(frame + 400), 400);
 80007d8:	4914      	ldr	r1, [pc, #80]	; (800082c <main+0x12c>)
 80007da:	4b15      	ldr	r3, [pc, #84]	; (8000830 <main+0x130>)
 80007dc:	461a      	mov	r2, r3
 80007de:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80007e2:	9300      	str	r3, [sp, #0]
 80007e4:	4613      	mov	r3, r2
 80007e6:	4a13      	ldr	r2, [pc, #76]	; (8000834 <main+0x134>)
 80007e8:	480a      	ldr	r0, [pc, #40]	; (8000814 <main+0x114>)
 80007ea:	f002 faa1 	bl	8002d30 <HAL_DMAEx_MultiBufferStart_IT>
  line = line + 2;
 80007ee:	4b12      	ldr	r3, [pc, #72]	; (8000838 <main+0x138>)
 80007f0:	881b      	ldrh	r3, [r3, #0]
 80007f2:	b29b      	uxth	r3, r3
 80007f4:	3302      	adds	r3, #2
 80007f6:	b29a      	uxth	r2, r3
 80007f8:	4b0f      	ldr	r3, [pc, #60]	; (8000838 <main+0x138>)
 80007fa:	801a      	strh	r2, [r3, #0]
  __HAL_TIM_ENABLE_DMA(&htim3, TIM_DMA_CC1);
 80007fc:	4b0a      	ldr	r3, [pc, #40]	; (8000828 <main+0x128>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	68da      	ldr	r2, [r3, #12]
 8000802:	4b09      	ldr	r3, [pc, #36]	; (8000828 <main+0x128>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800080a:	60da      	str	r2, [r3, #12]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800080c:	e7fe      	b.n	800080c <main+0x10c>
 800080e:	bf00      	nop
 8000810:	58024400 	.word	0x58024400
 8000814:	24066918 	.word	0x24066918
 8000818:	08000bcd 	.word	0x08000bcd
 800081c:	08000cc1 	.word	0x08000cc1
 8000820:	40000400 	.word	0x40000400
 8000824:	40020010 	.word	0x40020010
 8000828:	240668cc 	.word	0x240668cc
 800082c:	24000008 	.word	0x24000008
 8000830:	24000328 	.word	0x24000328
 8000834:	58020414 	.word	0x58020414
 8000838:	24066a24 	.word	0x24066a24

0800083c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b09c      	sub	sp, #112	; 0x70
 8000840:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000842:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000846:	224c      	movs	r2, #76	; 0x4c
 8000848:	2100      	movs	r1, #0
 800084a:	4618      	mov	r0, r3
 800084c:	f008 f8d8 	bl	8008a00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	2220      	movs	r2, #32
 8000854:	2100      	movs	r1, #0
 8000856:	4618      	mov	r0, r3
 8000858:	f008 f8d2 	bl	8008a00 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800085c:	2004      	movs	r0, #4
 800085e:	f003 f90f 	bl	8003a80 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000862:	2300      	movs	r3, #0
 8000864:	603b      	str	r3, [r7, #0]
 8000866:	4b32      	ldr	r3, [pc, #200]	; (8000930 <SystemClock_Config+0xf4>)
 8000868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800086a:	4a31      	ldr	r2, [pc, #196]	; (8000930 <SystemClock_Config+0xf4>)
 800086c:	f023 0301 	bic.w	r3, r3, #1
 8000870:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000872:	4b2f      	ldr	r3, [pc, #188]	; (8000930 <SystemClock_Config+0xf4>)
 8000874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	603b      	str	r3, [r7, #0]
 800087c:	4b2d      	ldr	r3, [pc, #180]	; (8000934 <SystemClock_Config+0xf8>)
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000884:	4a2b      	ldr	r2, [pc, #172]	; (8000934 <SystemClock_Config+0xf8>)
 8000886:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800088a:	6193      	str	r3, [r2, #24]
 800088c:	4b29      	ldr	r3, [pc, #164]	; (8000934 <SystemClock_Config+0xf8>)
 800088e:	699b      	ldr	r3, [r3, #24]
 8000890:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000894:	603b      	str	r3, [r7, #0]
 8000896:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000898:	bf00      	nop
 800089a:	4b26      	ldr	r3, [pc, #152]	; (8000934 <SystemClock_Config+0xf8>)
 800089c:	699b      	ldr	r3, [r3, #24]
 800089e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80008a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80008a6:	d1f8      	bne.n	800089a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008a8:	2301      	movs	r3, #1
 80008aa:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80008ac:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80008b0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008b2:	2302      	movs	r3, #2
 80008b4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008b6:	2302      	movs	r3, #2
 80008b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008ba:	2301      	movs	r3, #1
 80008bc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 39;
 80008be:	2327      	movs	r3, #39	; 0x27
 80008c0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80008c2:	2302      	movs	r3, #2
 80008c4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80008c6:	2302      	movs	r3, #2
 80008c8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008ca:	2302      	movs	r3, #2
 80008cc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80008ce:	230c      	movs	r3, #12
 80008d0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80008d2:	2300      	movs	r3, #0
 80008d4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 80008d6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80008da:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008e0:	4618      	mov	r0, r3
 80008e2:	f003 f927 	bl	8003b34 <HAL_RCC_OscConfig>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80008ec:	f000 fa62 	bl	8000db4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008f0:	233f      	movs	r3, #63	; 0x3f
 80008f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008f4:	2303      	movs	r3, #3
 80008f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80008f8:	2300      	movs	r3, #0
 80008fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80008fc:	2300      	movs	r3, #0
 80008fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000900:	2340      	movs	r3, #64	; 0x40
 8000902:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000904:	2340      	movs	r3, #64	; 0x40
 8000906:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000908:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800090c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800090e:	2340      	movs	r3, #64	; 0x40
 8000910:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000912:	1d3b      	adds	r3, r7, #4
 8000914:	2103      	movs	r1, #3
 8000916:	4618      	mov	r0, r3
 8000918:	f003 fd66 	bl	80043e8 <HAL_RCC_ClockConfig>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000922:	f000 fa47 	bl	8000db4 <Error_Handler>
  }
}
 8000926:	bf00      	nop
 8000928:	3770      	adds	r7, #112	; 0x70
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	58000400 	.word	0x58000400
 8000934:	58024800 	.word	0x58024800

08000938 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b08e      	sub	sp, #56	; 0x38
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800093e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000942:	2200      	movs	r2, #0
 8000944:	601a      	str	r2, [r3, #0]
 8000946:	605a      	str	r2, [r3, #4]
 8000948:	609a      	str	r2, [r3, #8]
 800094a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800094c:	f107 031c 	add.w	r3, r7, #28
 8000950:	2200      	movs	r2, #0
 8000952:	601a      	str	r2, [r3, #0]
 8000954:	605a      	str	r2, [r3, #4]
 8000956:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000958:	463b      	mov	r3, r7
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
 8000962:	60da      	str	r2, [r3, #12]
 8000964:	611a      	str	r2, [r3, #16]
 8000966:	615a      	str	r2, [r3, #20]
 8000968:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800096a:	4b2b      	ldr	r3, [pc, #172]	; (8000a18 <MX_TIM3_Init+0xe0>)
 800096c:	4a2b      	ldr	r2, [pc, #172]	; (8000a1c <MX_TIM3_Init+0xe4>)
 800096e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000970:	4b29      	ldr	r3, [pc, #164]	; (8000a18 <MX_TIM3_Init+0xe0>)
 8000972:	2200      	movs	r2, #0
 8000974:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000976:	4b28      	ldr	r3, [pc, #160]	; (8000a18 <MX_TIM3_Init+0xe0>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 12;
 800097c:	4b26      	ldr	r3, [pc, #152]	; (8000a18 <MX_TIM3_Init+0xe0>)
 800097e:	220c      	movs	r2, #12
 8000980:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000982:	4b25      	ldr	r3, [pc, #148]	; (8000a18 <MX_TIM3_Init+0xe0>)
 8000984:	2200      	movs	r2, #0
 8000986:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000988:	4b23      	ldr	r3, [pc, #140]	; (8000a18 <MX_TIM3_Init+0xe0>)
 800098a:	2200      	movs	r2, #0
 800098c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800098e:	4822      	ldr	r0, [pc, #136]	; (8000a18 <MX_TIM3_Init+0xe0>)
 8000990:	f005 fee2 	bl	8006758 <HAL_TIM_Base_Init>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800099a:	f000 fa0b 	bl	8000db4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800099e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009a2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009a4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009a8:	4619      	mov	r1, r3
 80009aa:	481b      	ldr	r0, [pc, #108]	; (8000a18 <MX_TIM3_Init+0xe0>)
 80009ac:	f006 f986 	bl	8006cbc <HAL_TIM_ConfigClockSource>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80009b6:	f000 f9fd 	bl	8000db4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80009ba:	4817      	ldr	r0, [pc, #92]	; (8000a18 <MX_TIM3_Init+0xe0>)
 80009bc:	f005 ff94 	bl	80068e8 <HAL_TIM_OC_Init>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80009c6:	f000 f9f5 	bl	8000db4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009ca:	2300      	movs	r3, #0
 80009cc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009ce:	2300      	movs	r3, #0
 80009d0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009d2:	f107 031c 	add.w	r3, r7, #28
 80009d6:	4619      	mov	r1, r3
 80009d8:	480f      	ldr	r0, [pc, #60]	; (8000a18 <MX_TIM3_Init+0xe0>)
 80009da:	f006 fea7 	bl	800772c <HAL_TIMEx_MasterConfigSynchronization>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80009e4:	f000 f9e6 	bl	8000db4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80009e8:	2300      	movs	r3, #0
 80009ea:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80009ec:	2300      	movs	r3, #0
 80009ee:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009f0:	2300      	movs	r3, #0
 80009f2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009f4:	2300      	movs	r3, #0
 80009f6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009f8:	463b      	mov	r3, r7
 80009fa:	2200      	movs	r2, #0
 80009fc:	4619      	mov	r1, r3
 80009fe:	4806      	ldr	r0, [pc, #24]	; (8000a18 <MX_TIM3_Init+0xe0>)
 8000a00:	f006 f8e2 	bl	8006bc8 <HAL_TIM_OC_ConfigChannel>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000a0a:	f000 f9d3 	bl	8000db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000a0e:	bf00      	nop
 8000a10:	3738      	adds	r7, #56	; 0x38
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	240668cc 	.word	0x240668cc
 8000a1c:	40000400 	.word	0x40000400

08000a20 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a24:	4b22      	ldr	r3, [pc, #136]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a26:	4a23      	ldr	r2, [pc, #140]	; (8000ab4 <MX_USART3_UART_Init+0x94>)
 8000a28:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a2a:	4b21      	ldr	r3, [pc, #132]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a2c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a30:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a32:	4b1f      	ldr	r3, [pc, #124]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a38:	4b1d      	ldr	r3, [pc, #116]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a3e:	4b1c      	ldr	r3, [pc, #112]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a44:	4b1a      	ldr	r3, [pc, #104]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a46:	220c      	movs	r2, #12
 8000a48:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a4a:	4b19      	ldr	r3, [pc, #100]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a50:	4b17      	ldr	r3, [pc, #92]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a56:	4b16      	ldr	r3, [pc, #88]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a5c:	4b14      	ldr	r3, [pc, #80]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a62:	4b13      	ldr	r3, [pc, #76]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a68:	4811      	ldr	r0, [pc, #68]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a6a:	f006 feed 	bl	8007848 <HAL_UART_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000a74:	f000 f99e 	bl	8000db4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a78:	2100      	movs	r1, #0
 8000a7a:	480d      	ldr	r0, [pc, #52]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a7c:	f007 fef5 	bl	800886a <HAL_UARTEx_SetTxFifoThreshold>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000a86:	f000 f995 	bl	8000db4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	4808      	ldr	r0, [pc, #32]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a8e:	f007 ff2a 	bl	80088e6 <HAL_UARTEx_SetRxFifoThreshold>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000a98:	f000 f98c 	bl	8000db4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000a9c:	4804      	ldr	r0, [pc, #16]	; (8000ab0 <MX_USART3_UART_Init+0x90>)
 8000a9e:	f007 feab 	bl	80087f8 <HAL_UARTEx_DisableFifoMode>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000aa8:	f000 f984 	bl	8000db4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000aac:	bf00      	nop
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	24066990 	.word	0x24066990
 8000ab4:	40004800 	.word	0x40004800

08000ab8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000abe:	4b0d      	ldr	r3, [pc, #52]	; (8000af4 <MX_DMA_Init+0x3c>)
 8000ac0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000ac4:	4a0b      	ldr	r2, [pc, #44]	; (8000af4 <MX_DMA_Init+0x3c>)
 8000ac6:	f043 0301 	orr.w	r3, r3, #1
 8000aca:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000ace:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <MX_DMA_Init+0x3c>)
 8000ad0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000ad4:	f003 0301 	and.w	r3, r3, #1
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000adc:	2200      	movs	r2, #0
 8000ade:	2100      	movs	r1, #0
 8000ae0:	200b      	movs	r0, #11
 8000ae2:	f000 fc2e 	bl	8001342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000ae6:	200b      	movs	r0, #11
 8000ae8:	f000 fc45 	bl	8001376 <HAL_NVIC_EnableIRQ>

}
 8000aec:	bf00      	nop
 8000aee:	3708      	adds	r7, #8
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	58024400 	.word	0x58024400

08000af8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08a      	sub	sp, #40	; 0x28
 8000afc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afe:	f107 0314 	add.w	r3, r7, #20
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]
 8000b08:	609a      	str	r2, [r3, #8]
 8000b0a:	60da      	str	r2, [r3, #12]
 8000b0c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b0e:	4b2d      	ldr	r3, [pc, #180]	; (8000bc4 <MX_GPIO_Init+0xcc>)
 8000b10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b14:	4a2b      	ldr	r2, [pc, #172]	; (8000bc4 <MX_GPIO_Init+0xcc>)
 8000b16:	f043 0304 	orr.w	r3, r3, #4
 8000b1a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b1e:	4b29      	ldr	r3, [pc, #164]	; (8000bc4 <MX_GPIO_Init+0xcc>)
 8000b20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b24:	f003 0304 	and.w	r3, r3, #4
 8000b28:	613b      	str	r3, [r7, #16]
 8000b2a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b2c:	4b25      	ldr	r3, [pc, #148]	; (8000bc4 <MX_GPIO_Init+0xcc>)
 8000b2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b32:	4a24      	ldr	r2, [pc, #144]	; (8000bc4 <MX_GPIO_Init+0xcc>)
 8000b34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b38:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b3c:	4b21      	ldr	r3, [pc, #132]	; (8000bc4 <MX_GPIO_Init+0xcc>)
 8000b3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b46:	60fb      	str	r3, [r7, #12]
 8000b48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b4a:	4b1e      	ldr	r3, [pc, #120]	; (8000bc4 <MX_GPIO_Init+0xcc>)
 8000b4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b50:	4a1c      	ldr	r2, [pc, #112]	; (8000bc4 <MX_GPIO_Init+0xcc>)
 8000b52:	f043 0302 	orr.w	r3, r3, #2
 8000b56:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b5a:	4b1a      	ldr	r3, [pc, #104]	; (8000bc4 <MX_GPIO_Init+0xcc>)
 8000b5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b60:	f003 0302 	and.w	r3, r3, #2
 8000b64:	60bb      	str	r3, [r7, #8]
 8000b66:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b68:	4b16      	ldr	r3, [pc, #88]	; (8000bc4 <MX_GPIO_Init+0xcc>)
 8000b6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b6e:	4a15      	ldr	r2, [pc, #84]	; (8000bc4 <MX_GPIO_Init+0xcc>)
 8000b70:	f043 0308 	orr.w	r3, r3, #8
 8000b74:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b78:	4b12      	ldr	r3, [pc, #72]	; (8000bc4 <MX_GPIO_Init+0xcc>)
 8000b7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b7e:	f003 0308 	and.w	r3, r3, #8
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_SET);
 8000b86:	2201      	movs	r2, #1
 8000b88:	2103      	movs	r1, #3
 8000b8a:	480f      	ldr	r0, [pc, #60]	; (8000bc8 <MX_GPIO_Init+0xd0>)
 8000b8c:	f002 ff30 	bl	80039f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8000b90:	2200      	movs	r2, #0
 8000b92:	f64f 71f8 	movw	r1, #65528	; 0xfff8
 8000b96:	480c      	ldr	r0, [pc, #48]	; (8000bc8 <MX_GPIO_Init+0xd0>)
 8000b98:	f002 ff2a 	bl	80039f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8000b9c:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8000ba0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000baa:	2303      	movs	r3, #3
 8000bac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bae:	f107 0314 	add.w	r3, r7, #20
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4804      	ldr	r0, [pc, #16]	; (8000bc8 <MX_GPIO_Init+0xd0>)
 8000bb6:	f002 fd6b 	bl	8003690 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bba:	bf00      	nop
 8000bbc:	3728      	adds	r7, #40	; 0x28
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	58024400 	.word	0x58024400
 8000bc8:	58020400 	.word	0x58020400

08000bcc <half_of_scanline>:

/* USER CODE BEGIN 4 */
void half_of_scanline(){
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
	__HAL_DMA_CLEAR_FLAG(&hdma_tim3_ch1, DMA_FLAG_HTIF0_4);
 8000bd0:	4b30      	ldr	r3, [pc, #192]	; (8000c94 <half_of_scanline+0xc8>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4b30      	ldr	r3, [pc, #192]	; (8000c98 <half_of_scanline+0xcc>)
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d903      	bls.n	8000be4 <half_of_scanline+0x18>
 8000bdc:	4b2f      	ldr	r3, [pc, #188]	; (8000c9c <half_of_scanline+0xd0>)
 8000bde:	2210      	movs	r2, #16
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	e020      	b.n	8000c26 <half_of_scanline+0x5a>
 8000be4:	4b2b      	ldr	r3, [pc, #172]	; (8000c94 <half_of_scanline+0xc8>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	461a      	mov	r2, r3
 8000bea:	4b2d      	ldr	r3, [pc, #180]	; (8000ca0 <half_of_scanline+0xd4>)
 8000bec:	429a      	cmp	r2, r3
 8000bee:	d903      	bls.n	8000bf8 <half_of_scanline+0x2c>
 8000bf0:	4a2c      	ldr	r2, [pc, #176]	; (8000ca4 <half_of_scanline+0xd8>)
 8000bf2:	2310      	movs	r3, #16
 8000bf4:	60d3      	str	r3, [r2, #12]
 8000bf6:	e016      	b.n	8000c26 <half_of_scanline+0x5a>
 8000bf8:	4b26      	ldr	r3, [pc, #152]	; (8000c94 <half_of_scanline+0xc8>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	4b2a      	ldr	r3, [pc, #168]	; (8000ca8 <half_of_scanline+0xdc>)
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d903      	bls.n	8000c0c <half_of_scanline+0x40>
 8000c04:	4a27      	ldr	r2, [pc, #156]	; (8000ca4 <half_of_scanline+0xd8>)
 8000c06:	2310      	movs	r3, #16
 8000c08:	6093      	str	r3, [r2, #8]
 8000c0a:	e00c      	b.n	8000c26 <half_of_scanline+0x5a>
 8000c0c:	4b21      	ldr	r3, [pc, #132]	; (8000c94 <half_of_scanline+0xc8>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	461a      	mov	r2, r3
 8000c12:	4b26      	ldr	r3, [pc, #152]	; (8000cac <half_of_scanline+0xe0>)
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d903      	bls.n	8000c20 <half_of_scanline+0x54>
 8000c18:	4a25      	ldr	r2, [pc, #148]	; (8000cb0 <half_of_scanline+0xe4>)
 8000c1a:	2310      	movs	r3, #16
 8000c1c:	60d3      	str	r3, [r2, #12]
 8000c1e:	e002      	b.n	8000c26 <half_of_scanline+0x5a>
 8000c20:	4a23      	ldr	r2, [pc, #140]	; (8000cb0 <half_of_scanline+0xe4>)
 8000c22:	2310      	movs	r3, #16
 8000c24:	6093      	str	r3, [r2, #8]

	line++;
 8000c26:	4b23      	ldr	r3, [pc, #140]	; (8000cb4 <half_of_scanline+0xe8>)
 8000c28:	881b      	ldrh	r3, [r3, #0]
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	b29a      	uxth	r2, r3
 8000c30:	4b20      	ldr	r3, [pc, #128]	; (8000cb4 <half_of_scanline+0xe8>)
 8000c32:	801a      	strh	r2, [r3, #0]

	if(line >= 525){
 8000c34:	4b1f      	ldr	r3, [pc, #124]	; (8000cb4 <half_of_scanline+0xe8>)
 8000c36:	881b      	ldrh	r3, [r3, #0]
 8000c38:	b29b      	uxth	r3, r3
 8000c3a:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 8000c3e:	d902      	bls.n	8000c46 <half_of_scanline+0x7a>
		line = 0;
 8000c40:	4b1c      	ldr	r3, [pc, #112]	; (8000cb4 <half_of_scanline+0xe8>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	801a      	strh	r2, [r3, #0]
	}

	if((DMA1_Stream0->CR & DMA_SxCR_CT)){
 8000c46:	4b1c      	ldr	r3, [pc, #112]	; (8000cb8 <half_of_scanline+0xec>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d00f      	beq.n	8000c72 <half_of_scanline+0xa6>
		HAL_DMAEx_ChangeMemory(&hdma_tim3_ch1, (uint32_t)(frame + (line * 400)), MEMORY0);
 8000c52:	4b18      	ldr	r3, [pc, #96]	; (8000cb4 <half_of_scanline+0xe8>)
 8000c54:	881b      	ldrh	r3, [r3, #0]
 8000c56:	b29b      	uxth	r3, r3
 8000c58:	461a      	mov	r2, r3
 8000c5a:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000c5e:	fb02 f303 	mul.w	r3, r2, r3
 8000c62:	4a16      	ldr	r2, [pc, #88]	; (8000cbc <half_of_scanline+0xf0>)
 8000c64:	4413      	add	r3, r2
 8000c66:	2200      	movs	r2, #0
 8000c68:	4619      	mov	r1, r3
 8000c6a:	480a      	ldr	r0, [pc, #40]	; (8000c94 <half_of_scanline+0xc8>)
 8000c6c:	f002 fbbe 	bl	80033ec <HAL_DMAEx_ChangeMemory>

	}
	else{
		HAL_DMAEx_ChangeMemory(&hdma_tim3_ch1, (uint32_t)(frame + (line * 400)), MEMORY1);
	}
}
 8000c70:	e00e      	b.n	8000c90 <half_of_scanline+0xc4>
		HAL_DMAEx_ChangeMemory(&hdma_tim3_ch1, (uint32_t)(frame + (line * 400)), MEMORY1);
 8000c72:	4b10      	ldr	r3, [pc, #64]	; (8000cb4 <half_of_scanline+0xe8>)
 8000c74:	881b      	ldrh	r3, [r3, #0]
 8000c76:	b29b      	uxth	r3, r3
 8000c78:	461a      	mov	r2, r3
 8000c7a:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000c7e:	fb02 f303 	mul.w	r3, r2, r3
 8000c82:	4a0e      	ldr	r2, [pc, #56]	; (8000cbc <half_of_scanline+0xf0>)
 8000c84:	4413      	add	r3, r2
 8000c86:	2201      	movs	r2, #1
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4802      	ldr	r0, [pc, #8]	; (8000c94 <half_of_scanline+0xc8>)
 8000c8c:	f002 fbae 	bl	80033ec <HAL_DMAEx_ChangeMemory>
}
 8000c90:	bf00      	nop
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	24066918 	.word	0x24066918
 8000c98:	400204b8 	.word	0x400204b8
 8000c9c:	58025400 	.word	0x58025400
 8000ca0:	40020458 	.word	0x40020458
 8000ca4:	40020400 	.word	0x40020400
 8000ca8:	400200b8 	.word	0x400200b8
 8000cac:	40020058 	.word	0x40020058
 8000cb0:	40020000 	.word	0x40020000
 8000cb4:	24066a24 	.word	0x24066a24
 8000cb8:	40020010 	.word	0x40020010
 8000cbc:	24000008 	.word	0x24000008

08000cc0 <end_of_scanline>:
void end_of_scanline(){
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0

	__HAL_DMA_CLEAR_FLAG(&hdma_tim3_ch1, DMA_FLAG_TCIF0_4);
 8000cc4:	4b30      	ldr	r3, [pc, #192]	; (8000d88 <end_of_scanline+0xc8>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	461a      	mov	r2, r3
 8000cca:	4b30      	ldr	r3, [pc, #192]	; (8000d8c <end_of_scanline+0xcc>)
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	d903      	bls.n	8000cd8 <end_of_scanline+0x18>
 8000cd0:	4b2f      	ldr	r3, [pc, #188]	; (8000d90 <end_of_scanline+0xd0>)
 8000cd2:	2220      	movs	r2, #32
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	e020      	b.n	8000d1a <end_of_scanline+0x5a>
 8000cd8:	4b2b      	ldr	r3, [pc, #172]	; (8000d88 <end_of_scanline+0xc8>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	461a      	mov	r2, r3
 8000cde:	4b2d      	ldr	r3, [pc, #180]	; (8000d94 <end_of_scanline+0xd4>)
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d903      	bls.n	8000cec <end_of_scanline+0x2c>
 8000ce4:	4a2c      	ldr	r2, [pc, #176]	; (8000d98 <end_of_scanline+0xd8>)
 8000ce6:	2320      	movs	r3, #32
 8000ce8:	60d3      	str	r3, [r2, #12]
 8000cea:	e016      	b.n	8000d1a <end_of_scanline+0x5a>
 8000cec:	4b26      	ldr	r3, [pc, #152]	; (8000d88 <end_of_scanline+0xc8>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	461a      	mov	r2, r3
 8000cf2:	4b2a      	ldr	r3, [pc, #168]	; (8000d9c <end_of_scanline+0xdc>)
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	d903      	bls.n	8000d00 <end_of_scanline+0x40>
 8000cf8:	4a27      	ldr	r2, [pc, #156]	; (8000d98 <end_of_scanline+0xd8>)
 8000cfa:	2320      	movs	r3, #32
 8000cfc:	6093      	str	r3, [r2, #8]
 8000cfe:	e00c      	b.n	8000d1a <end_of_scanline+0x5a>
 8000d00:	4b21      	ldr	r3, [pc, #132]	; (8000d88 <end_of_scanline+0xc8>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	461a      	mov	r2, r3
 8000d06:	4b26      	ldr	r3, [pc, #152]	; (8000da0 <end_of_scanline+0xe0>)
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d903      	bls.n	8000d14 <end_of_scanline+0x54>
 8000d0c:	4a25      	ldr	r2, [pc, #148]	; (8000da4 <end_of_scanline+0xe4>)
 8000d0e:	2320      	movs	r3, #32
 8000d10:	60d3      	str	r3, [r2, #12]
 8000d12:	e002      	b.n	8000d1a <end_of_scanline+0x5a>
 8000d14:	4a23      	ldr	r2, [pc, #140]	; (8000da4 <end_of_scanline+0xe4>)
 8000d16:	2320      	movs	r3, #32
 8000d18:	6093      	str	r3, [r2, #8]

	line++;
 8000d1a:	4b23      	ldr	r3, [pc, #140]	; (8000da8 <end_of_scanline+0xe8>)
 8000d1c:	881b      	ldrh	r3, [r3, #0]
 8000d1e:	b29b      	uxth	r3, r3
 8000d20:	3301      	adds	r3, #1
 8000d22:	b29a      	uxth	r2, r3
 8000d24:	4b20      	ldr	r3, [pc, #128]	; (8000da8 <end_of_scanline+0xe8>)
 8000d26:	801a      	strh	r2, [r3, #0]

	if(line >= 525){
 8000d28:	4b1f      	ldr	r3, [pc, #124]	; (8000da8 <end_of_scanline+0xe8>)
 8000d2a:	881b      	ldrh	r3, [r3, #0]
 8000d2c:	b29b      	uxth	r3, r3
 8000d2e:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 8000d32:	d902      	bls.n	8000d3a <end_of_scanline+0x7a>
		line = 0;
 8000d34:	4b1c      	ldr	r3, [pc, #112]	; (8000da8 <end_of_scanline+0xe8>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	801a      	strh	r2, [r3, #0]
	}

	if((DMA1_Stream0->CR & DMA_SxCR_CT)){
 8000d3a:	4b1c      	ldr	r3, [pc, #112]	; (8000dac <end_of_scanline+0xec>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d00f      	beq.n	8000d66 <end_of_scanline+0xa6>
		HAL_DMAEx_ChangeMemory(&hdma_tim3_ch1, (uint32_t)(frame + (line * 400)), MEMORY0);
 8000d46:	4b18      	ldr	r3, [pc, #96]	; (8000da8 <end_of_scanline+0xe8>)
 8000d48:	881b      	ldrh	r3, [r3, #0]
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000d52:	fb02 f303 	mul.w	r3, r2, r3
 8000d56:	4a16      	ldr	r2, [pc, #88]	; (8000db0 <end_of_scanline+0xf0>)
 8000d58:	4413      	add	r3, r2
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	480a      	ldr	r0, [pc, #40]	; (8000d88 <end_of_scanline+0xc8>)
 8000d60:	f002 fb44 	bl	80033ec <HAL_DMAEx_ChangeMemory>
		HAL_DMAEx_ChangeMemory(&hdma_tim3_ch1, (uint32_t)(frame + (line * 400)), MEMORY1);
	}



}
 8000d64:	e00e      	b.n	8000d84 <end_of_scanline+0xc4>
		HAL_DMAEx_ChangeMemory(&hdma_tim3_ch1, (uint32_t)(frame + (line * 400)), MEMORY1);
 8000d66:	4b10      	ldr	r3, [pc, #64]	; (8000da8 <end_of_scanline+0xe8>)
 8000d68:	881b      	ldrh	r3, [r3, #0]
 8000d6a:	b29b      	uxth	r3, r3
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000d72:	fb02 f303 	mul.w	r3, r2, r3
 8000d76:	4a0e      	ldr	r2, [pc, #56]	; (8000db0 <end_of_scanline+0xf0>)
 8000d78:	4413      	add	r3, r2
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	4802      	ldr	r0, [pc, #8]	; (8000d88 <end_of_scanline+0xc8>)
 8000d80:	f002 fb34 	bl	80033ec <HAL_DMAEx_ChangeMemory>
}
 8000d84:	bf00      	nop
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	24066918 	.word	0x24066918
 8000d8c:	400204b8 	.word	0x400204b8
 8000d90:	58025400 	.word	0x58025400
 8000d94:	40020458 	.word	0x40020458
 8000d98:	40020400 	.word	0x40020400
 8000d9c:	400200b8 	.word	0x400200b8
 8000da0:	40020058 	.word	0x40020058
 8000da4:	40020000 	.word	0x40020000
 8000da8:	24066a24 	.word	0x24066a24
 8000dac:	40020010 	.word	0x40020010
 8000db0:	24000008 	.word	0x24000008

08000db4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000db8:	b672      	cpsid	i
}
 8000dba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dbc:	e7fe      	b.n	8000dbc <Error_Handler+0x8>
	...

08000dc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dc6:	4b0a      	ldr	r3, [pc, #40]	; (8000df0 <HAL_MspInit+0x30>)
 8000dc8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000dcc:	4a08      	ldr	r2, [pc, #32]	; (8000df0 <HAL_MspInit+0x30>)
 8000dce:	f043 0302 	orr.w	r3, r3, #2
 8000dd2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000dd6:	4b06      	ldr	r3, [pc, #24]	; (8000df0 <HAL_MspInit+0x30>)
 8000dd8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000ddc:	f003 0302 	and.w	r3, r3, #2
 8000de0:	607b      	str	r3, [r7, #4]
 8000de2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000de4:	bf00      	nop
 8000de6:	370c      	adds	r7, #12
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr
 8000df0:	58024400 	.word	0x58024400

08000df4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a23      	ldr	r2, [pc, #140]	; (8000e90 <HAL_TIM_Base_MspInit+0x9c>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d13f      	bne.n	8000e86 <HAL_TIM_Base_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e06:	4b23      	ldr	r3, [pc, #140]	; (8000e94 <HAL_TIM_Base_MspInit+0xa0>)
 8000e08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000e0c:	4a21      	ldr	r2, [pc, #132]	; (8000e94 <HAL_TIM_Base_MspInit+0xa0>)
 8000e0e:	f043 0302 	orr.w	r3, r3, #2
 8000e12:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000e16:	4b1f      	ldr	r3, [pc, #124]	; (8000e94 <HAL_TIM_Base_MspInit+0xa0>)
 8000e18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000e1c:	f003 0302 	and.w	r3, r3, #2
 8000e20:	60fb      	str	r3, [r7, #12]
 8000e22:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1 Init */
    hdma_tim3_ch1.Instance = DMA1_Stream0;
 8000e24:	4b1c      	ldr	r3, [pc, #112]	; (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e26:	4a1d      	ldr	r2, [pc, #116]	; (8000e9c <HAL_TIM_Base_MspInit+0xa8>)
 8000e28:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 8000e2a:	4b1b      	ldr	r3, [pc, #108]	; (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e2c:	2217      	movs	r2, #23
 8000e2e:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e30:	4b19      	ldr	r3, [pc, #100]	; (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e32:	2240      	movs	r2, #64	; 0x40
 8000e34:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e36:	4b18      	ldr	r3, [pc, #96]	; (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000e3c:	4b16      	ldr	r3, [pc, #88]	; (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e42:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e44:	4b14      	ldr	r3, [pc, #80]	; (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e46:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e4a:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e4c:	4b12      	ldr	r3, [pc, #72]	; (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e52:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_CIRCULAR;
 8000e54:	4b10      	ldr	r3, [pc, #64]	; (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e56:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e5a:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000e5c:	4b0e      	ldr	r3, [pc, #56]	; (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e5e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000e62:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000e64:	4b0c      	ldr	r3, [pc, #48]	; (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 8000e6a:	480b      	ldr	r0, [pc, #44]	; (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e6c:	f000 fa9e 	bl	80013ac <HAL_DMA_Init>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <HAL_TIM_Base_MspInit+0x86>
    {
      Error_Handler();
 8000e76:	f7ff ff9d 	bl	8000db4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4a06      	ldr	r2, [pc, #24]	; (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e7e:	625a      	str	r2, [r3, #36]	; 0x24
 8000e80:	4a05      	ldr	r2, [pc, #20]	; (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000e86:	bf00      	nop
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40000400 	.word	0x40000400
 8000e94:	58024400 	.word	0x58024400
 8000e98:	24066918 	.word	0x24066918
 8000e9c:	40020010 	.word	0x40020010

08000ea0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b0ba      	sub	sp, #232	; 0xe8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	60da      	str	r2, [r3, #12]
 8000eb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000eb8:	f107 0310 	add.w	r3, r7, #16
 8000ebc:	22c0      	movs	r2, #192	; 0xc0
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f007 fd9d 	bl	8008a00 <memset>
  if(huart->Instance==USART3)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a2f      	ldr	r2, [pc, #188]	; (8000f88 <HAL_UART_MspInit+0xe8>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d157      	bne.n	8000f80 <HAL_UART_MspInit+0xe0>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ed0:	f04f 0202 	mov.w	r2, #2
 8000ed4:	f04f 0300 	mov.w	r3, #0
 8000ed8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000edc:	2301      	movs	r3, #1
 8000ede:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 18;
 8000ee0:	2312      	movs	r3, #18
 8000ee2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 3;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000eec:	2302      	movs	r3, #2
 8000eee:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000ef0:	23c0      	movs	r3, #192	; 0xc0
 8000ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000ef4:	2320      	movs	r3, #32
 8000ef6:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 8000ef8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000efc:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PLL2;
 8000efe:	2301      	movs	r3, #1
 8000f00:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f04:	f107 0310 	add.w	r3, r7, #16
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f003 fdf9 	bl	8004b00 <HAL_RCCEx_PeriphCLKConfig>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <HAL_UART_MspInit+0x78>
    {
      Error_Handler();
 8000f14:	f7ff ff4e 	bl	8000db4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f18:	4b1c      	ldr	r3, [pc, #112]	; (8000f8c <HAL_UART_MspInit+0xec>)
 8000f1a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000f1e:	4a1b      	ldr	r2, [pc, #108]	; (8000f8c <HAL_UART_MspInit+0xec>)
 8000f20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f24:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000f28:	4b18      	ldr	r3, [pc, #96]	; (8000f8c <HAL_UART_MspInit+0xec>)
 8000f2a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000f2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f32:	60fb      	str	r3, [r7, #12]
 8000f34:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f36:	4b15      	ldr	r3, [pc, #84]	; (8000f8c <HAL_UART_MspInit+0xec>)
 8000f38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f3c:	4a13      	ldr	r2, [pc, #76]	; (8000f8c <HAL_UART_MspInit+0xec>)
 8000f3e:	f043 0308 	orr.w	r3, r3, #8
 8000f42:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f46:	4b11      	ldr	r3, [pc, #68]	; (8000f8c <HAL_UART_MspInit+0xec>)
 8000f48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f4c:	f003 0308 	and.w	r3, r3, #8
 8000f50:	60bb      	str	r3, [r7, #8]
 8000f52:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000f54:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f58:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f6e:	2307      	movs	r3, #7
 8000f70:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f74:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4805      	ldr	r0, [pc, #20]	; (8000f90 <HAL_UART_MspInit+0xf0>)
 8000f7c:	f002 fb88 	bl	8003690 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f80:	bf00      	nop
 8000f82:	37e8      	adds	r7, #232	; 0xe8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40004800 	.word	0x40004800
 8000f8c:	58024400 	.word	0x58024400
 8000f90:	58020c00 	.word	0x58020c00

08000f94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f98:	e7fe      	b.n	8000f98 <NMI_Handler+0x4>

08000f9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f9a:	b480      	push	{r7}
 8000f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f9e:	e7fe      	b.n	8000f9e <HardFault_Handler+0x4>

08000fa0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fa4:	e7fe      	b.n	8000fa4 <MemManage_Handler+0x4>

08000fa6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000faa:	e7fe      	b.n	8000faa <BusFault_Handler+0x4>

08000fac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fb0:	e7fe      	b.n	8000fb0 <UsageFault_Handler+0x4>

08000fb2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr

08000fce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fd2:	bf00      	nop
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr

08000fdc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fe0:	f000 f8a8 	bl	8001134 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 8000fec:	4802      	ldr	r0, [pc, #8]	; (8000ff8 <DMA1_Stream0_IRQHandler+0x10>)
 8000fee:	f000 fd39 	bl	8001a64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	24066918 	.word	0x24066918

08000ffc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000ffc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001034 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001000:	f7ff fae8 	bl	80005d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001004:	480c      	ldr	r0, [pc, #48]	; (8001038 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001006:	490d      	ldr	r1, [pc, #52]	; (800103c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001008:	4a0d      	ldr	r2, [pc, #52]	; (8001040 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800100a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800100c:	e002      	b.n	8001014 <LoopCopyDataInit>

0800100e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800100e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001010:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001012:	3304      	adds	r3, #4

08001014 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001014:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001016:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001018:	d3f9      	bcc.n	800100e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800101a:	4a0a      	ldr	r2, [pc, #40]	; (8001044 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800101c:	4c0a      	ldr	r4, [pc, #40]	; (8001048 <LoopFillZerobss+0x22>)
  movs r3, #0
 800101e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001020:	e001      	b.n	8001026 <LoopFillZerobss>

08001022 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001022:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001024:	3204      	adds	r2, #4

08001026 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001026:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001028:	d3fb      	bcc.n	8001022 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800102a:	f007 fcf1 	bl	8008a10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800102e:	f7ff fb67 	bl	8000700 <main>
  bx  lr
 8001032:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001034:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001038:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800103c:	240668b0 	.word	0x240668b0
  ldr r2, =_sidata
 8001040:	08008ac0 	.word	0x08008ac0
  ldr r2, =_sbss
 8001044:	240668b0 	.word	0x240668b0
  ldr r4, =_ebss
 8001048:	24066a2c 	.word	0x24066a2c

0800104c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800104c:	e7fe      	b.n	800104c <ADC3_IRQHandler>
	...

08001050 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001056:	2003      	movs	r0, #3
 8001058:	f000 f968 	bl	800132c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800105c:	f003 fb7a 	bl	8004754 <HAL_RCC_GetSysClockFreq>
 8001060:	4602      	mov	r2, r0
 8001062:	4b15      	ldr	r3, [pc, #84]	; (80010b8 <HAL_Init+0x68>)
 8001064:	699b      	ldr	r3, [r3, #24]
 8001066:	0a1b      	lsrs	r3, r3, #8
 8001068:	f003 030f 	and.w	r3, r3, #15
 800106c:	4913      	ldr	r1, [pc, #76]	; (80010bc <HAL_Init+0x6c>)
 800106e:	5ccb      	ldrb	r3, [r1, r3]
 8001070:	f003 031f 	and.w	r3, r3, #31
 8001074:	fa22 f303 	lsr.w	r3, r2, r3
 8001078:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800107a:	4b0f      	ldr	r3, [pc, #60]	; (80010b8 <HAL_Init+0x68>)
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	f003 030f 	and.w	r3, r3, #15
 8001082:	4a0e      	ldr	r2, [pc, #56]	; (80010bc <HAL_Init+0x6c>)
 8001084:	5cd3      	ldrb	r3, [r2, r3]
 8001086:	f003 031f 	and.w	r3, r3, #31
 800108a:	687a      	ldr	r2, [r7, #4]
 800108c:	fa22 f303 	lsr.w	r3, r2, r3
 8001090:	4a0b      	ldr	r2, [pc, #44]	; (80010c0 <HAL_Init+0x70>)
 8001092:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001094:	4a0b      	ldr	r2, [pc, #44]	; (80010c4 <HAL_Init+0x74>)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800109a:	2000      	movs	r0, #0
 800109c:	f000 f814 	bl	80010c8 <HAL_InitTick>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e002      	b.n	80010b0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80010aa:	f7ff fe89 	bl	8000dc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010ae:	2300      	movs	r3, #0
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3708      	adds	r7, #8
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	58024400 	.word	0x58024400
 80010bc:	08008a70 	.word	0x08008a70
 80010c0:	24000004 	.word	0x24000004
 80010c4:	24000000 	.word	0x24000000

080010c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80010d0:	4b15      	ldr	r3, [pc, #84]	; (8001128 <HAL_InitTick+0x60>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d101      	bne.n	80010dc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80010d8:	2301      	movs	r3, #1
 80010da:	e021      	b.n	8001120 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80010dc:	4b13      	ldr	r3, [pc, #76]	; (800112c <HAL_InitTick+0x64>)
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	4b11      	ldr	r3, [pc, #68]	; (8001128 <HAL_InitTick+0x60>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	4619      	mov	r1, r3
 80010e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 f94d 	bl	8001392 <HAL_SYSTICK_Config>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	e00e      	b.n	8001120 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2b0f      	cmp	r3, #15
 8001106:	d80a      	bhi.n	800111e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001108:	2200      	movs	r2, #0
 800110a:	6879      	ldr	r1, [r7, #4]
 800110c:	f04f 30ff 	mov.w	r0, #4294967295
 8001110:	f000 f917 	bl	8001342 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001114:	4a06      	ldr	r2, [pc, #24]	; (8001130 <HAL_InitTick+0x68>)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800111a:	2300      	movs	r3, #0
 800111c:	e000      	b.n	8001120 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
}
 8001120:	4618      	mov	r0, r3
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	240668ac 	.word	0x240668ac
 800112c:	24000000 	.word	0x24000000
 8001130:	240668a8 	.word	0x240668a8

08001134 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001138:	4b06      	ldr	r3, [pc, #24]	; (8001154 <HAL_IncTick+0x20>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	461a      	mov	r2, r3
 800113e:	4b06      	ldr	r3, [pc, #24]	; (8001158 <HAL_IncTick+0x24>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4413      	add	r3, r2
 8001144:	4a04      	ldr	r2, [pc, #16]	; (8001158 <HAL_IncTick+0x24>)
 8001146:	6013      	str	r3, [r2, #0]
}
 8001148:	bf00      	nop
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	240668ac 	.word	0x240668ac
 8001158:	24066a28 	.word	0x24066a28

0800115c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  return uwTick;
 8001160:	4b03      	ldr	r3, [pc, #12]	; (8001170 <HAL_GetTick+0x14>)
 8001162:	681b      	ldr	r3, [r3, #0]
}
 8001164:	4618      	mov	r0, r3
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	24066a28 	.word	0x24066a28

08001174 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001178:	4b03      	ldr	r3, [pc, #12]	; (8001188 <HAL_GetREVID+0x14>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	0c1b      	lsrs	r3, r3, #16
}
 800117e:	4618      	mov	r0, r3
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	5c001000 	.word	0x5c001000

0800118c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800118c:	b480      	push	{r7}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f003 0307 	and.w	r3, r3, #7
 800119a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800119c:	4b0b      	ldr	r3, [pc, #44]	; (80011cc <__NVIC_SetPriorityGrouping+0x40>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011a2:	68ba      	ldr	r2, [r7, #8]
 80011a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011a8:	4013      	ands	r3, r2
 80011aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011b4:	4b06      	ldr	r3, [pc, #24]	; (80011d0 <__NVIC_SetPriorityGrouping+0x44>)
 80011b6:	4313      	orrs	r3, r2
 80011b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ba:	4a04      	ldr	r2, [pc, #16]	; (80011cc <__NVIC_SetPriorityGrouping+0x40>)
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	60d3      	str	r3, [r2, #12]
}
 80011c0:	bf00      	nop
 80011c2:	3714      	adds	r7, #20
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	e000ed00 	.word	0xe000ed00
 80011d0:	05fa0000 	.word	0x05fa0000

080011d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011d8:	4b04      	ldr	r3, [pc, #16]	; (80011ec <__NVIC_GetPriorityGrouping+0x18>)
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	0a1b      	lsrs	r3, r3, #8
 80011de:	f003 0307 	and.w	r3, r3, #7
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	db0b      	blt.n	800121a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001202:	88fb      	ldrh	r3, [r7, #6]
 8001204:	f003 021f 	and.w	r2, r3, #31
 8001208:	4907      	ldr	r1, [pc, #28]	; (8001228 <__NVIC_EnableIRQ+0x38>)
 800120a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800120e:	095b      	lsrs	r3, r3, #5
 8001210:	2001      	movs	r0, #1
 8001212:	fa00 f202 	lsl.w	r2, r0, r2
 8001216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	e000e100 	.word	0xe000e100

0800122c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	6039      	str	r1, [r7, #0]
 8001236:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001238:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800123c:	2b00      	cmp	r3, #0
 800123e:	db0a      	blt.n	8001256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	b2da      	uxtb	r2, r3
 8001244:	490c      	ldr	r1, [pc, #48]	; (8001278 <__NVIC_SetPriority+0x4c>)
 8001246:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800124a:	0112      	lsls	r2, r2, #4
 800124c:	b2d2      	uxtb	r2, r2
 800124e:	440b      	add	r3, r1
 8001250:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001254:	e00a      	b.n	800126c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	b2da      	uxtb	r2, r3
 800125a:	4908      	ldr	r1, [pc, #32]	; (800127c <__NVIC_SetPriority+0x50>)
 800125c:	88fb      	ldrh	r3, [r7, #6]
 800125e:	f003 030f 	and.w	r3, r3, #15
 8001262:	3b04      	subs	r3, #4
 8001264:	0112      	lsls	r2, r2, #4
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	440b      	add	r3, r1
 800126a:	761a      	strb	r2, [r3, #24]
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr
 8001278:	e000e100 	.word	0xe000e100
 800127c:	e000ed00 	.word	0xe000ed00

08001280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001280:	b480      	push	{r7}
 8001282:	b089      	sub	sp, #36	; 0x24
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f003 0307 	and.w	r3, r3, #7
 8001292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	f1c3 0307 	rsb	r3, r3, #7
 800129a:	2b04      	cmp	r3, #4
 800129c:	bf28      	it	cs
 800129e:	2304      	movcs	r3, #4
 80012a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	3304      	adds	r3, #4
 80012a6:	2b06      	cmp	r3, #6
 80012a8:	d902      	bls.n	80012b0 <NVIC_EncodePriority+0x30>
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	3b03      	subs	r3, #3
 80012ae:	e000      	b.n	80012b2 <NVIC_EncodePriority+0x32>
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b4:	f04f 32ff 	mov.w	r2, #4294967295
 80012b8:	69bb      	ldr	r3, [r7, #24]
 80012ba:	fa02 f303 	lsl.w	r3, r2, r3
 80012be:	43da      	mvns	r2, r3
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	401a      	ands	r2, r3
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012c8:	f04f 31ff 	mov.w	r1, #4294967295
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	fa01 f303 	lsl.w	r3, r1, r3
 80012d2:	43d9      	mvns	r1, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d8:	4313      	orrs	r3, r2
         );
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3724      	adds	r7, #36	; 0x24
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
	...

080012e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012f8:	d301      	bcc.n	80012fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012fa:	2301      	movs	r3, #1
 80012fc:	e00f      	b.n	800131e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012fe:	4a0a      	ldr	r2, [pc, #40]	; (8001328 <SysTick_Config+0x40>)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3b01      	subs	r3, #1
 8001304:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001306:	210f      	movs	r1, #15
 8001308:	f04f 30ff 	mov.w	r0, #4294967295
 800130c:	f7ff ff8e 	bl	800122c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001310:	4b05      	ldr	r3, [pc, #20]	; (8001328 <SysTick_Config+0x40>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001316:	4b04      	ldr	r3, [pc, #16]	; (8001328 <SysTick_Config+0x40>)
 8001318:	2207      	movs	r2, #7
 800131a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	e000e010 	.word	0xe000e010

0800132c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7ff ff29 	bl	800118c <__NVIC_SetPriorityGrouping>
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	b086      	sub	sp, #24
 8001346:	af00      	add	r7, sp, #0
 8001348:	4603      	mov	r3, r0
 800134a:	60b9      	str	r1, [r7, #8]
 800134c:	607a      	str	r2, [r7, #4]
 800134e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001350:	f7ff ff40 	bl	80011d4 <__NVIC_GetPriorityGrouping>
 8001354:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001356:	687a      	ldr	r2, [r7, #4]
 8001358:	68b9      	ldr	r1, [r7, #8]
 800135a:	6978      	ldr	r0, [r7, #20]
 800135c:	f7ff ff90 	bl	8001280 <NVIC_EncodePriority>
 8001360:	4602      	mov	r2, r0
 8001362:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001366:	4611      	mov	r1, r2
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ff5f 	bl	800122c <__NVIC_SetPriority>
}
 800136e:	bf00      	nop
 8001370:	3718      	adds	r7, #24
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b082      	sub	sp, #8
 800137a:	af00      	add	r7, sp, #0
 800137c:	4603      	mov	r3, r0
 800137e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001380:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff ff33 	bl	80011f0 <__NVIC_EnableIRQ>
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b082      	sub	sp, #8
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7ff ffa4 	bl	80012e8 <SysTick_Config>
 80013a0:	4603      	mov	r3, r0
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80013b4:	f7ff fed2 	bl	800115c <HAL_GetTick>
 80013b8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d101      	bne.n	80013c4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e316      	b.n	80019f2 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a66      	ldr	r2, [pc, #408]	; (8001564 <HAL_DMA_Init+0x1b8>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d04a      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a65      	ldr	r2, [pc, #404]	; (8001568 <HAL_DMA_Init+0x1bc>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d045      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a63      	ldr	r2, [pc, #396]	; (800156c <HAL_DMA_Init+0x1c0>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d040      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a62      	ldr	r2, [pc, #392]	; (8001570 <HAL_DMA_Init+0x1c4>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d03b      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a60      	ldr	r2, [pc, #384]	; (8001574 <HAL_DMA_Init+0x1c8>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d036      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a5f      	ldr	r2, [pc, #380]	; (8001578 <HAL_DMA_Init+0x1cc>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d031      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a5d      	ldr	r2, [pc, #372]	; (800157c <HAL_DMA_Init+0x1d0>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d02c      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a5c      	ldr	r2, [pc, #368]	; (8001580 <HAL_DMA_Init+0x1d4>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d027      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a5a      	ldr	r2, [pc, #360]	; (8001584 <HAL_DMA_Init+0x1d8>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d022      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a59      	ldr	r2, [pc, #356]	; (8001588 <HAL_DMA_Init+0x1dc>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d01d      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a57      	ldr	r2, [pc, #348]	; (800158c <HAL_DMA_Init+0x1e0>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d018      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a56      	ldr	r2, [pc, #344]	; (8001590 <HAL_DMA_Init+0x1e4>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d013      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a54      	ldr	r2, [pc, #336]	; (8001594 <HAL_DMA_Init+0x1e8>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d00e      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a53      	ldr	r2, [pc, #332]	; (8001598 <HAL_DMA_Init+0x1ec>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d009      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a51      	ldr	r2, [pc, #324]	; (800159c <HAL_DMA_Init+0x1f0>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d004      	beq.n	8001464 <HAL_DMA_Init+0xb8>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a50      	ldr	r2, [pc, #320]	; (80015a0 <HAL_DMA_Init+0x1f4>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d101      	bne.n	8001468 <HAL_DMA_Init+0xbc>
 8001464:	2301      	movs	r3, #1
 8001466:	e000      	b.n	800146a <HAL_DMA_Init+0xbe>
 8001468:	2300      	movs	r3, #0
 800146a:	2b00      	cmp	r3, #0
 800146c:	f000 813b 	beq.w	80016e6 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2202      	movs	r2, #2
 8001474:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2200      	movs	r2, #0
 800147c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a37      	ldr	r2, [pc, #220]	; (8001564 <HAL_DMA_Init+0x1b8>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d04a      	beq.n	8001520 <HAL_DMA_Init+0x174>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a36      	ldr	r2, [pc, #216]	; (8001568 <HAL_DMA_Init+0x1bc>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d045      	beq.n	8001520 <HAL_DMA_Init+0x174>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a34      	ldr	r2, [pc, #208]	; (800156c <HAL_DMA_Init+0x1c0>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d040      	beq.n	8001520 <HAL_DMA_Init+0x174>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a33      	ldr	r2, [pc, #204]	; (8001570 <HAL_DMA_Init+0x1c4>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d03b      	beq.n	8001520 <HAL_DMA_Init+0x174>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a31      	ldr	r2, [pc, #196]	; (8001574 <HAL_DMA_Init+0x1c8>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d036      	beq.n	8001520 <HAL_DMA_Init+0x174>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a30      	ldr	r2, [pc, #192]	; (8001578 <HAL_DMA_Init+0x1cc>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d031      	beq.n	8001520 <HAL_DMA_Init+0x174>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a2e      	ldr	r2, [pc, #184]	; (800157c <HAL_DMA_Init+0x1d0>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d02c      	beq.n	8001520 <HAL_DMA_Init+0x174>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a2d      	ldr	r2, [pc, #180]	; (8001580 <HAL_DMA_Init+0x1d4>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d027      	beq.n	8001520 <HAL_DMA_Init+0x174>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a2b      	ldr	r2, [pc, #172]	; (8001584 <HAL_DMA_Init+0x1d8>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d022      	beq.n	8001520 <HAL_DMA_Init+0x174>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a2a      	ldr	r2, [pc, #168]	; (8001588 <HAL_DMA_Init+0x1dc>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d01d      	beq.n	8001520 <HAL_DMA_Init+0x174>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a28      	ldr	r2, [pc, #160]	; (800158c <HAL_DMA_Init+0x1e0>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d018      	beq.n	8001520 <HAL_DMA_Init+0x174>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a27      	ldr	r2, [pc, #156]	; (8001590 <HAL_DMA_Init+0x1e4>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d013      	beq.n	8001520 <HAL_DMA_Init+0x174>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a25      	ldr	r2, [pc, #148]	; (8001594 <HAL_DMA_Init+0x1e8>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d00e      	beq.n	8001520 <HAL_DMA_Init+0x174>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a24      	ldr	r2, [pc, #144]	; (8001598 <HAL_DMA_Init+0x1ec>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d009      	beq.n	8001520 <HAL_DMA_Init+0x174>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a22      	ldr	r2, [pc, #136]	; (800159c <HAL_DMA_Init+0x1f0>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d004      	beq.n	8001520 <HAL_DMA_Init+0x174>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a21      	ldr	r2, [pc, #132]	; (80015a0 <HAL_DMA_Init+0x1f4>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d108      	bne.n	8001532 <HAL_DMA_Init+0x186>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f022 0201 	bic.w	r2, r2, #1
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	e007      	b.n	8001542 <HAL_DMA_Init+0x196>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f022 0201 	bic.w	r2, r2, #1
 8001540:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001542:	e02f      	b.n	80015a4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001544:	f7ff fe0a 	bl	800115c <HAL_GetTick>
 8001548:	4602      	mov	r2, r0
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	2b05      	cmp	r3, #5
 8001550:	d928      	bls.n	80015a4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2220      	movs	r2, #32
 8001556:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2203      	movs	r2, #3
 800155c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e246      	b.n	80019f2 <HAL_DMA_Init+0x646>
 8001564:	40020010 	.word	0x40020010
 8001568:	40020028 	.word	0x40020028
 800156c:	40020040 	.word	0x40020040
 8001570:	40020058 	.word	0x40020058
 8001574:	40020070 	.word	0x40020070
 8001578:	40020088 	.word	0x40020088
 800157c:	400200a0 	.word	0x400200a0
 8001580:	400200b8 	.word	0x400200b8
 8001584:	40020410 	.word	0x40020410
 8001588:	40020428 	.word	0x40020428
 800158c:	40020440 	.word	0x40020440
 8001590:	40020458 	.word	0x40020458
 8001594:	40020470 	.word	0x40020470
 8001598:	40020488 	.word	0x40020488
 800159c:	400204a0 	.word	0x400204a0
 80015a0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0301 	and.w	r3, r3, #1
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1c8      	bne.n	8001544 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	4b83      	ldr	r3, [pc, #524]	; (80017cc <HAL_DMA_Init+0x420>)
 80015be:	4013      	ands	r3, r2
 80015c0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80015ca:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	691b      	ldr	r3, [r3, #16]
 80015d0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015d6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015e2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6a1b      	ldr	r3, [r3, #32]
 80015e8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80015ea:	697a      	ldr	r2, [r7, #20]
 80015ec:	4313      	orrs	r3, r2
 80015ee:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f4:	2b04      	cmp	r3, #4
 80015f6:	d107      	bne.n	8001608 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001600:	4313      	orrs	r3, r2
 8001602:	697a      	ldr	r2, [r7, #20]
 8001604:	4313      	orrs	r3, r2
 8001606:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001608:	4b71      	ldr	r3, [pc, #452]	; (80017d0 <HAL_DMA_Init+0x424>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	4b71      	ldr	r3, [pc, #452]	; (80017d4 <HAL_DMA_Init+0x428>)
 800160e:	4013      	ands	r3, r2
 8001610:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001614:	d328      	bcc.n	8001668 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	2b28      	cmp	r3, #40	; 0x28
 800161c:	d903      	bls.n	8001626 <HAL_DMA_Init+0x27a>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	2b2e      	cmp	r3, #46	; 0x2e
 8001624:	d917      	bls.n	8001656 <HAL_DMA_Init+0x2aa>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	2b3e      	cmp	r3, #62	; 0x3e
 800162c:	d903      	bls.n	8001636 <HAL_DMA_Init+0x28a>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	2b42      	cmp	r3, #66	; 0x42
 8001634:	d90f      	bls.n	8001656 <HAL_DMA_Init+0x2aa>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	2b46      	cmp	r3, #70	; 0x46
 800163c:	d903      	bls.n	8001646 <HAL_DMA_Init+0x29a>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	2b48      	cmp	r3, #72	; 0x48
 8001644:	d907      	bls.n	8001656 <HAL_DMA_Init+0x2aa>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	2b4e      	cmp	r3, #78	; 0x4e
 800164c:	d905      	bls.n	800165a <HAL_DMA_Init+0x2ae>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	2b52      	cmp	r3, #82	; 0x52
 8001654:	d801      	bhi.n	800165a <HAL_DMA_Init+0x2ae>
 8001656:	2301      	movs	r3, #1
 8001658:	e000      	b.n	800165c <HAL_DMA_Init+0x2b0>
 800165a:	2300      	movs	r3, #0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d003      	beq.n	8001668 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001666:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	697a      	ldr	r2, [r7, #20]
 800166e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	695b      	ldr	r3, [r3, #20]
 8001676:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	f023 0307 	bic.w	r3, r3, #7
 800167e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001684:	697a      	ldr	r2, [r7, #20]
 8001686:	4313      	orrs	r3, r2
 8001688:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800168e:	2b04      	cmp	r3, #4
 8001690:	d117      	bne.n	80016c2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001696:	697a      	ldr	r2, [r7, #20]
 8001698:	4313      	orrs	r3, r2
 800169a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d00e      	beq.n	80016c2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f001 f9b9 	bl	8002a1c <DMA_CheckFifoParam>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d008      	beq.n	80016c2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2240      	movs	r2, #64	; 0x40
 80016b4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2201      	movs	r2, #1
 80016ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e197      	b.n	80019f2 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	697a      	ldr	r2, [r7, #20]
 80016c8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f001 f8f4 	bl	80028b8 <DMA_CalcBaseAndBitshift>
 80016d0:	4603      	mov	r3, r0
 80016d2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016d8:	f003 031f 	and.w	r3, r3, #31
 80016dc:	223f      	movs	r2, #63	; 0x3f
 80016de:	409a      	lsls	r2, r3
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	609a      	str	r2, [r3, #8]
 80016e4:	e0cd      	b.n	8001882 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a3b      	ldr	r2, [pc, #236]	; (80017d8 <HAL_DMA_Init+0x42c>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d022      	beq.n	8001736 <HAL_DMA_Init+0x38a>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a39      	ldr	r2, [pc, #228]	; (80017dc <HAL_DMA_Init+0x430>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d01d      	beq.n	8001736 <HAL_DMA_Init+0x38a>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a38      	ldr	r2, [pc, #224]	; (80017e0 <HAL_DMA_Init+0x434>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d018      	beq.n	8001736 <HAL_DMA_Init+0x38a>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a36      	ldr	r2, [pc, #216]	; (80017e4 <HAL_DMA_Init+0x438>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d013      	beq.n	8001736 <HAL_DMA_Init+0x38a>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a35      	ldr	r2, [pc, #212]	; (80017e8 <HAL_DMA_Init+0x43c>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d00e      	beq.n	8001736 <HAL_DMA_Init+0x38a>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a33      	ldr	r2, [pc, #204]	; (80017ec <HAL_DMA_Init+0x440>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d009      	beq.n	8001736 <HAL_DMA_Init+0x38a>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a32      	ldr	r2, [pc, #200]	; (80017f0 <HAL_DMA_Init+0x444>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d004      	beq.n	8001736 <HAL_DMA_Init+0x38a>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a30      	ldr	r2, [pc, #192]	; (80017f4 <HAL_DMA_Init+0x448>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d101      	bne.n	800173a <HAL_DMA_Init+0x38e>
 8001736:	2301      	movs	r3, #1
 8001738:	e000      	b.n	800173c <HAL_DMA_Init+0x390>
 800173a:	2300      	movs	r3, #0
 800173c:	2b00      	cmp	r3, #0
 800173e:	f000 8097 	beq.w	8001870 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a24      	ldr	r2, [pc, #144]	; (80017d8 <HAL_DMA_Init+0x42c>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d021      	beq.n	8001790 <HAL_DMA_Init+0x3e4>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a22      	ldr	r2, [pc, #136]	; (80017dc <HAL_DMA_Init+0x430>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d01c      	beq.n	8001790 <HAL_DMA_Init+0x3e4>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a21      	ldr	r2, [pc, #132]	; (80017e0 <HAL_DMA_Init+0x434>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d017      	beq.n	8001790 <HAL_DMA_Init+0x3e4>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a1f      	ldr	r2, [pc, #124]	; (80017e4 <HAL_DMA_Init+0x438>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d012      	beq.n	8001790 <HAL_DMA_Init+0x3e4>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a1e      	ldr	r2, [pc, #120]	; (80017e8 <HAL_DMA_Init+0x43c>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d00d      	beq.n	8001790 <HAL_DMA_Init+0x3e4>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a1c      	ldr	r2, [pc, #112]	; (80017ec <HAL_DMA_Init+0x440>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d008      	beq.n	8001790 <HAL_DMA_Init+0x3e4>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a1b      	ldr	r2, [pc, #108]	; (80017f0 <HAL_DMA_Init+0x444>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d003      	beq.n	8001790 <HAL_DMA_Init+0x3e4>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a19      	ldr	r2, [pc, #100]	; (80017f4 <HAL_DMA_Init+0x448>)
 800178e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2202      	movs	r2, #2
 8001794:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2200      	movs	r2, #0
 800179c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80017a8:	697a      	ldr	r2, [r7, #20]
 80017aa:	4b13      	ldr	r3, [pc, #76]	; (80017f8 <HAL_DMA_Init+0x44c>)
 80017ac:	4013      	ands	r3, r2
 80017ae:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	2b40      	cmp	r3, #64	; 0x40
 80017b6:	d021      	beq.n	80017fc <HAL_DMA_Init+0x450>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	689b      	ldr	r3, [r3, #8]
 80017bc:	2b80      	cmp	r3, #128	; 0x80
 80017be:	d102      	bne.n	80017c6 <HAL_DMA_Init+0x41a>
 80017c0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017c4:	e01b      	b.n	80017fe <HAL_DMA_Init+0x452>
 80017c6:	2300      	movs	r3, #0
 80017c8:	e019      	b.n	80017fe <HAL_DMA_Init+0x452>
 80017ca:	bf00      	nop
 80017cc:	fe10803f 	.word	0xfe10803f
 80017d0:	5c001000 	.word	0x5c001000
 80017d4:	ffff0000 	.word	0xffff0000
 80017d8:	58025408 	.word	0x58025408
 80017dc:	5802541c 	.word	0x5802541c
 80017e0:	58025430 	.word	0x58025430
 80017e4:	58025444 	.word	0x58025444
 80017e8:	58025458 	.word	0x58025458
 80017ec:	5802546c 	.word	0x5802546c
 80017f0:	58025480 	.word	0x58025480
 80017f4:	58025494 	.word	0x58025494
 80017f8:	fffe000f 	.word	0xfffe000f
 80017fc:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	68d2      	ldr	r2, [r2, #12]
 8001802:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001804:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800180c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	695b      	ldr	r3, [r3, #20]
 8001812:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001814:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	699b      	ldr	r3, [r3, #24]
 800181a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800181c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001824:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6a1b      	ldr	r3, [r3, #32]
 800182a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800182c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800182e:	697a      	ldr	r2, [r7, #20]
 8001830:	4313      	orrs	r3, r2
 8001832:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	461a      	mov	r2, r3
 8001842:	4b6e      	ldr	r3, [pc, #440]	; (80019fc <HAL_DMA_Init+0x650>)
 8001844:	4413      	add	r3, r2
 8001846:	4a6e      	ldr	r2, [pc, #440]	; (8001a00 <HAL_DMA_Init+0x654>)
 8001848:	fba2 2303 	umull	r2, r3, r2, r3
 800184c:	091b      	lsrs	r3, r3, #4
 800184e:	009a      	lsls	r2, r3, #2
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f001 f82f 	bl	80028b8 <DMA_CalcBaseAndBitshift>
 800185a:	4603      	mov	r3, r0
 800185c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001862:	f003 031f 	and.w	r3, r3, #31
 8001866:	2201      	movs	r2, #1
 8001868:	409a      	lsls	r2, r3
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	e008      	b.n	8001882 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2240      	movs	r2, #64	; 0x40
 8001874:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2203      	movs	r2, #3
 800187a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e0b7      	b.n	80019f2 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a5f      	ldr	r2, [pc, #380]	; (8001a04 <HAL_DMA_Init+0x658>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d072      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a5d      	ldr	r2, [pc, #372]	; (8001a08 <HAL_DMA_Init+0x65c>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d06d      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a5c      	ldr	r2, [pc, #368]	; (8001a0c <HAL_DMA_Init+0x660>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d068      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a5a      	ldr	r2, [pc, #360]	; (8001a10 <HAL_DMA_Init+0x664>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d063      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a59      	ldr	r2, [pc, #356]	; (8001a14 <HAL_DMA_Init+0x668>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d05e      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a57      	ldr	r2, [pc, #348]	; (8001a18 <HAL_DMA_Init+0x66c>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d059      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a56      	ldr	r2, [pc, #344]	; (8001a1c <HAL_DMA_Init+0x670>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d054      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a54      	ldr	r2, [pc, #336]	; (8001a20 <HAL_DMA_Init+0x674>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d04f      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a53      	ldr	r2, [pc, #332]	; (8001a24 <HAL_DMA_Init+0x678>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d04a      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a51      	ldr	r2, [pc, #324]	; (8001a28 <HAL_DMA_Init+0x67c>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d045      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a50      	ldr	r2, [pc, #320]	; (8001a2c <HAL_DMA_Init+0x680>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d040      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a4e      	ldr	r2, [pc, #312]	; (8001a30 <HAL_DMA_Init+0x684>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d03b      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a4d      	ldr	r2, [pc, #308]	; (8001a34 <HAL_DMA_Init+0x688>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d036      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a4b      	ldr	r2, [pc, #300]	; (8001a38 <HAL_DMA_Init+0x68c>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d031      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a4a      	ldr	r2, [pc, #296]	; (8001a3c <HAL_DMA_Init+0x690>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d02c      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a48      	ldr	r2, [pc, #288]	; (8001a40 <HAL_DMA_Init+0x694>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d027      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a47      	ldr	r2, [pc, #284]	; (8001a44 <HAL_DMA_Init+0x698>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d022      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a45      	ldr	r2, [pc, #276]	; (8001a48 <HAL_DMA_Init+0x69c>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d01d      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a44      	ldr	r2, [pc, #272]	; (8001a4c <HAL_DMA_Init+0x6a0>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d018      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a42      	ldr	r2, [pc, #264]	; (8001a50 <HAL_DMA_Init+0x6a4>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d013      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a41      	ldr	r2, [pc, #260]	; (8001a54 <HAL_DMA_Init+0x6a8>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d00e      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a3f      	ldr	r2, [pc, #252]	; (8001a58 <HAL_DMA_Init+0x6ac>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d009      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a3e      	ldr	r2, [pc, #248]	; (8001a5c <HAL_DMA_Init+0x6b0>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d004      	beq.n	8001972 <HAL_DMA_Init+0x5c6>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a3c      	ldr	r2, [pc, #240]	; (8001a60 <HAL_DMA_Init+0x6b4>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d101      	bne.n	8001976 <HAL_DMA_Init+0x5ca>
 8001972:	2301      	movs	r3, #1
 8001974:	e000      	b.n	8001978 <HAL_DMA_Init+0x5cc>
 8001976:	2300      	movs	r3, #0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d032      	beq.n	80019e2 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f001 f8c9 	bl	8002b14 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	2b80      	cmp	r3, #128	; 0x80
 8001988:	d102      	bne.n	8001990 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	685a      	ldr	r2, [r3, #4]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001998:	b2d2      	uxtb	r2, r2
 800199a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80019a4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d010      	beq.n	80019d0 <HAL_DMA_Init+0x624>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	2b08      	cmp	r3, #8
 80019b4:	d80c      	bhi.n	80019d0 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f001 f946 	bl	8002c48 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	e008      	b.n	80019e2 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2200      	movs	r2, #0
 80019da:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2201      	movs	r2, #1
 80019ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3718      	adds	r7, #24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	a7fdabf8 	.word	0xa7fdabf8
 8001a00:	cccccccd 	.word	0xcccccccd
 8001a04:	40020010 	.word	0x40020010
 8001a08:	40020028 	.word	0x40020028
 8001a0c:	40020040 	.word	0x40020040
 8001a10:	40020058 	.word	0x40020058
 8001a14:	40020070 	.word	0x40020070
 8001a18:	40020088 	.word	0x40020088
 8001a1c:	400200a0 	.word	0x400200a0
 8001a20:	400200b8 	.word	0x400200b8
 8001a24:	40020410 	.word	0x40020410
 8001a28:	40020428 	.word	0x40020428
 8001a2c:	40020440 	.word	0x40020440
 8001a30:	40020458 	.word	0x40020458
 8001a34:	40020470 	.word	0x40020470
 8001a38:	40020488 	.word	0x40020488
 8001a3c:	400204a0 	.word	0x400204a0
 8001a40:	400204b8 	.word	0x400204b8
 8001a44:	58025408 	.word	0x58025408
 8001a48:	5802541c 	.word	0x5802541c
 8001a4c:	58025430 	.word	0x58025430
 8001a50:	58025444 	.word	0x58025444
 8001a54:	58025458 	.word	0x58025458
 8001a58:	5802546c 	.word	0x5802546c
 8001a5c:	58025480 	.word	0x58025480
 8001a60:	58025494 	.word	0x58025494

08001a64 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b08a      	sub	sp, #40	; 0x28
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001a70:	4b67      	ldr	r3, [pc, #412]	; (8001c10 <HAL_DMA_IRQHandler+0x1ac>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a67      	ldr	r2, [pc, #412]	; (8001c14 <HAL_DMA_IRQHandler+0x1b0>)
 8001a76:	fba2 2303 	umull	r2, r3, r2, r3
 8001a7a:	0a9b      	lsrs	r3, r3, #10
 8001a7c:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a82:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a88:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8001a8a:	6a3b      	ldr	r3, [r7, #32]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8001a90:	69fb      	ldr	r3, [r7, #28]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a5f      	ldr	r2, [pc, #380]	; (8001c18 <HAL_DMA_IRQHandler+0x1b4>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d04a      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a5d      	ldr	r2, [pc, #372]	; (8001c1c <HAL_DMA_IRQHandler+0x1b8>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d045      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a5c      	ldr	r2, [pc, #368]	; (8001c20 <HAL_DMA_IRQHandler+0x1bc>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d040      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a5a      	ldr	r2, [pc, #360]	; (8001c24 <HAL_DMA_IRQHandler+0x1c0>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d03b      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a59      	ldr	r2, [pc, #356]	; (8001c28 <HAL_DMA_IRQHandler+0x1c4>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d036      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a57      	ldr	r2, [pc, #348]	; (8001c2c <HAL_DMA_IRQHandler+0x1c8>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d031      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a56      	ldr	r2, [pc, #344]	; (8001c30 <HAL_DMA_IRQHandler+0x1cc>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d02c      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a54      	ldr	r2, [pc, #336]	; (8001c34 <HAL_DMA_IRQHandler+0x1d0>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d027      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a53      	ldr	r2, [pc, #332]	; (8001c38 <HAL_DMA_IRQHandler+0x1d4>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d022      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a51      	ldr	r2, [pc, #324]	; (8001c3c <HAL_DMA_IRQHandler+0x1d8>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d01d      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a50      	ldr	r2, [pc, #320]	; (8001c40 <HAL_DMA_IRQHandler+0x1dc>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d018      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a4e      	ldr	r2, [pc, #312]	; (8001c44 <HAL_DMA_IRQHandler+0x1e0>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d013      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a4d      	ldr	r2, [pc, #308]	; (8001c48 <HAL_DMA_IRQHandler+0x1e4>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d00e      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a4b      	ldr	r2, [pc, #300]	; (8001c4c <HAL_DMA_IRQHandler+0x1e8>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d009      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a4a      	ldr	r2, [pc, #296]	; (8001c50 <HAL_DMA_IRQHandler+0x1ec>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d004      	beq.n	8001b36 <HAL_DMA_IRQHandler+0xd2>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a48      	ldr	r2, [pc, #288]	; (8001c54 <HAL_DMA_IRQHandler+0x1f0>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d101      	bne.n	8001b3a <HAL_DMA_IRQHandler+0xd6>
 8001b36:	2301      	movs	r3, #1
 8001b38:	e000      	b.n	8001b3c <HAL_DMA_IRQHandler+0xd8>
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	f000 842b 	beq.w	8002398 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b46:	f003 031f 	and.w	r3, r3, #31
 8001b4a:	2208      	movs	r2, #8
 8001b4c:	409a      	lsls	r2, r3
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	4013      	ands	r3, r2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f000 80a2 	beq.w	8001c9c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a2e      	ldr	r2, [pc, #184]	; (8001c18 <HAL_DMA_IRQHandler+0x1b4>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d04a      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a2d      	ldr	r2, [pc, #180]	; (8001c1c <HAL_DMA_IRQHandler+0x1b8>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d045      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a2b      	ldr	r2, [pc, #172]	; (8001c20 <HAL_DMA_IRQHandler+0x1bc>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d040      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a2a      	ldr	r2, [pc, #168]	; (8001c24 <HAL_DMA_IRQHandler+0x1c0>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d03b      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a28      	ldr	r2, [pc, #160]	; (8001c28 <HAL_DMA_IRQHandler+0x1c4>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d036      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a27      	ldr	r2, [pc, #156]	; (8001c2c <HAL_DMA_IRQHandler+0x1c8>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d031      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a25      	ldr	r2, [pc, #148]	; (8001c30 <HAL_DMA_IRQHandler+0x1cc>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d02c      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a24      	ldr	r2, [pc, #144]	; (8001c34 <HAL_DMA_IRQHandler+0x1d0>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d027      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a22      	ldr	r2, [pc, #136]	; (8001c38 <HAL_DMA_IRQHandler+0x1d4>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d022      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a21      	ldr	r2, [pc, #132]	; (8001c3c <HAL_DMA_IRQHandler+0x1d8>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d01d      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a1f      	ldr	r2, [pc, #124]	; (8001c40 <HAL_DMA_IRQHandler+0x1dc>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d018      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a1e      	ldr	r2, [pc, #120]	; (8001c44 <HAL_DMA_IRQHandler+0x1e0>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d013      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a1c      	ldr	r2, [pc, #112]	; (8001c48 <HAL_DMA_IRQHandler+0x1e4>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d00e      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a1b      	ldr	r2, [pc, #108]	; (8001c4c <HAL_DMA_IRQHandler+0x1e8>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d009      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a19      	ldr	r2, [pc, #100]	; (8001c50 <HAL_DMA_IRQHandler+0x1ec>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d004      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0x194>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a18      	ldr	r2, [pc, #96]	; (8001c54 <HAL_DMA_IRQHandler+0x1f0>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d12f      	bne.n	8001c58 <HAL_DMA_IRQHandler+0x1f4>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0304 	and.w	r3, r3, #4
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	bf14      	ite	ne
 8001c06:	2301      	movne	r3, #1
 8001c08:	2300      	moveq	r3, #0
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	e02e      	b.n	8001c6c <HAL_DMA_IRQHandler+0x208>
 8001c0e:	bf00      	nop
 8001c10:	24000000 	.word	0x24000000
 8001c14:	1b4e81b5 	.word	0x1b4e81b5
 8001c18:	40020010 	.word	0x40020010
 8001c1c:	40020028 	.word	0x40020028
 8001c20:	40020040 	.word	0x40020040
 8001c24:	40020058 	.word	0x40020058
 8001c28:	40020070 	.word	0x40020070
 8001c2c:	40020088 	.word	0x40020088
 8001c30:	400200a0 	.word	0x400200a0
 8001c34:	400200b8 	.word	0x400200b8
 8001c38:	40020410 	.word	0x40020410
 8001c3c:	40020428 	.word	0x40020428
 8001c40:	40020440 	.word	0x40020440
 8001c44:	40020458 	.word	0x40020458
 8001c48:	40020470 	.word	0x40020470
 8001c4c:	40020488 	.word	0x40020488
 8001c50:	400204a0 	.word	0x400204a0
 8001c54:	400204b8 	.word	0x400204b8
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0308 	and.w	r3, r3, #8
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	bf14      	ite	ne
 8001c66:	2301      	movne	r3, #1
 8001c68:	2300      	moveq	r3, #0
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d015      	beq.n	8001c9c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f022 0204 	bic.w	r2, r2, #4
 8001c7e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c84:	f003 031f 	and.w	r3, r3, #31
 8001c88:	2208      	movs	r2, #8
 8001c8a:	409a      	lsls	r2, r3
 8001c8c:	6a3b      	ldr	r3, [r7, #32]
 8001c8e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c94:	f043 0201 	orr.w	r2, r3, #1
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ca0:	f003 031f 	and.w	r3, r3, #31
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	fa22 f303 	lsr.w	r3, r2, r3
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d06e      	beq.n	8001d90 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a69      	ldr	r2, [pc, #420]	; (8001e5c <HAL_DMA_IRQHandler+0x3f8>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d04a      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a67      	ldr	r2, [pc, #412]	; (8001e60 <HAL_DMA_IRQHandler+0x3fc>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d045      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a66      	ldr	r2, [pc, #408]	; (8001e64 <HAL_DMA_IRQHandler+0x400>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d040      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a64      	ldr	r2, [pc, #400]	; (8001e68 <HAL_DMA_IRQHandler+0x404>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d03b      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a63      	ldr	r2, [pc, #396]	; (8001e6c <HAL_DMA_IRQHandler+0x408>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d036      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a61      	ldr	r2, [pc, #388]	; (8001e70 <HAL_DMA_IRQHandler+0x40c>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d031      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a60      	ldr	r2, [pc, #384]	; (8001e74 <HAL_DMA_IRQHandler+0x410>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d02c      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a5e      	ldr	r2, [pc, #376]	; (8001e78 <HAL_DMA_IRQHandler+0x414>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d027      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a5d      	ldr	r2, [pc, #372]	; (8001e7c <HAL_DMA_IRQHandler+0x418>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d022      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a5b      	ldr	r2, [pc, #364]	; (8001e80 <HAL_DMA_IRQHandler+0x41c>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d01d      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a5a      	ldr	r2, [pc, #360]	; (8001e84 <HAL_DMA_IRQHandler+0x420>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d018      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a58      	ldr	r2, [pc, #352]	; (8001e88 <HAL_DMA_IRQHandler+0x424>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d013      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a57      	ldr	r2, [pc, #348]	; (8001e8c <HAL_DMA_IRQHandler+0x428>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d00e      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a55      	ldr	r2, [pc, #340]	; (8001e90 <HAL_DMA_IRQHandler+0x42c>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d009      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a54      	ldr	r2, [pc, #336]	; (8001e94 <HAL_DMA_IRQHandler+0x430>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d004      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x2ee>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a52      	ldr	r2, [pc, #328]	; (8001e98 <HAL_DMA_IRQHandler+0x434>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d10a      	bne.n	8001d68 <HAL_DMA_IRQHandler+0x304>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	695b      	ldr	r3, [r3, #20]
 8001d58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	bf14      	ite	ne
 8001d60:	2301      	movne	r3, #1
 8001d62:	2300      	moveq	r3, #0
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	e003      	b.n	8001d70 <HAL_DMA_IRQHandler+0x30c>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2300      	movs	r3, #0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d00d      	beq.n	8001d90 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d78:	f003 031f 	and.w	r3, r3, #31
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	409a      	lsls	r2, r3
 8001d80:	6a3b      	ldr	r3, [r7, #32]
 8001d82:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d88:	f043 0202 	orr.w	r2, r3, #2
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d94:	f003 031f 	and.w	r3, r3, #31
 8001d98:	2204      	movs	r2, #4
 8001d9a:	409a      	lsls	r2, r3
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	f000 808f 	beq.w	8001ec4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a2c      	ldr	r2, [pc, #176]	; (8001e5c <HAL_DMA_IRQHandler+0x3f8>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d04a      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a2a      	ldr	r2, [pc, #168]	; (8001e60 <HAL_DMA_IRQHandler+0x3fc>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d045      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a29      	ldr	r2, [pc, #164]	; (8001e64 <HAL_DMA_IRQHandler+0x400>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d040      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a27      	ldr	r2, [pc, #156]	; (8001e68 <HAL_DMA_IRQHandler+0x404>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d03b      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a26      	ldr	r2, [pc, #152]	; (8001e6c <HAL_DMA_IRQHandler+0x408>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d036      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a24      	ldr	r2, [pc, #144]	; (8001e70 <HAL_DMA_IRQHandler+0x40c>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d031      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a23      	ldr	r2, [pc, #140]	; (8001e74 <HAL_DMA_IRQHandler+0x410>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d02c      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a21      	ldr	r2, [pc, #132]	; (8001e78 <HAL_DMA_IRQHandler+0x414>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d027      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a20      	ldr	r2, [pc, #128]	; (8001e7c <HAL_DMA_IRQHandler+0x418>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d022      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a1e      	ldr	r2, [pc, #120]	; (8001e80 <HAL_DMA_IRQHandler+0x41c>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d01d      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a1d      	ldr	r2, [pc, #116]	; (8001e84 <HAL_DMA_IRQHandler+0x420>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d018      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a1b      	ldr	r2, [pc, #108]	; (8001e88 <HAL_DMA_IRQHandler+0x424>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d013      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a1a      	ldr	r2, [pc, #104]	; (8001e8c <HAL_DMA_IRQHandler+0x428>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d00e      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a18      	ldr	r2, [pc, #96]	; (8001e90 <HAL_DMA_IRQHandler+0x42c>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d009      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a17      	ldr	r2, [pc, #92]	; (8001e94 <HAL_DMA_IRQHandler+0x430>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d004      	beq.n	8001e46 <HAL_DMA_IRQHandler+0x3e2>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a15      	ldr	r2, [pc, #84]	; (8001e98 <HAL_DMA_IRQHandler+0x434>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d12a      	bne.n	8001e9c <HAL_DMA_IRQHandler+0x438>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0302 	and.w	r3, r3, #2
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	bf14      	ite	ne
 8001e54:	2301      	movne	r3, #1
 8001e56:	2300      	moveq	r3, #0
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	e023      	b.n	8001ea4 <HAL_DMA_IRQHandler+0x440>
 8001e5c:	40020010 	.word	0x40020010
 8001e60:	40020028 	.word	0x40020028
 8001e64:	40020040 	.word	0x40020040
 8001e68:	40020058 	.word	0x40020058
 8001e6c:	40020070 	.word	0x40020070
 8001e70:	40020088 	.word	0x40020088
 8001e74:	400200a0 	.word	0x400200a0
 8001e78:	400200b8 	.word	0x400200b8
 8001e7c:	40020410 	.word	0x40020410
 8001e80:	40020428 	.word	0x40020428
 8001e84:	40020440 	.word	0x40020440
 8001e88:	40020458 	.word	0x40020458
 8001e8c:	40020470 	.word	0x40020470
 8001e90:	40020488 	.word	0x40020488
 8001e94:	400204a0 	.word	0x400204a0
 8001e98:	400204b8 	.word	0x400204b8
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d00d      	beq.n	8001ec4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eac:	f003 031f 	and.w	r3, r3, #31
 8001eb0:	2204      	movs	r2, #4
 8001eb2:	409a      	lsls	r2, r3
 8001eb4:	6a3b      	ldr	r3, [r7, #32]
 8001eb6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ebc:	f043 0204 	orr.w	r2, r3, #4
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ec8:	f003 031f 	and.w	r3, r3, #31
 8001ecc:	2210      	movs	r2, #16
 8001ece:	409a      	lsls	r2, r3
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f000 80a6 	beq.w	8002026 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a85      	ldr	r2, [pc, #532]	; (80020f4 <HAL_DMA_IRQHandler+0x690>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d04a      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a83      	ldr	r2, [pc, #524]	; (80020f8 <HAL_DMA_IRQHandler+0x694>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d045      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a82      	ldr	r2, [pc, #520]	; (80020fc <HAL_DMA_IRQHandler+0x698>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d040      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a80      	ldr	r2, [pc, #512]	; (8002100 <HAL_DMA_IRQHandler+0x69c>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d03b      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a7f      	ldr	r2, [pc, #508]	; (8002104 <HAL_DMA_IRQHandler+0x6a0>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d036      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a7d      	ldr	r2, [pc, #500]	; (8002108 <HAL_DMA_IRQHandler+0x6a4>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d031      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a7c      	ldr	r2, [pc, #496]	; (800210c <HAL_DMA_IRQHandler+0x6a8>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d02c      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a7a      	ldr	r2, [pc, #488]	; (8002110 <HAL_DMA_IRQHandler+0x6ac>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d027      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a79      	ldr	r2, [pc, #484]	; (8002114 <HAL_DMA_IRQHandler+0x6b0>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d022      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a77      	ldr	r2, [pc, #476]	; (8002118 <HAL_DMA_IRQHandler+0x6b4>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d01d      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a76      	ldr	r2, [pc, #472]	; (800211c <HAL_DMA_IRQHandler+0x6b8>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d018      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a74      	ldr	r2, [pc, #464]	; (8002120 <HAL_DMA_IRQHandler+0x6bc>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d013      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a73      	ldr	r2, [pc, #460]	; (8002124 <HAL_DMA_IRQHandler+0x6c0>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d00e      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a71      	ldr	r2, [pc, #452]	; (8002128 <HAL_DMA_IRQHandler+0x6c4>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d009      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a70      	ldr	r2, [pc, #448]	; (800212c <HAL_DMA_IRQHandler+0x6c8>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d004      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x516>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a6e      	ldr	r2, [pc, #440]	; (8002130 <HAL_DMA_IRQHandler+0x6cc>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d10a      	bne.n	8001f90 <HAL_DMA_IRQHandler+0x52c>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0308 	and.w	r3, r3, #8
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	bf14      	ite	ne
 8001f88:	2301      	movne	r3, #1
 8001f8a:	2300      	moveq	r3, #0
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	e009      	b.n	8001fa4 <HAL_DMA_IRQHandler+0x540>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0304 	and.w	r3, r3, #4
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	bf14      	ite	ne
 8001f9e:	2301      	movne	r3, #1
 8001fa0:	2300      	moveq	r3, #0
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d03e      	beq.n	8002026 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fac:	f003 031f 	and.w	r3, r3, #31
 8001fb0:	2210      	movs	r2, #16
 8001fb2:	409a      	lsls	r2, r3
 8001fb4:	6a3b      	ldr	r3, [r7, #32]
 8001fb6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d018      	beq.n	8001ff8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d108      	bne.n	8001fe6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d024      	beq.n	8002026 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	4798      	blx	r3
 8001fe4:	e01f      	b.n	8002026 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d01b      	beq.n	8002026 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	4798      	blx	r3
 8001ff6:	e016      	b.n	8002026 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002002:	2b00      	cmp	r3, #0
 8002004:	d107      	bne.n	8002016 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 0208 	bic.w	r2, r2, #8
 8002014:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800202a:	f003 031f 	and.w	r3, r3, #31
 800202e:	2220      	movs	r2, #32
 8002030:	409a      	lsls	r2, r3
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	4013      	ands	r3, r2
 8002036:	2b00      	cmp	r3, #0
 8002038:	f000 8110 	beq.w	800225c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a2c      	ldr	r2, [pc, #176]	; (80020f4 <HAL_DMA_IRQHandler+0x690>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d04a      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a2b      	ldr	r2, [pc, #172]	; (80020f8 <HAL_DMA_IRQHandler+0x694>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d045      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a29      	ldr	r2, [pc, #164]	; (80020fc <HAL_DMA_IRQHandler+0x698>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d040      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a28      	ldr	r2, [pc, #160]	; (8002100 <HAL_DMA_IRQHandler+0x69c>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d03b      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a26      	ldr	r2, [pc, #152]	; (8002104 <HAL_DMA_IRQHandler+0x6a0>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d036      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a25      	ldr	r2, [pc, #148]	; (8002108 <HAL_DMA_IRQHandler+0x6a4>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d031      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a23      	ldr	r2, [pc, #140]	; (800210c <HAL_DMA_IRQHandler+0x6a8>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d02c      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a22      	ldr	r2, [pc, #136]	; (8002110 <HAL_DMA_IRQHandler+0x6ac>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d027      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a20      	ldr	r2, [pc, #128]	; (8002114 <HAL_DMA_IRQHandler+0x6b0>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d022      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a1f      	ldr	r2, [pc, #124]	; (8002118 <HAL_DMA_IRQHandler+0x6b4>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d01d      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a1d      	ldr	r2, [pc, #116]	; (800211c <HAL_DMA_IRQHandler+0x6b8>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d018      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a1c      	ldr	r2, [pc, #112]	; (8002120 <HAL_DMA_IRQHandler+0x6bc>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d013      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a1a      	ldr	r2, [pc, #104]	; (8002124 <HAL_DMA_IRQHandler+0x6c0>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d00e      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a19      	ldr	r2, [pc, #100]	; (8002128 <HAL_DMA_IRQHandler+0x6c4>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d009      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a17      	ldr	r2, [pc, #92]	; (800212c <HAL_DMA_IRQHandler+0x6c8>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d004      	beq.n	80020dc <HAL_DMA_IRQHandler+0x678>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a16      	ldr	r2, [pc, #88]	; (8002130 <HAL_DMA_IRQHandler+0x6cc>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d12b      	bne.n	8002134 <HAL_DMA_IRQHandler+0x6d0>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0310 	and.w	r3, r3, #16
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	bf14      	ite	ne
 80020ea:	2301      	movne	r3, #1
 80020ec:	2300      	moveq	r3, #0
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	e02a      	b.n	8002148 <HAL_DMA_IRQHandler+0x6e4>
 80020f2:	bf00      	nop
 80020f4:	40020010 	.word	0x40020010
 80020f8:	40020028 	.word	0x40020028
 80020fc:	40020040 	.word	0x40020040
 8002100:	40020058 	.word	0x40020058
 8002104:	40020070 	.word	0x40020070
 8002108:	40020088 	.word	0x40020088
 800210c:	400200a0 	.word	0x400200a0
 8002110:	400200b8 	.word	0x400200b8
 8002114:	40020410 	.word	0x40020410
 8002118:	40020428 	.word	0x40020428
 800211c:	40020440 	.word	0x40020440
 8002120:	40020458 	.word	0x40020458
 8002124:	40020470 	.word	0x40020470
 8002128:	40020488 	.word	0x40020488
 800212c:	400204a0 	.word	0x400204a0
 8002130:	400204b8 	.word	0x400204b8
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0302 	and.w	r3, r3, #2
 800213e:	2b00      	cmp	r3, #0
 8002140:	bf14      	ite	ne
 8002142:	2301      	movne	r3, #1
 8002144:	2300      	moveq	r3, #0
 8002146:	b2db      	uxtb	r3, r3
 8002148:	2b00      	cmp	r3, #0
 800214a:	f000 8087 	beq.w	800225c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002152:	f003 031f 	and.w	r3, r3, #31
 8002156:	2220      	movs	r2, #32
 8002158:	409a      	lsls	r2, r3
 800215a:	6a3b      	ldr	r3, [r7, #32]
 800215c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002164:	b2db      	uxtb	r3, r3
 8002166:	2b04      	cmp	r3, #4
 8002168:	d139      	bne.n	80021de <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f022 0216 	bic.w	r2, r2, #22
 8002178:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	695a      	ldr	r2, [r3, #20]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002188:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218e:	2b00      	cmp	r3, #0
 8002190:	d103      	bne.n	800219a <HAL_DMA_IRQHandler+0x736>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002196:	2b00      	cmp	r3, #0
 8002198:	d007      	beq.n	80021aa <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f022 0208 	bic.w	r2, r2, #8
 80021a8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021ae:	f003 031f 	and.w	r3, r3, #31
 80021b2:	223f      	movs	r2, #63	; 0x3f
 80021b4:	409a      	lsls	r2, r3
 80021b6:	6a3b      	ldr	r3, [r7, #32]
 80021b8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2201      	movs	r2, #1
 80021be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f000 834a 	beq.w	8002868 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	4798      	blx	r3
          }
          return;
 80021dc:	e344      	b.n	8002868 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d018      	beq.n	800221e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d108      	bne.n	800220c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d02c      	beq.n	800225c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	4798      	blx	r3
 800220a:	e027      	b.n	800225c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002210:	2b00      	cmp	r3, #0
 8002212:	d023      	beq.n	800225c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	4798      	blx	r3
 800221c:	e01e      	b.n	800225c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002228:	2b00      	cmp	r3, #0
 800222a:	d10f      	bne.n	800224c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f022 0210 	bic.w	r2, r2, #16
 800223a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002250:	2b00      	cmp	r3, #0
 8002252:	d003      	beq.n	800225c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002260:	2b00      	cmp	r3, #0
 8002262:	f000 8306 	beq.w	8002872 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800226a:	f003 0301 	and.w	r3, r3, #1
 800226e:	2b00      	cmp	r3, #0
 8002270:	f000 8088 	beq.w	8002384 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2204      	movs	r2, #4
 8002278:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a7a      	ldr	r2, [pc, #488]	; (800246c <HAL_DMA_IRQHandler+0xa08>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d04a      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a79      	ldr	r2, [pc, #484]	; (8002470 <HAL_DMA_IRQHandler+0xa0c>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d045      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a77      	ldr	r2, [pc, #476]	; (8002474 <HAL_DMA_IRQHandler+0xa10>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d040      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a76      	ldr	r2, [pc, #472]	; (8002478 <HAL_DMA_IRQHandler+0xa14>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d03b      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a74      	ldr	r2, [pc, #464]	; (800247c <HAL_DMA_IRQHandler+0xa18>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d036      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a73      	ldr	r2, [pc, #460]	; (8002480 <HAL_DMA_IRQHandler+0xa1c>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d031      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a71      	ldr	r2, [pc, #452]	; (8002484 <HAL_DMA_IRQHandler+0xa20>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d02c      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a70      	ldr	r2, [pc, #448]	; (8002488 <HAL_DMA_IRQHandler+0xa24>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d027      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a6e      	ldr	r2, [pc, #440]	; (800248c <HAL_DMA_IRQHandler+0xa28>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d022      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a6d      	ldr	r2, [pc, #436]	; (8002490 <HAL_DMA_IRQHandler+0xa2c>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d01d      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a6b      	ldr	r2, [pc, #428]	; (8002494 <HAL_DMA_IRQHandler+0xa30>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d018      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a6a      	ldr	r2, [pc, #424]	; (8002498 <HAL_DMA_IRQHandler+0xa34>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d013      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a68      	ldr	r2, [pc, #416]	; (800249c <HAL_DMA_IRQHandler+0xa38>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d00e      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a67      	ldr	r2, [pc, #412]	; (80024a0 <HAL_DMA_IRQHandler+0xa3c>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d009      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a65      	ldr	r2, [pc, #404]	; (80024a4 <HAL_DMA_IRQHandler+0xa40>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d004      	beq.n	800231c <HAL_DMA_IRQHandler+0x8b8>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a64      	ldr	r2, [pc, #400]	; (80024a8 <HAL_DMA_IRQHandler+0xa44>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d108      	bne.n	800232e <HAL_DMA_IRQHandler+0x8ca>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f022 0201 	bic.w	r2, r2, #1
 800232a:	601a      	str	r2, [r3, #0]
 800232c:	e007      	b.n	800233e <HAL_DMA_IRQHandler+0x8da>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f022 0201 	bic.w	r2, r2, #1
 800233c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	3301      	adds	r3, #1
 8002342:	60fb      	str	r3, [r7, #12]
 8002344:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002346:	429a      	cmp	r2, r3
 8002348:	d307      	bcc.n	800235a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0301 	and.w	r3, r3, #1
 8002354:	2b00      	cmp	r3, #0
 8002356:	d1f2      	bne.n	800233e <HAL_DMA_IRQHandler+0x8da>
 8002358:	e000      	b.n	800235c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800235a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	2b00      	cmp	r3, #0
 8002368:	d004      	beq.n	8002374 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2203      	movs	r2, #3
 800236e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8002372:	e003      	b.n	800237c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002388:	2b00      	cmp	r3, #0
 800238a:	f000 8272 	beq.w	8002872 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	4798      	blx	r3
 8002396:	e26c      	b.n	8002872 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a43      	ldr	r2, [pc, #268]	; (80024ac <HAL_DMA_IRQHandler+0xa48>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d022      	beq.n	80023e8 <HAL_DMA_IRQHandler+0x984>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a42      	ldr	r2, [pc, #264]	; (80024b0 <HAL_DMA_IRQHandler+0xa4c>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d01d      	beq.n	80023e8 <HAL_DMA_IRQHandler+0x984>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a40      	ldr	r2, [pc, #256]	; (80024b4 <HAL_DMA_IRQHandler+0xa50>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d018      	beq.n	80023e8 <HAL_DMA_IRQHandler+0x984>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a3f      	ldr	r2, [pc, #252]	; (80024b8 <HAL_DMA_IRQHandler+0xa54>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d013      	beq.n	80023e8 <HAL_DMA_IRQHandler+0x984>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a3d      	ldr	r2, [pc, #244]	; (80024bc <HAL_DMA_IRQHandler+0xa58>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d00e      	beq.n	80023e8 <HAL_DMA_IRQHandler+0x984>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a3c      	ldr	r2, [pc, #240]	; (80024c0 <HAL_DMA_IRQHandler+0xa5c>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d009      	beq.n	80023e8 <HAL_DMA_IRQHandler+0x984>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a3a      	ldr	r2, [pc, #232]	; (80024c4 <HAL_DMA_IRQHandler+0xa60>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d004      	beq.n	80023e8 <HAL_DMA_IRQHandler+0x984>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a39      	ldr	r2, [pc, #228]	; (80024c8 <HAL_DMA_IRQHandler+0xa64>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d101      	bne.n	80023ec <HAL_DMA_IRQHandler+0x988>
 80023e8:	2301      	movs	r3, #1
 80023ea:	e000      	b.n	80023ee <HAL_DMA_IRQHandler+0x98a>
 80023ec:	2300      	movs	r3, #0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f000 823f 	beq.w	8002872 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002400:	f003 031f 	and.w	r3, r3, #31
 8002404:	2204      	movs	r2, #4
 8002406:	409a      	lsls	r2, r3
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	4013      	ands	r3, r2
 800240c:	2b00      	cmp	r3, #0
 800240e:	f000 80cd 	beq.w	80025ac <HAL_DMA_IRQHandler+0xb48>
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	f003 0304 	and.w	r3, r3, #4
 8002418:	2b00      	cmp	r3, #0
 800241a:	f000 80c7 	beq.w	80025ac <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002422:	f003 031f 	and.w	r3, r3, #31
 8002426:	2204      	movs	r2, #4
 8002428:	409a      	lsls	r2, r3
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002434:	2b00      	cmp	r3, #0
 8002436:	d049      	beq.n	80024cc <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d109      	bne.n	8002456 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002446:	2b00      	cmp	r3, #0
 8002448:	f000 8210 	beq.w	800286c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002454:	e20a      	b.n	800286c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245a:	2b00      	cmp	r3, #0
 800245c:	f000 8206 	beq.w	800286c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002468:	e200      	b.n	800286c <HAL_DMA_IRQHandler+0xe08>
 800246a:	bf00      	nop
 800246c:	40020010 	.word	0x40020010
 8002470:	40020028 	.word	0x40020028
 8002474:	40020040 	.word	0x40020040
 8002478:	40020058 	.word	0x40020058
 800247c:	40020070 	.word	0x40020070
 8002480:	40020088 	.word	0x40020088
 8002484:	400200a0 	.word	0x400200a0
 8002488:	400200b8 	.word	0x400200b8
 800248c:	40020410 	.word	0x40020410
 8002490:	40020428 	.word	0x40020428
 8002494:	40020440 	.word	0x40020440
 8002498:	40020458 	.word	0x40020458
 800249c:	40020470 	.word	0x40020470
 80024a0:	40020488 	.word	0x40020488
 80024a4:	400204a0 	.word	0x400204a0
 80024a8:	400204b8 	.word	0x400204b8
 80024ac:	58025408 	.word	0x58025408
 80024b0:	5802541c 	.word	0x5802541c
 80024b4:	58025430 	.word	0x58025430
 80024b8:	58025444 	.word	0x58025444
 80024bc:	58025458 	.word	0x58025458
 80024c0:	5802546c 	.word	0x5802546c
 80024c4:	58025480 	.word	0x58025480
 80024c8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	f003 0320 	and.w	r3, r3, #32
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d160      	bne.n	8002598 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a7f      	ldr	r2, [pc, #508]	; (80026d8 <HAL_DMA_IRQHandler+0xc74>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d04a      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a7d      	ldr	r2, [pc, #500]	; (80026dc <HAL_DMA_IRQHandler+0xc78>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d045      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a7c      	ldr	r2, [pc, #496]	; (80026e0 <HAL_DMA_IRQHandler+0xc7c>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d040      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a7a      	ldr	r2, [pc, #488]	; (80026e4 <HAL_DMA_IRQHandler+0xc80>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d03b      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a79      	ldr	r2, [pc, #484]	; (80026e8 <HAL_DMA_IRQHandler+0xc84>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d036      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a77      	ldr	r2, [pc, #476]	; (80026ec <HAL_DMA_IRQHandler+0xc88>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d031      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a76      	ldr	r2, [pc, #472]	; (80026f0 <HAL_DMA_IRQHandler+0xc8c>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d02c      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a74      	ldr	r2, [pc, #464]	; (80026f4 <HAL_DMA_IRQHandler+0xc90>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d027      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a73      	ldr	r2, [pc, #460]	; (80026f8 <HAL_DMA_IRQHandler+0xc94>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d022      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a71      	ldr	r2, [pc, #452]	; (80026fc <HAL_DMA_IRQHandler+0xc98>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d01d      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a70      	ldr	r2, [pc, #448]	; (8002700 <HAL_DMA_IRQHandler+0xc9c>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d018      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a6e      	ldr	r2, [pc, #440]	; (8002704 <HAL_DMA_IRQHandler+0xca0>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d013      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a6d      	ldr	r2, [pc, #436]	; (8002708 <HAL_DMA_IRQHandler+0xca4>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d00e      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a6b      	ldr	r2, [pc, #428]	; (800270c <HAL_DMA_IRQHandler+0xca8>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d009      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a6a      	ldr	r2, [pc, #424]	; (8002710 <HAL_DMA_IRQHandler+0xcac>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d004      	beq.n	8002576 <HAL_DMA_IRQHandler+0xb12>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a68      	ldr	r2, [pc, #416]	; (8002714 <HAL_DMA_IRQHandler+0xcb0>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d108      	bne.n	8002588 <HAL_DMA_IRQHandler+0xb24>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 0208 	bic.w	r2, r2, #8
 8002584:	601a      	str	r2, [r3, #0]
 8002586:	e007      	b.n	8002598 <HAL_DMA_IRQHandler+0xb34>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f022 0204 	bic.w	r2, r2, #4
 8002596:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259c:	2b00      	cmp	r3, #0
 800259e:	f000 8165 	beq.w	800286c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80025aa:	e15f      	b.n	800286c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b0:	f003 031f 	and.w	r3, r3, #31
 80025b4:	2202      	movs	r2, #2
 80025b6:	409a      	lsls	r2, r3
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	4013      	ands	r3, r2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f000 80c5 	beq.w	800274c <HAL_DMA_IRQHandler+0xce8>
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f000 80bf 	beq.w	800274c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025d2:	f003 031f 	and.w	r3, r3, #31
 80025d6:	2202      	movs	r2, #2
 80025d8:	409a      	lsls	r2, r3
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d018      	beq.n	800261a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d109      	bne.n	8002606 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	f000 813a 	beq.w	8002870 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002604:	e134      	b.n	8002870 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800260a:	2b00      	cmp	r3, #0
 800260c:	f000 8130 	beq.w	8002870 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002618:	e12a      	b.n	8002870 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	f003 0320 	and.w	r3, r3, #32
 8002620:	2b00      	cmp	r3, #0
 8002622:	f040 8089 	bne.w	8002738 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a2b      	ldr	r2, [pc, #172]	; (80026d8 <HAL_DMA_IRQHandler+0xc74>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d04a      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a29      	ldr	r2, [pc, #164]	; (80026dc <HAL_DMA_IRQHandler+0xc78>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d045      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a28      	ldr	r2, [pc, #160]	; (80026e0 <HAL_DMA_IRQHandler+0xc7c>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d040      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a26      	ldr	r2, [pc, #152]	; (80026e4 <HAL_DMA_IRQHandler+0xc80>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d03b      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a25      	ldr	r2, [pc, #148]	; (80026e8 <HAL_DMA_IRQHandler+0xc84>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d036      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a23      	ldr	r2, [pc, #140]	; (80026ec <HAL_DMA_IRQHandler+0xc88>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d031      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a22      	ldr	r2, [pc, #136]	; (80026f0 <HAL_DMA_IRQHandler+0xc8c>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d02c      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a20      	ldr	r2, [pc, #128]	; (80026f4 <HAL_DMA_IRQHandler+0xc90>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d027      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a1f      	ldr	r2, [pc, #124]	; (80026f8 <HAL_DMA_IRQHandler+0xc94>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d022      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a1d      	ldr	r2, [pc, #116]	; (80026fc <HAL_DMA_IRQHandler+0xc98>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d01d      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a1c      	ldr	r2, [pc, #112]	; (8002700 <HAL_DMA_IRQHandler+0xc9c>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d018      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a1a      	ldr	r2, [pc, #104]	; (8002704 <HAL_DMA_IRQHandler+0xca0>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d013      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a19      	ldr	r2, [pc, #100]	; (8002708 <HAL_DMA_IRQHandler+0xca4>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d00e      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a17      	ldr	r2, [pc, #92]	; (800270c <HAL_DMA_IRQHandler+0xca8>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d009      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a16      	ldr	r2, [pc, #88]	; (8002710 <HAL_DMA_IRQHandler+0xcac>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d004      	beq.n	80026c6 <HAL_DMA_IRQHandler+0xc62>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a14      	ldr	r2, [pc, #80]	; (8002714 <HAL_DMA_IRQHandler+0xcb0>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d128      	bne.n	8002718 <HAL_DMA_IRQHandler+0xcb4>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f022 0214 	bic.w	r2, r2, #20
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	e027      	b.n	8002728 <HAL_DMA_IRQHandler+0xcc4>
 80026d8:	40020010 	.word	0x40020010
 80026dc:	40020028 	.word	0x40020028
 80026e0:	40020040 	.word	0x40020040
 80026e4:	40020058 	.word	0x40020058
 80026e8:	40020070 	.word	0x40020070
 80026ec:	40020088 	.word	0x40020088
 80026f0:	400200a0 	.word	0x400200a0
 80026f4:	400200b8 	.word	0x400200b8
 80026f8:	40020410 	.word	0x40020410
 80026fc:	40020428 	.word	0x40020428
 8002700:	40020440 	.word	0x40020440
 8002704:	40020458 	.word	0x40020458
 8002708:	40020470 	.word	0x40020470
 800270c:	40020488 	.word	0x40020488
 8002710:	400204a0 	.word	0x400204a0
 8002714:	400204b8 	.word	0x400204b8
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f022 020a 	bic.w	r2, r2, #10
 8002726:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800273c:	2b00      	cmp	r3, #0
 800273e:	f000 8097 	beq.w	8002870 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800274a:	e091      	b.n	8002870 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002750:	f003 031f 	and.w	r3, r3, #31
 8002754:	2208      	movs	r2, #8
 8002756:	409a      	lsls	r2, r3
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	4013      	ands	r3, r2
 800275c:	2b00      	cmp	r3, #0
 800275e:	f000 8088 	beq.w	8002872 <HAL_DMA_IRQHandler+0xe0e>
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	f003 0308 	and.w	r3, r3, #8
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 8082 	beq.w	8002872 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a41      	ldr	r2, [pc, #260]	; (8002878 <HAL_DMA_IRQHandler+0xe14>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d04a      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a3f      	ldr	r2, [pc, #252]	; (800287c <HAL_DMA_IRQHandler+0xe18>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d045      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a3e      	ldr	r2, [pc, #248]	; (8002880 <HAL_DMA_IRQHandler+0xe1c>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d040      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a3c      	ldr	r2, [pc, #240]	; (8002884 <HAL_DMA_IRQHandler+0xe20>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d03b      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a3b      	ldr	r2, [pc, #236]	; (8002888 <HAL_DMA_IRQHandler+0xe24>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d036      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a39      	ldr	r2, [pc, #228]	; (800288c <HAL_DMA_IRQHandler+0xe28>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d031      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a38      	ldr	r2, [pc, #224]	; (8002890 <HAL_DMA_IRQHandler+0xe2c>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d02c      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a36      	ldr	r2, [pc, #216]	; (8002894 <HAL_DMA_IRQHandler+0xe30>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d027      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a35      	ldr	r2, [pc, #212]	; (8002898 <HAL_DMA_IRQHandler+0xe34>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d022      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a33      	ldr	r2, [pc, #204]	; (800289c <HAL_DMA_IRQHandler+0xe38>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d01d      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a32      	ldr	r2, [pc, #200]	; (80028a0 <HAL_DMA_IRQHandler+0xe3c>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d018      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a30      	ldr	r2, [pc, #192]	; (80028a4 <HAL_DMA_IRQHandler+0xe40>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d013      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a2f      	ldr	r2, [pc, #188]	; (80028a8 <HAL_DMA_IRQHandler+0xe44>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d00e      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a2d      	ldr	r2, [pc, #180]	; (80028ac <HAL_DMA_IRQHandler+0xe48>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d009      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a2c      	ldr	r2, [pc, #176]	; (80028b0 <HAL_DMA_IRQHandler+0xe4c>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d004      	beq.n	800280e <HAL_DMA_IRQHandler+0xdaa>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a2a      	ldr	r2, [pc, #168]	; (80028b4 <HAL_DMA_IRQHandler+0xe50>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d108      	bne.n	8002820 <HAL_DMA_IRQHandler+0xdbc>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f022 021c 	bic.w	r2, r2, #28
 800281c:	601a      	str	r2, [r3, #0]
 800281e:	e007      	b.n	8002830 <HAL_DMA_IRQHandler+0xdcc>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f022 020e 	bic.w	r2, r2, #14
 800282e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002834:	f003 031f 	and.w	r3, r3, #31
 8002838:	2201      	movs	r2, #1
 800283a:	409a      	lsls	r2, r3
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2201      	movs	r2, #1
 800284a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800285a:	2b00      	cmp	r3, #0
 800285c:	d009      	beq.n	8002872 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	4798      	blx	r3
 8002866:	e004      	b.n	8002872 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002868:	bf00      	nop
 800286a:	e002      	b.n	8002872 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800286c:	bf00      	nop
 800286e:	e000      	b.n	8002872 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002870:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002872:	3728      	adds	r7, #40	; 0x28
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	40020010 	.word	0x40020010
 800287c:	40020028 	.word	0x40020028
 8002880:	40020040 	.word	0x40020040
 8002884:	40020058 	.word	0x40020058
 8002888:	40020070 	.word	0x40020070
 800288c:	40020088 	.word	0x40020088
 8002890:	400200a0 	.word	0x400200a0
 8002894:	400200b8 	.word	0x400200b8
 8002898:	40020410 	.word	0x40020410
 800289c:	40020428 	.word	0x40020428
 80028a0:	40020440 	.word	0x40020440
 80028a4:	40020458 	.word	0x40020458
 80028a8:	40020470 	.word	0x40020470
 80028ac:	40020488 	.word	0x40020488
 80028b0:	400204a0 	.word	0x400204a0
 80028b4:	400204b8 	.word	0x400204b8

080028b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b085      	sub	sp, #20
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a42      	ldr	r2, [pc, #264]	; (80029d0 <DMA_CalcBaseAndBitshift+0x118>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d04a      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a41      	ldr	r2, [pc, #260]	; (80029d4 <DMA_CalcBaseAndBitshift+0x11c>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d045      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a3f      	ldr	r2, [pc, #252]	; (80029d8 <DMA_CalcBaseAndBitshift+0x120>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d040      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a3e      	ldr	r2, [pc, #248]	; (80029dc <DMA_CalcBaseAndBitshift+0x124>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d03b      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a3c      	ldr	r2, [pc, #240]	; (80029e0 <DMA_CalcBaseAndBitshift+0x128>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d036      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a3b      	ldr	r2, [pc, #236]	; (80029e4 <DMA_CalcBaseAndBitshift+0x12c>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d031      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a39      	ldr	r2, [pc, #228]	; (80029e8 <DMA_CalcBaseAndBitshift+0x130>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d02c      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a38      	ldr	r2, [pc, #224]	; (80029ec <DMA_CalcBaseAndBitshift+0x134>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d027      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a36      	ldr	r2, [pc, #216]	; (80029f0 <DMA_CalcBaseAndBitshift+0x138>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d022      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a35      	ldr	r2, [pc, #212]	; (80029f4 <DMA_CalcBaseAndBitshift+0x13c>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d01d      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a33      	ldr	r2, [pc, #204]	; (80029f8 <DMA_CalcBaseAndBitshift+0x140>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d018      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a32      	ldr	r2, [pc, #200]	; (80029fc <DMA_CalcBaseAndBitshift+0x144>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d013      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a30      	ldr	r2, [pc, #192]	; (8002a00 <DMA_CalcBaseAndBitshift+0x148>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d00e      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a2f      	ldr	r2, [pc, #188]	; (8002a04 <DMA_CalcBaseAndBitshift+0x14c>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d009      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a2d      	ldr	r2, [pc, #180]	; (8002a08 <DMA_CalcBaseAndBitshift+0x150>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d004      	beq.n	8002960 <DMA_CalcBaseAndBitshift+0xa8>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a2c      	ldr	r2, [pc, #176]	; (8002a0c <DMA_CalcBaseAndBitshift+0x154>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d101      	bne.n	8002964 <DMA_CalcBaseAndBitshift+0xac>
 8002960:	2301      	movs	r3, #1
 8002962:	e000      	b.n	8002966 <DMA_CalcBaseAndBitshift+0xae>
 8002964:	2300      	movs	r3, #0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d024      	beq.n	80029b4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	b2db      	uxtb	r3, r3
 8002970:	3b10      	subs	r3, #16
 8002972:	4a27      	ldr	r2, [pc, #156]	; (8002a10 <DMA_CalcBaseAndBitshift+0x158>)
 8002974:	fba2 2303 	umull	r2, r3, r2, r3
 8002978:	091b      	lsrs	r3, r3, #4
 800297a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f003 0307 	and.w	r3, r3, #7
 8002982:	4a24      	ldr	r2, [pc, #144]	; (8002a14 <DMA_CalcBaseAndBitshift+0x15c>)
 8002984:	5cd3      	ldrb	r3, [r2, r3]
 8002986:	461a      	mov	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2b03      	cmp	r3, #3
 8002990:	d908      	bls.n	80029a4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	461a      	mov	r2, r3
 8002998:	4b1f      	ldr	r3, [pc, #124]	; (8002a18 <DMA_CalcBaseAndBitshift+0x160>)
 800299a:	4013      	ands	r3, r2
 800299c:	1d1a      	adds	r2, r3, #4
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	659a      	str	r2, [r3, #88]	; 0x58
 80029a2:	e00d      	b.n	80029c0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	461a      	mov	r2, r3
 80029aa:	4b1b      	ldr	r3, [pc, #108]	; (8002a18 <DMA_CalcBaseAndBitshift+0x160>)
 80029ac:	4013      	ands	r3, r2
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	6593      	str	r3, [r2, #88]	; 0x58
 80029b2:	e005      	b.n	80029c0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3714      	adds	r7, #20
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr
 80029d0:	40020010 	.word	0x40020010
 80029d4:	40020028 	.word	0x40020028
 80029d8:	40020040 	.word	0x40020040
 80029dc:	40020058 	.word	0x40020058
 80029e0:	40020070 	.word	0x40020070
 80029e4:	40020088 	.word	0x40020088
 80029e8:	400200a0 	.word	0x400200a0
 80029ec:	400200b8 	.word	0x400200b8
 80029f0:	40020410 	.word	0x40020410
 80029f4:	40020428 	.word	0x40020428
 80029f8:	40020440 	.word	0x40020440
 80029fc:	40020458 	.word	0x40020458
 8002a00:	40020470 	.word	0x40020470
 8002a04:	40020488 	.word	0x40020488
 8002a08:	400204a0 	.word	0x400204a0
 8002a0c:	400204b8 	.word	0x400204b8
 8002a10:	aaaaaaab 	.word	0xaaaaaaab
 8002a14:	08008a80 	.word	0x08008a80
 8002a18:	fffffc00 	.word	0xfffffc00

08002a1c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a24:	2300      	movs	r3, #0
 8002a26:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d120      	bne.n	8002a72 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a34:	2b03      	cmp	r3, #3
 8002a36:	d858      	bhi.n	8002aea <DMA_CheckFifoParam+0xce>
 8002a38:	a201      	add	r2, pc, #4	; (adr r2, 8002a40 <DMA_CheckFifoParam+0x24>)
 8002a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a3e:	bf00      	nop
 8002a40:	08002a51 	.word	0x08002a51
 8002a44:	08002a63 	.word	0x08002a63
 8002a48:	08002a51 	.word	0x08002a51
 8002a4c:	08002aeb 	.word	0x08002aeb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d048      	beq.n	8002aee <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002a60:	e045      	b.n	8002aee <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a66:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a6a:	d142      	bne.n	8002af2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002a70:	e03f      	b.n	8002af2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	699b      	ldr	r3, [r3, #24]
 8002a76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a7a:	d123      	bne.n	8002ac4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a80:	2b03      	cmp	r3, #3
 8002a82:	d838      	bhi.n	8002af6 <DMA_CheckFifoParam+0xda>
 8002a84:	a201      	add	r2, pc, #4	; (adr r2, 8002a8c <DMA_CheckFifoParam+0x70>)
 8002a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a8a:	bf00      	nop
 8002a8c:	08002a9d 	.word	0x08002a9d
 8002a90:	08002aa3 	.word	0x08002aa3
 8002a94:	08002a9d 	.word	0x08002a9d
 8002a98:	08002ab5 	.word	0x08002ab5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	73fb      	strb	r3, [r7, #15]
        break;
 8002aa0:	e030      	b.n	8002b04 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d025      	beq.n	8002afa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002ab2:	e022      	b.n	8002afa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002abc:	d11f      	bne.n	8002afe <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002ac2:	e01c      	b.n	8002afe <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d902      	bls.n	8002ad2 <DMA_CheckFifoParam+0xb6>
 8002acc:	2b03      	cmp	r3, #3
 8002ace:	d003      	beq.n	8002ad8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8002ad0:	e018      	b.n	8002b04 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	73fb      	strb	r3, [r7, #15]
        break;
 8002ad6:	e015      	b.n	8002b04 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002adc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d00e      	beq.n	8002b02 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	73fb      	strb	r3, [r7, #15]
    break;
 8002ae8:	e00b      	b.n	8002b02 <DMA_CheckFifoParam+0xe6>
        break;
 8002aea:	bf00      	nop
 8002aec:	e00a      	b.n	8002b04 <DMA_CheckFifoParam+0xe8>
        break;
 8002aee:	bf00      	nop
 8002af0:	e008      	b.n	8002b04 <DMA_CheckFifoParam+0xe8>
        break;
 8002af2:	bf00      	nop
 8002af4:	e006      	b.n	8002b04 <DMA_CheckFifoParam+0xe8>
        break;
 8002af6:	bf00      	nop
 8002af8:	e004      	b.n	8002b04 <DMA_CheckFifoParam+0xe8>
        break;
 8002afa:	bf00      	nop
 8002afc:	e002      	b.n	8002b04 <DMA_CheckFifoParam+0xe8>
        break;
 8002afe:	bf00      	nop
 8002b00:	e000      	b.n	8002b04 <DMA_CheckFifoParam+0xe8>
    break;
 8002b02:	bf00      	nop
    }
  }

  return status;
 8002b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3714      	adds	r7, #20
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop

08002b14 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a38      	ldr	r2, [pc, #224]	; (8002c08 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d022      	beq.n	8002b72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a36      	ldr	r2, [pc, #216]	; (8002c0c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d01d      	beq.n	8002b72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a35      	ldr	r2, [pc, #212]	; (8002c10 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d018      	beq.n	8002b72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a33      	ldr	r2, [pc, #204]	; (8002c14 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d013      	beq.n	8002b72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a32      	ldr	r2, [pc, #200]	; (8002c18 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d00e      	beq.n	8002b72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a30      	ldr	r2, [pc, #192]	; (8002c1c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d009      	beq.n	8002b72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a2f      	ldr	r2, [pc, #188]	; (8002c20 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d004      	beq.n	8002b72 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a2d      	ldr	r2, [pc, #180]	; (8002c24 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d101      	bne.n	8002b76 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8002b72:	2301      	movs	r3, #1
 8002b74:	e000      	b.n	8002b78 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8002b76:	2300      	movs	r3, #0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d01a      	beq.n	8002bb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	3b08      	subs	r3, #8
 8002b84:	4a28      	ldr	r2, [pc, #160]	; (8002c28 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8002b86:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8a:	091b      	lsrs	r3, r3, #4
 8002b8c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	4b26      	ldr	r3, [pc, #152]	; (8002c2c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8002b92:	4413      	add	r3, r2
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	461a      	mov	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4a24      	ldr	r2, [pc, #144]	; (8002c30 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8002ba0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	f003 031f 	and.w	r3, r3, #31
 8002ba8:	2201      	movs	r2, #1
 8002baa:	409a      	lsls	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8002bb0:	e024      	b.n	8002bfc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	3b10      	subs	r3, #16
 8002bba:	4a1e      	ldr	r2, [pc, #120]	; (8002c34 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8002bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc0:	091b      	lsrs	r3, r3, #4
 8002bc2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	4a1c      	ldr	r2, [pc, #112]	; (8002c38 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d806      	bhi.n	8002bda <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	4a1b      	ldr	r2, [pc, #108]	; (8002c3c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d902      	bls.n	8002bda <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	3308      	adds	r3, #8
 8002bd8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002bda:	68fa      	ldr	r2, [r7, #12]
 8002bdc:	4b18      	ldr	r3, [pc, #96]	; (8002c40 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8002bde:	4413      	add	r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	461a      	mov	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a16      	ldr	r2, [pc, #88]	; (8002c44 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8002bec:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f003 031f 	and.w	r3, r3, #31
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	409a      	lsls	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002bfc:	bf00      	nop
 8002bfe:	3714      	adds	r7, #20
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr
 8002c08:	58025408 	.word	0x58025408
 8002c0c:	5802541c 	.word	0x5802541c
 8002c10:	58025430 	.word	0x58025430
 8002c14:	58025444 	.word	0x58025444
 8002c18:	58025458 	.word	0x58025458
 8002c1c:	5802546c 	.word	0x5802546c
 8002c20:	58025480 	.word	0x58025480
 8002c24:	58025494 	.word	0x58025494
 8002c28:	cccccccd 	.word	0xcccccccd
 8002c2c:	16009600 	.word	0x16009600
 8002c30:	58025880 	.word	0x58025880
 8002c34:	aaaaaaab 	.word	0xaaaaaaab
 8002c38:	400204b8 	.word	0x400204b8
 8002c3c:	4002040f 	.word	0x4002040f
 8002c40:	10008200 	.word	0x10008200
 8002c44:	40020880 	.word	0x40020880

08002c48 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d04a      	beq.n	8002cf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2b08      	cmp	r3, #8
 8002c62:	d847      	bhi.n	8002cf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a25      	ldr	r2, [pc, #148]	; (8002d00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d022      	beq.n	8002cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a24      	ldr	r2, [pc, #144]	; (8002d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d01d      	beq.n	8002cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a22      	ldr	r2, [pc, #136]	; (8002d08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d018      	beq.n	8002cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a21      	ldr	r2, [pc, #132]	; (8002d0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d013      	beq.n	8002cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a1f      	ldr	r2, [pc, #124]	; (8002d10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d00e      	beq.n	8002cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a1e      	ldr	r2, [pc, #120]	; (8002d14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d009      	beq.n	8002cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a1c      	ldr	r2, [pc, #112]	; (8002d18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d004      	beq.n	8002cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a1b      	ldr	r2, [pc, #108]	; (8002d1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d101      	bne.n	8002cb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e000      	b.n	8002cba <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8002cb8:	2300      	movs	r3, #0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d00a      	beq.n	8002cd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8002cbe:	68fa      	ldr	r2, [r7, #12]
 8002cc0:	4b17      	ldr	r3, [pc, #92]	; (8002d20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8002cc2:	4413      	add	r3, r2
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a15      	ldr	r2, [pc, #84]	; (8002d24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8002cd0:	671a      	str	r2, [r3, #112]	; 0x70
 8002cd2:	e009      	b.n	8002ce8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	4b14      	ldr	r3, [pc, #80]	; (8002d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8002cd8:	4413      	add	r3, r2
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	461a      	mov	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a11      	ldr	r2, [pc, #68]	; (8002d2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8002ce6:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	3b01      	subs	r3, #1
 8002cec:	2201      	movs	r2, #1
 8002cee:	409a      	lsls	r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8002cf4:	bf00      	nop
 8002cf6:	3714      	adds	r7, #20
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr
 8002d00:	58025408 	.word	0x58025408
 8002d04:	5802541c 	.word	0x5802541c
 8002d08:	58025430 	.word	0x58025430
 8002d0c:	58025444 	.word	0x58025444
 8002d10:	58025458 	.word	0x58025458
 8002d14:	5802546c 	.word	0x5802546c
 8002d18:	58025480 	.word	0x58025480
 8002d1c:	58025494 	.word	0x58025494
 8002d20:	1600963f 	.word	0x1600963f
 8002d24:	58025940 	.word	0x58025940
 8002d28:	1000823f 	.word	0x1000823f
 8002d2c:	40020940 	.word	0x40020940

08002d30 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress: The second memory Buffer address in case of multi buffer Transfer
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b086      	sub	sp, #24
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	607a      	str	r2, [r7, #4]
 8002d3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Memory-to-memory transfer not supported in double buffering mode */
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	2b80      	cmp	r3, #128	; 0x80
 8002d48:	d105      	bne.n	8002d56 <HAL_DMAEx_MultiBufferStart_IT+0x26>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d50:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e315      	b.n	8003382 <HAL_DMAEx_MultiBufferStart_IT+0x652>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d101      	bne.n	8002d64 <HAL_DMAEx_MultiBufferStart_IT+0x34>
 8002d60:	2302      	movs	r3, #2
 8002d62:	e30e      	b.n	8003382 <HAL_DMAEx_MultiBufferStart_IT+0x652>
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	f040 82fd 	bne.w	8003374 <HAL_DMAEx_MultiBufferStart_IT+0x644>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2202      	movs	r2, #2
 8002d7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	655a      	str	r2, [r3, #84]	; 0x54

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a82      	ldr	r2, [pc, #520]	; (8002f98 <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d04a      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a81      	ldr	r2, [pc, #516]	; (8002f9c <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d045      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a7f      	ldr	r2, [pc, #508]	; (8002fa0 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d040      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a7e      	ldr	r2, [pc, #504]	; (8002fa4 <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d03b      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a7c      	ldr	r2, [pc, #496]	; (8002fa8 <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d036      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a7b      	ldr	r2, [pc, #492]	; (8002fac <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d031      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a79      	ldr	r2, [pc, #484]	; (8002fb0 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d02c      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a78      	ldr	r2, [pc, #480]	; (8002fb4 <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d027      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a76      	ldr	r2, [pc, #472]	; (8002fb8 <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d022      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a75      	ldr	r2, [pc, #468]	; (8002fbc <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d01d      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a73      	ldr	r2, [pc, #460]	; (8002fc0 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d018      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a72      	ldr	r2, [pc, #456]	; (8002fc4 <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d013      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a70      	ldr	r2, [pc, #448]	; (8002fc8 <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d00e      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a6f      	ldr	r2, [pc, #444]	; (8002fcc <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d009      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a6d      	ldr	r2, [pc, #436]	; (8002fd0 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d004      	beq.n	8002e28 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a6c      	ldr	r2, [pc, #432]	; (8002fd4 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d101      	bne.n	8002e2c <HAL_DMAEx_MultiBufferStart_IT+0xfc>
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e000      	b.n	8002e2e <HAL_DMAEx_MultiBufferStart_IT+0xfe>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d018      	beq.n	8002e64 <HAL_DMAEx_MultiBufferStart_IT+0x134>
    {
      /* Enable the Double buffer mode */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002e40:	601a      	str	r2, [r3, #0]

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = SecondMemAddress;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 8U));
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e4e:	3308      	adds	r3, #8
 8002e50:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e56:	f003 031f 	and.w	r3, r3, #31
 8002e5a:	223f      	movs	r2, #63	; 0x3f
 8002e5c:	409a      	lsls	r2, r3
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	601a      	str	r2, [r3, #0]
 8002e62:	e018      	b.n	8002e96 <HAL_DMAEx_MultiBufferStart_IT+0x166>
    }
    else /* BDMA instance(s) */
    {
      /* Enable the Double buffer mode */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6819      	ldr	r1, [r3, #0]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	f248 0320 	movw	r3, #32800	; 0x8020
 8002e72:	430b      	orrs	r3, r1
 8002e74:	6013      	str	r3, [r2, #0]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = SecondMemAddress;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	683a      	ldr	r2, [r7, #0]
 8002e7c:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e82:	3304      	adds	r3, #4
 8002e84:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e8a:	f003 031f 	and.w	r3, r3, #31
 8002e8e:	2201      	movs	r2, #1
 8002e90:	409a      	lsls	r2, r3
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	601a      	str	r2, [r3, #0]
    }

    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e96:	6a3b      	ldr	r3, [r7, #32]
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	68b9      	ldr	r1, [r7, #8]
 8002e9c:	68f8      	ldr	r0, [r7, #12]
 8002e9e:	f000 fb41 	bl	8003524 <DMA_MultiBufferSetConfig>

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a3c      	ldr	r2, [pc, #240]	; (8002f98 <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d072      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a3a      	ldr	r2, [pc, #232]	; (8002f9c <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d06d      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a39      	ldr	r2, [pc, #228]	; (8002fa0 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d068      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a37      	ldr	r2, [pc, #220]	; (8002fa4 <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d063      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a36      	ldr	r2, [pc, #216]	; (8002fa8 <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d05e      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a34      	ldr	r2, [pc, #208]	; (8002fac <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d059      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a33      	ldr	r2, [pc, #204]	; (8002fb0 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d054      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a31      	ldr	r2, [pc, #196]	; (8002fb4 <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d04f      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a30      	ldr	r2, [pc, #192]	; (8002fb8 <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d04a      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a2e      	ldr	r2, [pc, #184]	; (8002fbc <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d045      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a2d      	ldr	r2, [pc, #180]	; (8002fc0 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d040      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a2b      	ldr	r2, [pc, #172]	; (8002fc4 <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d03b      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a2a      	ldr	r2, [pc, #168]	; (8002fc8 <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d036      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a28      	ldr	r2, [pc, #160]	; (8002fcc <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d031      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a27      	ldr	r2, [pc, #156]	; (8002fd0 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d02c      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a25      	ldr	r2, [pc, #148]	; (8002fd4 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d027      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a24      	ldr	r2, [pc, #144]	; (8002fd8 <HAL_DMAEx_MultiBufferStart_IT+0x2a8>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d022      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a22      	ldr	r2, [pc, #136]	; (8002fdc <HAL_DMAEx_MultiBufferStart_IT+0x2ac>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d01d      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a21      	ldr	r2, [pc, #132]	; (8002fe0 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d018      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a1f      	ldr	r2, [pc, #124]	; (8002fe4 <HAL_DMAEx_MultiBufferStart_IT+0x2b4>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d013      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a1e      	ldr	r2, [pc, #120]	; (8002fe8 <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d00e      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a1c      	ldr	r2, [pc, #112]	; (8002fec <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d009      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a1b      	ldr	r2, [pc, #108]	; (8002ff0 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d004      	beq.n	8002f92 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a19      	ldr	r2, [pc, #100]	; (8002ff4 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d132      	bne.n	8002ff8 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>
 8002f92:	2301      	movs	r3, #1
 8002f94:	e031      	b.n	8002ffa <HAL_DMAEx_MultiBufferStart_IT+0x2ca>
 8002f96:	bf00      	nop
 8002f98:	40020010 	.word	0x40020010
 8002f9c:	40020028 	.word	0x40020028
 8002fa0:	40020040 	.word	0x40020040
 8002fa4:	40020058 	.word	0x40020058
 8002fa8:	40020070 	.word	0x40020070
 8002fac:	40020088 	.word	0x40020088
 8002fb0:	400200a0 	.word	0x400200a0
 8002fb4:	400200b8 	.word	0x400200b8
 8002fb8:	40020410 	.word	0x40020410
 8002fbc:	40020428 	.word	0x40020428
 8002fc0:	40020440 	.word	0x40020440
 8002fc4:	40020458 	.word	0x40020458
 8002fc8:	40020470 	.word	0x40020470
 8002fcc:	40020488 	.word	0x40020488
 8002fd0:	400204a0 	.word	0x400204a0
 8002fd4:	400204b8 	.word	0x400204b8
 8002fd8:	58025408 	.word	0x58025408
 8002fdc:	5802541c 	.word	0x5802541c
 8002fe0:	58025430 	.word	0x58025430
 8002fe4:	58025444 	.word	0x58025444
 8002fe8:	58025458 	.word	0x58025458
 8002fec:	5802546c 	.word	0x5802546c
 8002ff0:	58025480 	.word	0x58025480
 8002ff4:	58025494 	.word	0x58025494
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00d      	beq.n	800301a <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003006:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800300c:	2b00      	cmp	r3, #0
 800300e:	d004      	beq.n	800301a <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
      {
        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003014:	68fa      	ldr	r2, [r7, #12]
 8003016:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003018:	605a      	str	r2, [r3, #4]
      }
    }

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a3b      	ldr	r2, [pc, #236]	; (800310c <HAL_DMAEx_MultiBufferStart_IT+0x3dc>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d04a      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a39      	ldr	r2, [pc, #228]	; (8003110 <HAL_DMAEx_MultiBufferStart_IT+0x3e0>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d045      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a38      	ldr	r2, [pc, #224]	; (8003114 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d040      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a36      	ldr	r2, [pc, #216]	; (8003118 <HAL_DMAEx_MultiBufferStart_IT+0x3e8>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d03b      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a35      	ldr	r2, [pc, #212]	; (800311c <HAL_DMAEx_MultiBufferStart_IT+0x3ec>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d036      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a33      	ldr	r2, [pc, #204]	; (8003120 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d031      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a32      	ldr	r2, [pc, #200]	; (8003124 <HAL_DMAEx_MultiBufferStart_IT+0x3f4>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d02c      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a30      	ldr	r2, [pc, #192]	; (8003128 <HAL_DMAEx_MultiBufferStart_IT+0x3f8>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d027      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a2f      	ldr	r2, [pc, #188]	; (800312c <HAL_DMAEx_MultiBufferStart_IT+0x3fc>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d022      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a2d      	ldr	r2, [pc, #180]	; (8003130 <HAL_DMAEx_MultiBufferStart_IT+0x400>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d01d      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a2c      	ldr	r2, [pc, #176]	; (8003134 <HAL_DMAEx_MultiBufferStart_IT+0x404>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d018      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a2a      	ldr	r2, [pc, #168]	; (8003138 <HAL_DMAEx_MultiBufferStart_IT+0x408>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d013      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a29      	ldr	r2, [pc, #164]	; (800313c <HAL_DMAEx_MultiBufferStart_IT+0x40c>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d00e      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a27      	ldr	r2, [pc, #156]	; (8003140 <HAL_DMAEx_MultiBufferStart_IT+0x410>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d009      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a26      	ldr	r2, [pc, #152]	; (8003144 <HAL_DMAEx_MultiBufferStart_IT+0x414>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d004      	beq.n	80030ba <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a24      	ldr	r2, [pc, #144]	; (8003148 <HAL_DMAEx_MultiBufferStart_IT+0x418>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d101      	bne.n	80030be <HAL_DMAEx_MultiBufferStart_IT+0x38e>
 80030ba:	2301      	movs	r3, #1
 80030bc:	e000      	b.n	80030c0 <HAL_DMAEx_MultiBufferStart_IT+0x390>
 80030be:	2300      	movs	r3, #0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d043      	beq.n	800314c <HAL_DMAEx_MultiBufferStart_IT+0x41c>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f023 021e 	bic.w	r2, r3, #30
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 0216 	orr.w	r2, r2, #22
 80030d6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR |= DMA_IT_FE;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	695a      	ldr	r2, [r3, #20]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80030e6:	615a      	str	r2, [r3, #20]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d103      	bne.n	80030f8 <HAL_DMAEx_MultiBufferStart_IT+0x3c8>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d043      	beq.n	8003180 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f042 0208 	orr.w	r2, r2, #8
 8003106:	601a      	str	r2, [r3, #0]
 8003108:	e03a      	b.n	8003180 <HAL_DMAEx_MultiBufferStart_IT+0x450>
 800310a:	bf00      	nop
 800310c:	40020010 	.word	0x40020010
 8003110:	40020028 	.word	0x40020028
 8003114:	40020040 	.word	0x40020040
 8003118:	40020058 	.word	0x40020058
 800311c:	40020070 	.word	0x40020070
 8003120:	40020088 	.word	0x40020088
 8003124:	400200a0 	.word	0x400200a0
 8003128:	400200b8 	.word	0x400200b8
 800312c:	40020410 	.word	0x40020410
 8003130:	40020428 	.word	0x40020428
 8003134:	40020440 	.word	0x40020440
 8003138:	40020458 	.word	0x40020458
 800313c:	40020470 	.word	0x40020470
 8003140:	40020488 	.word	0x40020488
 8003144:	400204a0 	.word	0x400204a0
 8003148:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA instance(s) */
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f023 020e 	bic.w	r2, r3, #14
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f042 020a 	orr.w	r2, r2, #10
 800315e:	601a      	str	r2, [r3, #0]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003164:	2b00      	cmp	r3, #0
 8003166:	d103      	bne.n	8003170 <HAL_DMAEx_MultiBufferStart_IT+0x440>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800316c:	2b00      	cmp	r3, #0
 800316e:	d007      	beq.n	8003180 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f042 0204 	orr.w	r2, r2, #4
 800317e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a81      	ldr	r2, [pc, #516]	; (800338c <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d072      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a80      	ldr	r2, [pc, #512]	; (8003390 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d06d      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a7e      	ldr	r2, [pc, #504]	; (8003394 <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d068      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a7d      	ldr	r2, [pc, #500]	; (8003398 <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d063      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a7b      	ldr	r2, [pc, #492]	; (800339c <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d05e      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a7a      	ldr	r2, [pc, #488]	; (80033a0 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d059      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a78      	ldr	r2, [pc, #480]	; (80033a4 <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d054      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a77      	ldr	r2, [pc, #476]	; (80033a8 <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d04f      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a75      	ldr	r2, [pc, #468]	; (80033ac <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d04a      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a74      	ldr	r2, [pc, #464]	; (80033b0 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d045      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a72      	ldr	r2, [pc, #456]	; (80033b4 <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d040      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a71      	ldr	r2, [pc, #452]	; (80033b8 <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d03b      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a6f      	ldr	r2, [pc, #444]	; (80033bc <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d036      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a6e      	ldr	r2, [pc, #440]	; (80033c0 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d031      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a6c      	ldr	r2, [pc, #432]	; (80033c4 <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d02c      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a6b      	ldr	r2, [pc, #428]	; (80033c8 <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d027      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a69      	ldr	r2, [pc, #420]	; (80033cc <HAL_DMAEx_MultiBufferStart_IT+0x69c>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d022      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a68      	ldr	r2, [pc, #416]	; (80033d0 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d01d      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a66      	ldr	r2, [pc, #408]	; (80033d4 <HAL_DMAEx_MultiBufferStart_IT+0x6a4>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d018      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a65      	ldr	r2, [pc, #404]	; (80033d8 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d013      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a63      	ldr	r2, [pc, #396]	; (80033dc <HAL_DMAEx_MultiBufferStart_IT+0x6ac>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d00e      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a62      	ldr	r2, [pc, #392]	; (80033e0 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d009      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a60      	ldr	r2, [pc, #384]	; (80033e4 <HAL_DMAEx_MultiBufferStart_IT+0x6b4>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d004      	beq.n	8003270 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a5f      	ldr	r2, [pc, #380]	; (80033e8 <HAL_DMAEx_MultiBufferStart_IT+0x6b8>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d101      	bne.n	8003274 <HAL_DMAEx_MultiBufferStart_IT+0x544>
 8003270:	2301      	movs	r3, #1
 8003272:	e000      	b.n	8003276 <HAL_DMAEx_MultiBufferStart_IT+0x546>
 8003274:	2300      	movs	r3, #0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d01a      	beq.n	80032b0 <HAL_DMAEx_MultiBufferStart_IT+0x580>
    {
      /* Check if DMAMUX Synchronization is enabled*/
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d007      	beq.n	8003298 <HAL_DMAEx_MultiBufferStart_IT+0x568>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003292:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003296:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800329c:	2b00      	cmp	r3, #0
 800329e:	d007      	beq.n	80032b0 <HAL_DMAEx_MultiBufferStart_IT+0x580>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT*/
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032ae:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a35      	ldr	r2, [pc, #212]	; (800338c <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d04a      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a34      	ldr	r2, [pc, #208]	; (8003390 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d045      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a32      	ldr	r2, [pc, #200]	; (8003394 <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d040      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a31      	ldr	r2, [pc, #196]	; (8003398 <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d03b      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a2f      	ldr	r2, [pc, #188]	; (800339c <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d036      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a2e      	ldr	r2, [pc, #184]	; (80033a0 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d031      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a2c      	ldr	r2, [pc, #176]	; (80033a4 <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d02c      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a2b      	ldr	r2, [pc, #172]	; (80033a8 <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d027      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a29      	ldr	r2, [pc, #164]	; (80033ac <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d022      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a28      	ldr	r2, [pc, #160]	; (80033b0 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d01d      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a26      	ldr	r2, [pc, #152]	; (80033b4 <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d018      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a25      	ldr	r2, [pc, #148]	; (80033b8 <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d013      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a23      	ldr	r2, [pc, #140]	; (80033bc <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d00e      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a22      	ldr	r2, [pc, #136]	; (80033c0 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d009      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a20      	ldr	r2, [pc, #128]	; (80033c4 <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d004      	beq.n	8003350 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a1f      	ldr	r2, [pc, #124]	; (80033c8 <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d108      	bne.n	8003362 <HAL_DMAEx_MultiBufferStart_IT+0x632>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f042 0201 	orr.w	r2, r2, #1
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	e00e      	b.n	8003380 <HAL_DMAEx_MultiBufferStart_IT+0x650>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f042 0201 	orr.w	r2, r2, #1
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	e005      	b.n	8003380 <HAL_DMAEx_MultiBufferStart_IT+0x650>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800337a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003380:	7dfb      	ldrb	r3, [r7, #23]
}
 8003382:	4618      	mov	r0, r3
 8003384:	3718      	adds	r7, #24
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	40020010 	.word	0x40020010
 8003390:	40020028 	.word	0x40020028
 8003394:	40020040 	.word	0x40020040
 8003398:	40020058 	.word	0x40020058
 800339c:	40020070 	.word	0x40020070
 80033a0:	40020088 	.word	0x40020088
 80033a4:	400200a0 	.word	0x400200a0
 80033a8:	400200b8 	.word	0x400200b8
 80033ac:	40020410 	.word	0x40020410
 80033b0:	40020428 	.word	0x40020428
 80033b4:	40020440 	.word	0x40020440
 80033b8:	40020458 	.word	0x40020458
 80033bc:	40020470 	.word	0x40020470
 80033c0:	40020488 	.word	0x40020488
 80033c4:	400204a0 	.word	0x400204a0
 80033c8:	400204b8 	.word	0x400204b8
 80033cc:	58025408 	.word	0x58025408
 80033d0:	5802541c 	.word	0x5802541c
 80033d4:	58025430 	.word	0x58025430
 80033d8:	58025444 	.word	0x58025444
 80033dc:	58025458 	.word	0x58025458
 80033e0:	5802546c 	.word	0x5802546c
 80033e4:	58025480 	.word	0x58025480
 80033e8:	58025494 	.word	0x58025494

080033ec <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b085      	sub	sp, #20
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	4613      	mov	r3, r2
 80033f8:	71fb      	strb	r3, [r7, #7]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a39      	ldr	r2, [pc, #228]	; (80034e4 <HAL_DMAEx_ChangeMemory+0xf8>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d04a      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a37      	ldr	r2, [pc, #220]	; (80034e8 <HAL_DMAEx_ChangeMemory+0xfc>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d045      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a36      	ldr	r2, [pc, #216]	; (80034ec <HAL_DMAEx_ChangeMemory+0x100>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d040      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a34      	ldr	r2, [pc, #208]	; (80034f0 <HAL_DMAEx_ChangeMemory+0x104>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d03b      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a33      	ldr	r2, [pc, #204]	; (80034f4 <HAL_DMAEx_ChangeMemory+0x108>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d036      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a31      	ldr	r2, [pc, #196]	; (80034f8 <HAL_DMAEx_ChangeMemory+0x10c>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d031      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a30      	ldr	r2, [pc, #192]	; (80034fc <HAL_DMAEx_ChangeMemory+0x110>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d02c      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a2e      	ldr	r2, [pc, #184]	; (8003500 <HAL_DMAEx_ChangeMemory+0x114>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d027      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a2d      	ldr	r2, [pc, #180]	; (8003504 <HAL_DMAEx_ChangeMemory+0x118>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d022      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a2b      	ldr	r2, [pc, #172]	; (8003508 <HAL_DMAEx_ChangeMemory+0x11c>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d01d      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a2a      	ldr	r2, [pc, #168]	; (800350c <HAL_DMAEx_ChangeMemory+0x120>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d018      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a28      	ldr	r2, [pc, #160]	; (8003510 <HAL_DMAEx_ChangeMemory+0x124>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d013      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a27      	ldr	r2, [pc, #156]	; (8003514 <HAL_DMAEx_ChangeMemory+0x128>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d00e      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a25      	ldr	r2, [pc, #148]	; (8003518 <HAL_DMAEx_ChangeMemory+0x12c>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d009      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a24      	ldr	r2, [pc, #144]	; (800351c <HAL_DMAEx_ChangeMemory+0x130>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d004      	beq.n	800349a <HAL_DMAEx_ChangeMemory+0xae>
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a22      	ldr	r2, [pc, #136]	; (8003520 <HAL_DMAEx_ChangeMemory+0x134>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d101      	bne.n	800349e <HAL_DMAEx_ChangeMemory+0xb2>
 800349a:	2301      	movs	r3, #1
 800349c:	e000      	b.n	80034a0 <HAL_DMAEx_ChangeMemory+0xb4>
 800349e:	2300      	movs	r3, #0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00c      	beq.n	80034be <HAL_DMAEx_ChangeMemory+0xd2>
  {
    if(memory == MEMORY0)
 80034a4:	79fb      	ldrb	r3, [r7, #7]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d104      	bne.n	80034b4 <HAL_DMAEx_ChangeMemory+0xc8>
    {
      /* change the memory0 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = Address;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68ba      	ldr	r2, [r7, #8]
 80034b0:	60da      	str	r2, [r3, #12]
 80034b2:	e010      	b.n	80034d6 <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = Address;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68ba      	ldr	r2, [r7, #8]
 80034ba:	611a      	str	r2, [r3, #16]
 80034bc:	e00b      	b.n	80034d6 <HAL_DMAEx_ChangeMemory+0xea>
    }
  }
  else /* BDMA instance(s) */
  {
    if(memory == MEMORY0)
 80034be:	79fb      	ldrb	r3, [r7, #7]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d104      	bne.n	80034ce <HAL_DMAEx_ChangeMemory+0xe2>
    {
      /* change the memory0 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = Address;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68ba      	ldr	r2, [r7, #8]
 80034ca:	60da      	str	r2, [r3, #12]
 80034cc:	e003      	b.n	80034d6 <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = Address;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	68ba      	ldr	r2, [r7, #8]
 80034d4:	611a      	str	r2, [r3, #16]
    }
  }

  return HAL_OK;
 80034d6:	2300      	movs	r3, #0
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3714      	adds	r7, #20
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr
 80034e4:	40020010 	.word	0x40020010
 80034e8:	40020028 	.word	0x40020028
 80034ec:	40020040 	.word	0x40020040
 80034f0:	40020058 	.word	0x40020058
 80034f4:	40020070 	.word	0x40020070
 80034f8:	40020088 	.word	0x40020088
 80034fc:	400200a0 	.word	0x400200a0
 8003500:	400200b8 	.word	0x400200b8
 8003504:	40020410 	.word	0x40020410
 8003508:	40020428 	.word	0x40020428
 800350c:	40020440 	.word	0x40020440
 8003510:	40020458 	.word	0x40020458
 8003514:	40020470 	.word	0x40020470
 8003518:	40020488 	.word	0x40020488
 800351c:	400204a0 	.word	0x400204a0
 8003520:	400204b8 	.word	0x400204b8

08003524 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
 8003530:	603b      	str	r3, [r7, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a46      	ldr	r2, [pc, #280]	; (8003650 <DMA_MultiBufferSetConfig+0x12c>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d04a      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a44      	ldr	r2, [pc, #272]	; (8003654 <DMA_MultiBufferSetConfig+0x130>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d045      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a43      	ldr	r2, [pc, #268]	; (8003658 <DMA_MultiBufferSetConfig+0x134>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d040      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a41      	ldr	r2, [pc, #260]	; (800365c <DMA_MultiBufferSetConfig+0x138>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d03b      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a40      	ldr	r2, [pc, #256]	; (8003660 <DMA_MultiBufferSetConfig+0x13c>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d036      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a3e      	ldr	r2, [pc, #248]	; (8003664 <DMA_MultiBufferSetConfig+0x140>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d031      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a3d      	ldr	r2, [pc, #244]	; (8003668 <DMA_MultiBufferSetConfig+0x144>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d02c      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a3b      	ldr	r2, [pc, #236]	; (800366c <DMA_MultiBufferSetConfig+0x148>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d027      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a3a      	ldr	r2, [pc, #232]	; (8003670 <DMA_MultiBufferSetConfig+0x14c>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d022      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a38      	ldr	r2, [pc, #224]	; (8003674 <DMA_MultiBufferSetConfig+0x150>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d01d      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a37      	ldr	r2, [pc, #220]	; (8003678 <DMA_MultiBufferSetConfig+0x154>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d018      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a35      	ldr	r2, [pc, #212]	; (800367c <DMA_MultiBufferSetConfig+0x158>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d013      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a34      	ldr	r2, [pc, #208]	; (8003680 <DMA_MultiBufferSetConfig+0x15c>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d00e      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a32      	ldr	r2, [pc, #200]	; (8003684 <DMA_MultiBufferSetConfig+0x160>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d009      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a31      	ldr	r2, [pc, #196]	; (8003688 <DMA_MultiBufferSetConfig+0x164>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d004      	beq.n	80035d2 <DMA_MultiBufferSetConfig+0xae>
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a2f      	ldr	r2, [pc, #188]	; (800368c <DMA_MultiBufferSetConfig+0x168>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d101      	bne.n	80035d6 <DMA_MultiBufferSetConfig+0xb2>
 80035d2:	2301      	movs	r3, #1
 80035d4:	e000      	b.n	80035d8 <DMA_MultiBufferSetConfig+0xb4>
 80035d6:	2300      	movs	r3, #0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d019      	beq.n	8003610 <DMA_MultiBufferSetConfig+0xec>
  {
    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = DataLength;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	2b40      	cmp	r3, #64	; 0x40
 80035ea:	d108      	bne.n	80035fe <DMA_MultiBufferSetConfig+0xda>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = DstAddress;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = SrcAddress;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68ba      	ldr	r2, [r7, #8]
 80035fa:	60da      	str	r2, [r3, #12]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
    }
  }
}
 80035fc:	e021      	b.n	8003642 <DMA_MultiBufferSetConfig+0x11e>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = SrcAddress;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = DstAddress;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	60da      	str	r2, [r3, #12]
}
 800360e:	e018      	b.n	8003642 <DMA_MultiBufferSetConfig+0x11e>
    ((BDMA_Channel_TypeDef   *)hdma->Instance)->CNDTR = DataLength;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	683a      	ldr	r2, [r7, #0]
 8003616:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	2b40      	cmp	r3, #64	; 0x40
 800361e:	d108      	bne.n	8003632 <DMA_MultiBufferSetConfig+0x10e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = DstAddress;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	687a      	ldr	r2, [r7, #4]
 8003626:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = SrcAddress;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68ba      	ldr	r2, [r7, #8]
 800362e:	60da      	str	r2, [r3, #12]
}
 8003630:	e007      	b.n	8003642 <DMA_MultiBufferSetConfig+0x11e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = SrcAddress;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	68ba      	ldr	r2, [r7, #8]
 8003638:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	60da      	str	r2, [r3, #12]
}
 8003642:	bf00      	nop
 8003644:	3714      	adds	r7, #20
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	40020010 	.word	0x40020010
 8003654:	40020028 	.word	0x40020028
 8003658:	40020040 	.word	0x40020040
 800365c:	40020058 	.word	0x40020058
 8003660:	40020070 	.word	0x40020070
 8003664:	40020088 	.word	0x40020088
 8003668:	400200a0 	.word	0x400200a0
 800366c:	400200b8 	.word	0x400200b8
 8003670:	40020410 	.word	0x40020410
 8003674:	40020428 	.word	0x40020428
 8003678:	40020440 	.word	0x40020440
 800367c:	40020458 	.word	0x40020458
 8003680:	40020470 	.word	0x40020470
 8003684:	40020488 	.word	0x40020488
 8003688:	400204a0 	.word	0x400204a0
 800368c:	400204b8 	.word	0x400204b8

08003690 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003690:	b480      	push	{r7}
 8003692:	b089      	sub	sp, #36	; 0x24
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800369a:	2300      	movs	r3, #0
 800369c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800369e:	4b89      	ldr	r3, [pc, #548]	; (80038c4 <HAL_GPIO_Init+0x234>)
 80036a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80036a2:	e194      	b.n	80039ce <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	2101      	movs	r1, #1
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	fa01 f303 	lsl.w	r3, r1, r3
 80036b0:	4013      	ands	r3, r2
 80036b2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	f000 8186 	beq.w	80039c8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f003 0303 	and.w	r3, r3, #3
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d005      	beq.n	80036d4 <HAL_GPIO_Init+0x44>
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f003 0303 	and.w	r3, r3, #3
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d130      	bne.n	8003736 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	005b      	lsls	r3, r3, #1
 80036de:	2203      	movs	r2, #3
 80036e0:	fa02 f303 	lsl.w	r3, r2, r3
 80036e4:	43db      	mvns	r3, r3
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	4013      	ands	r3, r2
 80036ea:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	68da      	ldr	r2, [r3, #12]
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	005b      	lsls	r3, r3, #1
 80036f4:	fa02 f303 	lsl.w	r3, r2, r3
 80036f8:	69ba      	ldr	r2, [r7, #24]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	69ba      	ldr	r2, [r7, #24]
 8003702:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800370a:	2201      	movs	r2, #1
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	fa02 f303 	lsl.w	r3, r2, r3
 8003712:	43db      	mvns	r3, r3
 8003714:	69ba      	ldr	r2, [r7, #24]
 8003716:	4013      	ands	r3, r2
 8003718:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	091b      	lsrs	r3, r3, #4
 8003720:	f003 0201 	and.w	r2, r3, #1
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	fa02 f303 	lsl.w	r3, r2, r3
 800372a:	69ba      	ldr	r2, [r7, #24]
 800372c:	4313      	orrs	r3, r2
 800372e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	69ba      	ldr	r2, [r7, #24]
 8003734:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f003 0303 	and.w	r3, r3, #3
 800373e:	2b03      	cmp	r3, #3
 8003740:	d017      	beq.n	8003772 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	005b      	lsls	r3, r3, #1
 800374c:	2203      	movs	r2, #3
 800374e:	fa02 f303 	lsl.w	r3, r2, r3
 8003752:	43db      	mvns	r3, r3
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	4013      	ands	r3, r2
 8003758:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	689a      	ldr	r2, [r3, #8]
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	fa02 f303 	lsl.w	r3, r2, r3
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	4313      	orrs	r3, r2
 800376a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	69ba      	ldr	r2, [r7, #24]
 8003770:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f003 0303 	and.w	r3, r3, #3
 800377a:	2b02      	cmp	r3, #2
 800377c:	d123      	bne.n	80037c6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	08da      	lsrs	r2, r3, #3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	3208      	adds	r2, #8
 8003786:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800378a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	f003 0307 	and.w	r3, r3, #7
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	220f      	movs	r2, #15
 8003796:	fa02 f303 	lsl.w	r3, r2, r3
 800379a:	43db      	mvns	r3, r3
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	4013      	ands	r3, r2
 80037a0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	691a      	ldr	r2, [r3, #16]
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	f003 0307 	and.w	r3, r3, #7
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	08da      	lsrs	r2, r3, #3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	3208      	adds	r2, #8
 80037c0:	69b9      	ldr	r1, [r7, #24]
 80037c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	005b      	lsls	r3, r3, #1
 80037d0:	2203      	movs	r2, #3
 80037d2:	fa02 f303 	lsl.w	r3, r2, r3
 80037d6:	43db      	mvns	r3, r3
 80037d8:	69ba      	ldr	r2, [r7, #24]
 80037da:	4013      	ands	r3, r2
 80037dc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	f003 0203 	and.w	r2, r3, #3
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	005b      	lsls	r3, r3, #1
 80037ea:	fa02 f303 	lsl.w	r3, r2, r3
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003802:	2b00      	cmp	r3, #0
 8003804:	f000 80e0 	beq.w	80039c8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003808:	4b2f      	ldr	r3, [pc, #188]	; (80038c8 <HAL_GPIO_Init+0x238>)
 800380a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800380e:	4a2e      	ldr	r2, [pc, #184]	; (80038c8 <HAL_GPIO_Init+0x238>)
 8003810:	f043 0302 	orr.w	r3, r3, #2
 8003814:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003818:	4b2b      	ldr	r3, [pc, #172]	; (80038c8 <HAL_GPIO_Init+0x238>)
 800381a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	60fb      	str	r3, [r7, #12]
 8003824:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003826:	4a29      	ldr	r2, [pc, #164]	; (80038cc <HAL_GPIO_Init+0x23c>)
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	089b      	lsrs	r3, r3, #2
 800382c:	3302      	adds	r3, #2
 800382e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003832:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	f003 0303 	and.w	r3, r3, #3
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	220f      	movs	r2, #15
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	43db      	mvns	r3, r3
 8003844:	69ba      	ldr	r2, [r7, #24]
 8003846:	4013      	ands	r3, r2
 8003848:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a20      	ldr	r2, [pc, #128]	; (80038d0 <HAL_GPIO_Init+0x240>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d052      	beq.n	80038f8 <HAL_GPIO_Init+0x268>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a1f      	ldr	r2, [pc, #124]	; (80038d4 <HAL_GPIO_Init+0x244>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d031      	beq.n	80038be <HAL_GPIO_Init+0x22e>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a1e      	ldr	r2, [pc, #120]	; (80038d8 <HAL_GPIO_Init+0x248>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d02b      	beq.n	80038ba <HAL_GPIO_Init+0x22a>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a1d      	ldr	r2, [pc, #116]	; (80038dc <HAL_GPIO_Init+0x24c>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d025      	beq.n	80038b6 <HAL_GPIO_Init+0x226>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a1c      	ldr	r2, [pc, #112]	; (80038e0 <HAL_GPIO_Init+0x250>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d01f      	beq.n	80038b2 <HAL_GPIO_Init+0x222>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a1b      	ldr	r2, [pc, #108]	; (80038e4 <HAL_GPIO_Init+0x254>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d019      	beq.n	80038ae <HAL_GPIO_Init+0x21e>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a1a      	ldr	r2, [pc, #104]	; (80038e8 <HAL_GPIO_Init+0x258>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d013      	beq.n	80038aa <HAL_GPIO_Init+0x21a>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a19      	ldr	r2, [pc, #100]	; (80038ec <HAL_GPIO_Init+0x25c>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d00d      	beq.n	80038a6 <HAL_GPIO_Init+0x216>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a18      	ldr	r2, [pc, #96]	; (80038f0 <HAL_GPIO_Init+0x260>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d007      	beq.n	80038a2 <HAL_GPIO_Init+0x212>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a17      	ldr	r2, [pc, #92]	; (80038f4 <HAL_GPIO_Init+0x264>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d101      	bne.n	800389e <HAL_GPIO_Init+0x20e>
 800389a:	2309      	movs	r3, #9
 800389c:	e02d      	b.n	80038fa <HAL_GPIO_Init+0x26a>
 800389e:	230a      	movs	r3, #10
 80038a0:	e02b      	b.n	80038fa <HAL_GPIO_Init+0x26a>
 80038a2:	2308      	movs	r3, #8
 80038a4:	e029      	b.n	80038fa <HAL_GPIO_Init+0x26a>
 80038a6:	2307      	movs	r3, #7
 80038a8:	e027      	b.n	80038fa <HAL_GPIO_Init+0x26a>
 80038aa:	2306      	movs	r3, #6
 80038ac:	e025      	b.n	80038fa <HAL_GPIO_Init+0x26a>
 80038ae:	2305      	movs	r3, #5
 80038b0:	e023      	b.n	80038fa <HAL_GPIO_Init+0x26a>
 80038b2:	2304      	movs	r3, #4
 80038b4:	e021      	b.n	80038fa <HAL_GPIO_Init+0x26a>
 80038b6:	2303      	movs	r3, #3
 80038b8:	e01f      	b.n	80038fa <HAL_GPIO_Init+0x26a>
 80038ba:	2302      	movs	r3, #2
 80038bc:	e01d      	b.n	80038fa <HAL_GPIO_Init+0x26a>
 80038be:	2301      	movs	r3, #1
 80038c0:	e01b      	b.n	80038fa <HAL_GPIO_Init+0x26a>
 80038c2:	bf00      	nop
 80038c4:	58000080 	.word	0x58000080
 80038c8:	58024400 	.word	0x58024400
 80038cc:	58000400 	.word	0x58000400
 80038d0:	58020000 	.word	0x58020000
 80038d4:	58020400 	.word	0x58020400
 80038d8:	58020800 	.word	0x58020800
 80038dc:	58020c00 	.word	0x58020c00
 80038e0:	58021000 	.word	0x58021000
 80038e4:	58021400 	.word	0x58021400
 80038e8:	58021800 	.word	0x58021800
 80038ec:	58021c00 	.word	0x58021c00
 80038f0:	58022000 	.word	0x58022000
 80038f4:	58022400 	.word	0x58022400
 80038f8:	2300      	movs	r3, #0
 80038fa:	69fa      	ldr	r2, [r7, #28]
 80038fc:	f002 0203 	and.w	r2, r2, #3
 8003900:	0092      	lsls	r2, r2, #2
 8003902:	4093      	lsls	r3, r2
 8003904:	69ba      	ldr	r2, [r7, #24]
 8003906:	4313      	orrs	r3, r2
 8003908:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800390a:	4938      	ldr	r1, [pc, #224]	; (80039ec <HAL_GPIO_Init+0x35c>)
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	089b      	lsrs	r3, r3, #2
 8003910:	3302      	adds	r3, #2
 8003912:	69ba      	ldr	r2, [r7, #24]
 8003914:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003918:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	43db      	mvns	r3, r3
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	4013      	ands	r3, r2
 8003928:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003936:	69ba      	ldr	r2, [r7, #24]
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	4313      	orrs	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800393e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003946:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	43db      	mvns	r3, r3
 8003952:	69ba      	ldr	r2, [r7, #24]
 8003954:	4013      	ands	r3, r2
 8003956:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d003      	beq.n	800396c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	4313      	orrs	r3, r2
 800396a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800396c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	43db      	mvns	r3, r3
 800397e:	69ba      	ldr	r2, [r7, #24]
 8003980:	4013      	ands	r3, r2
 8003982:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398c:	2b00      	cmp	r3, #0
 800398e:	d003      	beq.n	8003998 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	4313      	orrs	r3, r2
 8003996:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	43db      	mvns	r3, r3
 80039a8:	69ba      	ldr	r2, [r7, #24]
 80039aa:	4013      	ands	r3, r2
 80039ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d003      	beq.n	80039c2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80039ba:	69ba      	ldr	r2, [r7, #24]
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	4313      	orrs	r3, r2
 80039c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	3301      	adds	r3, #1
 80039cc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	fa22 f303 	lsr.w	r3, r2, r3
 80039d8:	2b00      	cmp	r3, #0
 80039da:	f47f ae63 	bne.w	80036a4 <HAL_GPIO_Init+0x14>
  }
}
 80039de:	bf00      	nop
 80039e0:	bf00      	nop
 80039e2:	3724      	adds	r7, #36	; 0x24
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr
 80039ec:	58000400 	.word	0x58000400

080039f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	460b      	mov	r3, r1
 80039fa:	807b      	strh	r3, [r7, #2]
 80039fc:	4613      	mov	r3, r2
 80039fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a00:	787b      	ldrb	r3, [r7, #1]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d003      	beq.n	8003a0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a06:	887a      	ldrh	r2, [r7, #2]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003a0c:	e003      	b.n	8003a16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003a0e:	887b      	ldrh	r3, [r7, #2]
 8003a10:	041a      	lsls	r2, r3, #16
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	619a      	str	r2, [r3, #24]
}
 8003a16:	bf00      	nop
 8003a18:	370c      	adds	r7, #12
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
	...

08003a24 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8003a2c:	4a08      	ldr	r2, [pc, #32]	; (8003a50 <HAL_HSEM_FastTake+0x2c>)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	3320      	adds	r3, #32
 8003a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a36:	4a07      	ldr	r2, [pc, #28]	; (8003a54 <HAL_HSEM_FastTake+0x30>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d101      	bne.n	8003a40 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	e000      	b.n	8003a42 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	370c      	adds	r7, #12
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	58026400 	.word	0x58026400
 8003a54:	80000300 	.word	0x80000300

08003a58 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8003a62:	4906      	ldr	r1, [pc, #24]	; (8003a7c <HAL_HSEM_Release+0x24>)
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr
 8003a7c:	58026400 	.word	0x58026400

08003a80 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003a88:	4b29      	ldr	r3, [pc, #164]	; (8003b30 <HAL_PWREx_ConfigSupply+0xb0>)
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	f003 0307 	and.w	r3, r3, #7
 8003a90:	2b06      	cmp	r3, #6
 8003a92:	d00a      	beq.n	8003aaa <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003a94:	4b26      	ldr	r3, [pc, #152]	; (8003b30 <HAL_PWREx_ConfigSupply+0xb0>)
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d001      	beq.n	8003aa6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e040      	b.n	8003b28 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	e03e      	b.n	8003b28 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003aaa:	4b21      	ldr	r3, [pc, #132]	; (8003b30 <HAL_PWREx_ConfigSupply+0xb0>)
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003ab2:	491f      	ldr	r1, [pc, #124]	; (8003b30 <HAL_PWREx_ConfigSupply+0xb0>)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003aba:	f7fd fb4f 	bl	800115c <HAL_GetTick>
 8003abe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003ac0:	e009      	b.n	8003ad6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003ac2:	f7fd fb4b 	bl	800115c <HAL_GetTick>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ad0:	d901      	bls.n	8003ad6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e028      	b.n	8003b28 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003ad6:	4b16      	ldr	r3, [pc, #88]	; (8003b30 <HAL_PWREx_ConfigSupply+0xb0>)
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ade:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ae2:	d1ee      	bne.n	8003ac2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2b1e      	cmp	r3, #30
 8003ae8:	d008      	beq.n	8003afc <HAL_PWREx_ConfigSupply+0x7c>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2b2e      	cmp	r3, #46	; 0x2e
 8003aee:	d005      	beq.n	8003afc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2b1d      	cmp	r3, #29
 8003af4:	d002      	beq.n	8003afc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2b2d      	cmp	r3, #45	; 0x2d
 8003afa:	d114      	bne.n	8003b26 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003afc:	f7fd fb2e 	bl	800115c <HAL_GetTick>
 8003b00:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003b02:	e009      	b.n	8003b18 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003b04:	f7fd fb2a 	bl	800115c <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b12:	d901      	bls.n	8003b18 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e007      	b.n	8003b28 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003b18:	4b05      	ldr	r3, [pc, #20]	; (8003b30 <HAL_PWREx_ConfigSupply+0xb0>)
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b24:	d1ee      	bne.n	8003b04 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3710      	adds	r7, #16
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	58024800 	.word	0x58024800

08003b34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b08c      	sub	sp, #48	; 0x30
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d102      	bne.n	8003b48 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	f000 bc48 	b.w	80043d8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0301 	and.w	r3, r3, #1
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	f000 8088 	beq.w	8003c66 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b56:	4b99      	ldr	r3, [pc, #612]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003b60:	4b96      	ldr	r3, [pc, #600]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b64:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b68:	2b10      	cmp	r3, #16
 8003b6a:	d007      	beq.n	8003b7c <HAL_RCC_OscConfig+0x48>
 8003b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b6e:	2b18      	cmp	r3, #24
 8003b70:	d111      	bne.n	8003b96 <HAL_RCC_OscConfig+0x62>
 8003b72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b74:	f003 0303 	and.w	r3, r3, #3
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d10c      	bne.n	8003b96 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b7c:	4b8f      	ldr	r3, [pc, #572]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d06d      	beq.n	8003c64 <HAL_RCC_OscConfig+0x130>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d169      	bne.n	8003c64 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	f000 bc21 	b.w	80043d8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b9e:	d106      	bne.n	8003bae <HAL_RCC_OscConfig+0x7a>
 8003ba0:	4b86      	ldr	r3, [pc, #536]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a85      	ldr	r2, [pc, #532]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003ba6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003baa:	6013      	str	r3, [r2, #0]
 8003bac:	e02e      	b.n	8003c0c <HAL_RCC_OscConfig+0xd8>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10c      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x9c>
 8003bb6:	4b81      	ldr	r3, [pc, #516]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a80      	ldr	r2, [pc, #512]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003bbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bc0:	6013      	str	r3, [r2, #0]
 8003bc2:	4b7e      	ldr	r3, [pc, #504]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a7d      	ldr	r2, [pc, #500]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003bc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bcc:	6013      	str	r3, [r2, #0]
 8003bce:	e01d      	b.n	8003c0c <HAL_RCC_OscConfig+0xd8>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bd8:	d10c      	bne.n	8003bf4 <HAL_RCC_OscConfig+0xc0>
 8003bda:	4b78      	ldr	r3, [pc, #480]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a77      	ldr	r2, [pc, #476]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003be0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003be4:	6013      	str	r3, [r2, #0]
 8003be6:	4b75      	ldr	r3, [pc, #468]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a74      	ldr	r2, [pc, #464]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003bec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bf0:	6013      	str	r3, [r2, #0]
 8003bf2:	e00b      	b.n	8003c0c <HAL_RCC_OscConfig+0xd8>
 8003bf4:	4b71      	ldr	r3, [pc, #452]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a70      	ldr	r2, [pc, #448]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003bfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bfe:	6013      	str	r3, [r2, #0]
 8003c00:	4b6e      	ldr	r3, [pc, #440]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a6d      	ldr	r2, [pc, #436]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003c06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d013      	beq.n	8003c3c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c14:	f7fd faa2 	bl	800115c <HAL_GetTick>
 8003c18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003c1a:	e008      	b.n	8003c2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c1c:	f7fd fa9e 	bl	800115c <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b64      	cmp	r3, #100	; 0x64
 8003c28:	d901      	bls.n	8003c2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e3d4      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003c2e:	4b63      	ldr	r3, [pc, #396]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d0f0      	beq.n	8003c1c <HAL_RCC_OscConfig+0xe8>
 8003c3a:	e014      	b.n	8003c66 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c3c:	f7fd fa8e 	bl	800115c <HAL_GetTick>
 8003c40:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003c42:	e008      	b.n	8003c56 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c44:	f7fd fa8a 	bl	800115c <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	2b64      	cmp	r3, #100	; 0x64
 8003c50:	d901      	bls.n	8003c56 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e3c0      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003c56:	4b59      	ldr	r3, [pc, #356]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1f0      	bne.n	8003c44 <HAL_RCC_OscConfig+0x110>
 8003c62:	e000      	b.n	8003c66 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0302 	and.w	r3, r3, #2
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	f000 80ca 	beq.w	8003e08 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c74:	4b51      	ldr	r3, [pc, #324]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003c76:	691b      	ldr	r3, [r3, #16]
 8003c78:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c7c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003c7e:	4b4f      	ldr	r3, [pc, #316]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c82:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003c84:	6a3b      	ldr	r3, [r7, #32]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d007      	beq.n	8003c9a <HAL_RCC_OscConfig+0x166>
 8003c8a:	6a3b      	ldr	r3, [r7, #32]
 8003c8c:	2b18      	cmp	r3, #24
 8003c8e:	d156      	bne.n	8003d3e <HAL_RCC_OscConfig+0x20a>
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	f003 0303 	and.w	r3, r3, #3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d151      	bne.n	8003d3e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c9a:	4b48      	ldr	r3, [pc, #288]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0304 	and.w	r3, r3, #4
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d005      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x17e>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d101      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e392      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003cb2:	4b42      	ldr	r3, [pc, #264]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f023 0219 	bic.w	r2, r3, #25
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	493f      	ldr	r1, [pc, #252]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc4:	f7fd fa4a 	bl	800115c <HAL_GetTick>
 8003cc8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003cca:	e008      	b.n	8003cde <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ccc:	f7fd fa46 	bl	800115c <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d901      	bls.n	8003cde <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	e37c      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003cde:	4b37      	ldr	r3, [pc, #220]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0304 	and.w	r3, r3, #4
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d0f0      	beq.n	8003ccc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cea:	f7fd fa43 	bl	8001174 <HAL_GetREVID>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	f241 0203 	movw	r2, #4099	; 0x1003
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d817      	bhi.n	8003d28 <HAL_RCC_OscConfig+0x1f4>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	691b      	ldr	r3, [r3, #16]
 8003cfc:	2b40      	cmp	r3, #64	; 0x40
 8003cfe:	d108      	bne.n	8003d12 <HAL_RCC_OscConfig+0x1de>
 8003d00:	4b2e      	ldr	r3, [pc, #184]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003d08:	4a2c      	ldr	r2, [pc, #176]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003d0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d0e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d10:	e07a      	b.n	8003e08 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d12:	4b2a      	ldr	r3, [pc, #168]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	691b      	ldr	r3, [r3, #16]
 8003d1e:	031b      	lsls	r3, r3, #12
 8003d20:	4926      	ldr	r1, [pc, #152]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d26:	e06f      	b.n	8003e08 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d28:	4b24      	ldr	r3, [pc, #144]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	061b      	lsls	r3, r3, #24
 8003d36:	4921      	ldr	r1, [pc, #132]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d3c:	e064      	b.n	8003e08 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d047      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003d46:	4b1d      	ldr	r3, [pc, #116]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f023 0219 	bic.w	r2, r3, #25
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	491a      	ldr	r1, [pc, #104]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d58:	f7fd fa00 	bl	800115c <HAL_GetTick>
 8003d5c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d5e:	e008      	b.n	8003d72 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d60:	f7fd f9fc 	bl	800115c <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e332      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d72:	4b12      	ldr	r3, [pc, #72]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0304 	and.w	r3, r3, #4
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d0f0      	beq.n	8003d60 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d7e:	f7fd f9f9 	bl	8001174 <HAL_GetREVID>
 8003d82:	4603      	mov	r3, r0
 8003d84:	f241 0203 	movw	r2, #4099	; 0x1003
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d819      	bhi.n	8003dc0 <HAL_RCC_OscConfig+0x28c>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	691b      	ldr	r3, [r3, #16]
 8003d90:	2b40      	cmp	r3, #64	; 0x40
 8003d92:	d108      	bne.n	8003da6 <HAL_RCC_OscConfig+0x272>
 8003d94:	4b09      	ldr	r3, [pc, #36]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003d9c:	4a07      	ldr	r2, [pc, #28]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003d9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003da2:	6053      	str	r3, [r2, #4]
 8003da4:	e030      	b.n	8003e08 <HAL_RCC_OscConfig+0x2d4>
 8003da6:	4b05      	ldr	r3, [pc, #20]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	031b      	lsls	r3, r3, #12
 8003db4:	4901      	ldr	r1, [pc, #4]	; (8003dbc <HAL_RCC_OscConfig+0x288>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	604b      	str	r3, [r1, #4]
 8003dba:	e025      	b.n	8003e08 <HAL_RCC_OscConfig+0x2d4>
 8003dbc:	58024400 	.word	0x58024400
 8003dc0:	4b9a      	ldr	r3, [pc, #616]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	691b      	ldr	r3, [r3, #16]
 8003dcc:	061b      	lsls	r3, r3, #24
 8003dce:	4997      	ldr	r1, [pc, #604]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	604b      	str	r3, [r1, #4]
 8003dd4:	e018      	b.n	8003e08 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dd6:	4b95      	ldr	r3, [pc, #596]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a94      	ldr	r2, [pc, #592]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003ddc:	f023 0301 	bic.w	r3, r3, #1
 8003de0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de2:	f7fd f9bb 	bl	800115c <HAL_GetTick>
 8003de6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003de8:	e008      	b.n	8003dfc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dea:	f7fd f9b7 	bl	800115c <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d901      	bls.n	8003dfc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e2ed      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003dfc:	4b8b      	ldr	r3, [pc, #556]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0304 	and.w	r3, r3, #4
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1f0      	bne.n	8003dea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0310 	and.w	r3, r3, #16
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	f000 80a9 	beq.w	8003f68 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e16:	4b85      	ldr	r3, [pc, #532]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003e1e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003e20:	4b82      	ldr	r3, [pc, #520]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e24:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	2b08      	cmp	r3, #8
 8003e2a:	d007      	beq.n	8003e3c <HAL_RCC_OscConfig+0x308>
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	2b18      	cmp	r3, #24
 8003e30:	d13a      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x374>
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	f003 0303 	and.w	r3, r3, #3
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d135      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e3c:	4b7b      	ldr	r3, [pc, #492]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d005      	beq.n	8003e54 <HAL_RCC_OscConfig+0x320>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	69db      	ldr	r3, [r3, #28]
 8003e4c:	2b80      	cmp	r3, #128	; 0x80
 8003e4e:	d001      	beq.n	8003e54 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e2c1      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e54:	f7fd f98e 	bl	8001174 <HAL_GetREVID>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	f241 0203 	movw	r2, #4099	; 0x1003
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d817      	bhi.n	8003e92 <HAL_RCC_OscConfig+0x35e>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	2b20      	cmp	r3, #32
 8003e68:	d108      	bne.n	8003e7c <HAL_RCC_OscConfig+0x348>
 8003e6a:	4b70      	ldr	r3, [pc, #448]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003e72:	4a6e      	ldr	r2, [pc, #440]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003e74:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003e78:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e7a:	e075      	b.n	8003f68 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e7c:	4b6b      	ldr	r3, [pc, #428]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	069b      	lsls	r3, r3, #26
 8003e8a:	4968      	ldr	r1, [pc, #416]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e90:	e06a      	b.n	8003f68 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e92:	4b66      	ldr	r3, [pc, #408]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	061b      	lsls	r3, r3, #24
 8003ea0:	4962      	ldr	r1, [pc, #392]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003ea6:	e05f      	b.n	8003f68 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	69db      	ldr	r3, [r3, #28]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d042      	beq.n	8003f36 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003eb0:	4b5e      	ldr	r3, [pc, #376]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a5d      	ldr	r2, [pc, #372]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003eb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003eba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ebc:	f7fd f94e 	bl	800115c <HAL_GetTick>
 8003ec0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003ec2:	e008      	b.n	8003ed6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003ec4:	f7fd f94a 	bl	800115c <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e280      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003ed6:	4b55      	ldr	r3, [pc, #340]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d0f0      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003ee2:	f7fd f947 	bl	8001174 <HAL_GetREVID>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	f241 0203 	movw	r2, #4099	; 0x1003
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d817      	bhi.n	8003f20 <HAL_RCC_OscConfig+0x3ec>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a1b      	ldr	r3, [r3, #32]
 8003ef4:	2b20      	cmp	r3, #32
 8003ef6:	d108      	bne.n	8003f0a <HAL_RCC_OscConfig+0x3d6>
 8003ef8:	4b4c      	ldr	r3, [pc, #304]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003f00:	4a4a      	ldr	r2, [pc, #296]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003f02:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003f06:	6053      	str	r3, [r2, #4]
 8003f08:	e02e      	b.n	8003f68 <HAL_RCC_OscConfig+0x434>
 8003f0a:	4b48      	ldr	r3, [pc, #288]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a1b      	ldr	r3, [r3, #32]
 8003f16:	069b      	lsls	r3, r3, #26
 8003f18:	4944      	ldr	r1, [pc, #272]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	604b      	str	r3, [r1, #4]
 8003f1e:	e023      	b.n	8003f68 <HAL_RCC_OscConfig+0x434>
 8003f20:	4b42      	ldr	r3, [pc, #264]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a1b      	ldr	r3, [r3, #32]
 8003f2c:	061b      	lsls	r3, r3, #24
 8003f2e:	493f      	ldr	r1, [pc, #252]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	60cb      	str	r3, [r1, #12]
 8003f34:	e018      	b.n	8003f68 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003f36:	4b3d      	ldr	r3, [pc, #244]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a3c      	ldr	r2, [pc, #240]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003f3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f42:	f7fd f90b 	bl	800115c <HAL_GetTick>
 8003f46:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003f48:	e008      	b.n	8003f5c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003f4a:	f7fd f907 	bl	800115c <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d901      	bls.n	8003f5c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	e23d      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003f5c:	4b33      	ldr	r3, [pc, #204]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d1f0      	bne.n	8003f4a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0308 	and.w	r3, r3, #8
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d036      	beq.n	8003fe2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	695b      	ldr	r3, [r3, #20]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d019      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f7c:	4b2b      	ldr	r3, [pc, #172]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003f7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f80:	4a2a      	ldr	r2, [pc, #168]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003f82:	f043 0301 	orr.w	r3, r3, #1
 8003f86:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f88:	f7fd f8e8 	bl	800115c <HAL_GetTick>
 8003f8c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003f8e:	e008      	b.n	8003fa2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f90:	f7fd f8e4 	bl	800115c <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d901      	bls.n	8003fa2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e21a      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003fa2:	4b22      	ldr	r3, [pc, #136]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003fa4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fa6:	f003 0302 	and.w	r3, r3, #2
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d0f0      	beq.n	8003f90 <HAL_RCC_OscConfig+0x45c>
 8003fae:	e018      	b.n	8003fe2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fb0:	4b1e      	ldr	r3, [pc, #120]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003fb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fb4:	4a1d      	ldr	r2, [pc, #116]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003fb6:	f023 0301 	bic.w	r3, r3, #1
 8003fba:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fbc:	f7fd f8ce 	bl	800115c <HAL_GetTick>
 8003fc0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003fc2:	e008      	b.n	8003fd6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fc4:	f7fd f8ca 	bl	800115c <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	d901      	bls.n	8003fd6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	e200      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003fd6:	4b15      	ldr	r3, [pc, #84]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003fd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d1f0      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0320 	and.w	r3, r3, #32
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d039      	beq.n	8004062 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	699b      	ldr	r3, [r3, #24]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d01c      	beq.n	8004030 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003ff6:	4b0d      	ldr	r3, [pc, #52]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a0c      	ldr	r2, [pc, #48]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 8003ffc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004000:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004002:	f7fd f8ab 	bl	800115c <HAL_GetTick>
 8004006:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004008:	e008      	b.n	800401c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800400a:	f7fd f8a7 	bl	800115c <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	2b02      	cmp	r3, #2
 8004016:	d901      	bls.n	800401c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e1dd      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800401c:	4b03      	ldr	r3, [pc, #12]	; (800402c <HAL_RCC_OscConfig+0x4f8>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d0f0      	beq.n	800400a <HAL_RCC_OscConfig+0x4d6>
 8004028:	e01b      	b.n	8004062 <HAL_RCC_OscConfig+0x52e>
 800402a:	bf00      	nop
 800402c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004030:	4b9b      	ldr	r3, [pc, #620]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a9a      	ldr	r2, [pc, #616]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004036:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800403a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800403c:	f7fd f88e 	bl	800115c <HAL_GetTick>
 8004040:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004042:	e008      	b.n	8004056 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004044:	f7fd f88a 	bl	800115c <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	2b02      	cmp	r3, #2
 8004050:	d901      	bls.n	8004056 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e1c0      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004056:	4b92      	ldr	r3, [pc, #584]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d1f0      	bne.n	8004044 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0304 	and.w	r3, r3, #4
 800406a:	2b00      	cmp	r3, #0
 800406c:	f000 8081 	beq.w	8004172 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004070:	4b8c      	ldr	r3, [pc, #560]	; (80042a4 <HAL_RCC_OscConfig+0x770>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a8b      	ldr	r2, [pc, #556]	; (80042a4 <HAL_RCC_OscConfig+0x770>)
 8004076:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800407a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800407c:	f7fd f86e 	bl	800115c <HAL_GetTick>
 8004080:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004082:	e008      	b.n	8004096 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004084:	f7fd f86a 	bl	800115c <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b64      	cmp	r3, #100	; 0x64
 8004090:	d901      	bls.n	8004096 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e1a0      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004096:	4b83      	ldr	r3, [pc, #524]	; (80042a4 <HAL_RCC_OscConfig+0x770>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d0f0      	beq.n	8004084 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d106      	bne.n	80040b8 <HAL_RCC_OscConfig+0x584>
 80040aa:	4b7d      	ldr	r3, [pc, #500]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 80040ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ae:	4a7c      	ldr	r2, [pc, #496]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 80040b0:	f043 0301 	orr.w	r3, r3, #1
 80040b4:	6713      	str	r3, [r2, #112]	; 0x70
 80040b6:	e02d      	b.n	8004114 <HAL_RCC_OscConfig+0x5e0>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d10c      	bne.n	80040da <HAL_RCC_OscConfig+0x5a6>
 80040c0:	4b77      	ldr	r3, [pc, #476]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 80040c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c4:	4a76      	ldr	r2, [pc, #472]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 80040c6:	f023 0301 	bic.w	r3, r3, #1
 80040ca:	6713      	str	r3, [r2, #112]	; 0x70
 80040cc:	4b74      	ldr	r3, [pc, #464]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 80040ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040d0:	4a73      	ldr	r2, [pc, #460]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 80040d2:	f023 0304 	bic.w	r3, r3, #4
 80040d6:	6713      	str	r3, [r2, #112]	; 0x70
 80040d8:	e01c      	b.n	8004114 <HAL_RCC_OscConfig+0x5e0>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	2b05      	cmp	r3, #5
 80040e0:	d10c      	bne.n	80040fc <HAL_RCC_OscConfig+0x5c8>
 80040e2:	4b6f      	ldr	r3, [pc, #444]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 80040e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040e6:	4a6e      	ldr	r2, [pc, #440]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 80040e8:	f043 0304 	orr.w	r3, r3, #4
 80040ec:	6713      	str	r3, [r2, #112]	; 0x70
 80040ee:	4b6c      	ldr	r3, [pc, #432]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 80040f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040f2:	4a6b      	ldr	r2, [pc, #428]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 80040f4:	f043 0301 	orr.w	r3, r3, #1
 80040f8:	6713      	str	r3, [r2, #112]	; 0x70
 80040fa:	e00b      	b.n	8004114 <HAL_RCC_OscConfig+0x5e0>
 80040fc:	4b68      	ldr	r3, [pc, #416]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 80040fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004100:	4a67      	ldr	r2, [pc, #412]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004102:	f023 0301 	bic.w	r3, r3, #1
 8004106:	6713      	str	r3, [r2, #112]	; 0x70
 8004108:	4b65      	ldr	r3, [pc, #404]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 800410a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800410c:	4a64      	ldr	r2, [pc, #400]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 800410e:	f023 0304 	bic.w	r3, r3, #4
 8004112:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d015      	beq.n	8004148 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800411c:	f7fd f81e 	bl	800115c <HAL_GetTick>
 8004120:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004122:	e00a      	b.n	800413a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004124:	f7fd f81a 	bl	800115c <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004132:	4293      	cmp	r3, r2
 8004134:	d901      	bls.n	800413a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e14e      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800413a:	4b59      	ldr	r3, [pc, #356]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 800413c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800413e:	f003 0302 	and.w	r3, r3, #2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d0ee      	beq.n	8004124 <HAL_RCC_OscConfig+0x5f0>
 8004146:	e014      	b.n	8004172 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004148:	f7fd f808 	bl	800115c <HAL_GetTick>
 800414c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800414e:	e00a      	b.n	8004166 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004150:	f7fd f804 	bl	800115c <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	f241 3288 	movw	r2, #5000	; 0x1388
 800415e:	4293      	cmp	r3, r2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e138      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004166:	4b4e      	ldr	r3, [pc, #312]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d1ee      	bne.n	8004150 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004176:	2b00      	cmp	r3, #0
 8004178:	f000 812d 	beq.w	80043d6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800417c:	4b48      	ldr	r3, [pc, #288]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 800417e:	691b      	ldr	r3, [r3, #16]
 8004180:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004184:	2b18      	cmp	r3, #24
 8004186:	f000 80bd 	beq.w	8004304 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418e:	2b02      	cmp	r3, #2
 8004190:	f040 809e 	bne.w	80042d0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004194:	4b42      	ldr	r3, [pc, #264]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a41      	ldr	r2, [pc, #260]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 800419a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800419e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041a0:	f7fc ffdc 	bl	800115c <HAL_GetTick>
 80041a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80041a6:	e008      	b.n	80041ba <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041a8:	f7fc ffd8 	bl	800115c <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d901      	bls.n	80041ba <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e10e      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80041ba:	4b39      	ldr	r3, [pc, #228]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1f0      	bne.n	80041a8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041c6:	4b36      	ldr	r3, [pc, #216]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 80041c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80041ca:	4b37      	ldr	r3, [pc, #220]	; (80042a8 <HAL_RCC_OscConfig+0x774>)
 80041cc:	4013      	ands	r3, r2
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80041d6:	0112      	lsls	r2, r2, #4
 80041d8:	430a      	orrs	r2, r1
 80041da:	4931      	ldr	r1, [pc, #196]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 80041dc:	4313      	orrs	r3, r2
 80041de:	628b      	str	r3, [r1, #40]	; 0x28
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e4:	3b01      	subs	r3, #1
 80041e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ee:	3b01      	subs	r3, #1
 80041f0:	025b      	lsls	r3, r3, #9
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	431a      	orrs	r2, r3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fa:	3b01      	subs	r3, #1
 80041fc:	041b      	lsls	r3, r3, #16
 80041fe:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004202:	431a      	orrs	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004208:	3b01      	subs	r3, #1
 800420a:	061b      	lsls	r3, r3, #24
 800420c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004210:	4923      	ldr	r1, [pc, #140]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004212:	4313      	orrs	r3, r2
 8004214:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004216:	4b22      	ldr	r3, [pc, #136]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421a:	4a21      	ldr	r2, [pc, #132]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 800421c:	f023 0301 	bic.w	r3, r3, #1
 8004220:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004222:	4b1f      	ldr	r3, [pc, #124]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004224:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004226:	4b21      	ldr	r3, [pc, #132]	; (80042ac <HAL_RCC_OscConfig+0x778>)
 8004228:	4013      	ands	r3, r2
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800422e:	00d2      	lsls	r2, r2, #3
 8004230:	491b      	ldr	r1, [pc, #108]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004232:	4313      	orrs	r3, r2
 8004234:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004236:	4b1a      	ldr	r3, [pc, #104]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423a:	f023 020c 	bic.w	r2, r3, #12
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004242:	4917      	ldr	r1, [pc, #92]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004244:	4313      	orrs	r3, r2
 8004246:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004248:	4b15      	ldr	r3, [pc, #84]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 800424a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800424c:	f023 0202 	bic.w	r2, r3, #2
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004254:	4912      	ldr	r1, [pc, #72]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004256:	4313      	orrs	r3, r2
 8004258:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800425a:	4b11      	ldr	r3, [pc, #68]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 800425c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800425e:	4a10      	ldr	r2, [pc, #64]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004260:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004264:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004266:	4b0e      	ldr	r3, [pc, #56]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800426a:	4a0d      	ldr	r2, [pc, #52]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 800426c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004270:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004272:	4b0b      	ldr	r3, [pc, #44]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004276:	4a0a      	ldr	r2, [pc, #40]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004278:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800427c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800427e:	4b08      	ldr	r3, [pc, #32]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004282:	4a07      	ldr	r2, [pc, #28]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004284:	f043 0301 	orr.w	r3, r3, #1
 8004288:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800428a:	4b05      	ldr	r3, [pc, #20]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a04      	ldr	r2, [pc, #16]	; (80042a0 <HAL_RCC_OscConfig+0x76c>)
 8004290:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004294:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004296:	f7fc ff61 	bl	800115c <HAL_GetTick>
 800429a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800429c:	e011      	b.n	80042c2 <HAL_RCC_OscConfig+0x78e>
 800429e:	bf00      	nop
 80042a0:	58024400 	.word	0x58024400
 80042a4:	58024800 	.word	0x58024800
 80042a8:	fffffc0c 	.word	0xfffffc0c
 80042ac:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042b0:	f7fc ff54 	bl	800115c <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e08a      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80042c2:	4b47      	ldr	r3, [pc, #284]	; (80043e0 <HAL_RCC_OscConfig+0x8ac>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d0f0      	beq.n	80042b0 <HAL_RCC_OscConfig+0x77c>
 80042ce:	e082      	b.n	80043d6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042d0:	4b43      	ldr	r3, [pc, #268]	; (80043e0 <HAL_RCC_OscConfig+0x8ac>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a42      	ldr	r2, [pc, #264]	; (80043e0 <HAL_RCC_OscConfig+0x8ac>)
 80042d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042dc:	f7fc ff3e 	bl	800115c <HAL_GetTick>
 80042e0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80042e2:	e008      	b.n	80042f6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042e4:	f7fc ff3a 	bl	800115c <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e070      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80042f6:	4b3a      	ldr	r3, [pc, #232]	; (80043e0 <HAL_RCC_OscConfig+0x8ac>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1f0      	bne.n	80042e4 <HAL_RCC_OscConfig+0x7b0>
 8004302:	e068      	b.n	80043d6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004304:	4b36      	ldr	r3, [pc, #216]	; (80043e0 <HAL_RCC_OscConfig+0x8ac>)
 8004306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004308:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800430a:	4b35      	ldr	r3, [pc, #212]	; (80043e0 <HAL_RCC_OscConfig+0x8ac>)
 800430c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004314:	2b01      	cmp	r3, #1
 8004316:	d031      	beq.n	800437c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	f003 0203 	and.w	r2, r3, #3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004322:	429a      	cmp	r2, r3
 8004324:	d12a      	bne.n	800437c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	091b      	lsrs	r3, r3, #4
 800432a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004332:	429a      	cmp	r2, r3
 8004334:	d122      	bne.n	800437c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004340:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004342:	429a      	cmp	r2, r3
 8004344:	d11a      	bne.n	800437c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	0a5b      	lsrs	r3, r3, #9
 800434a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004352:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004354:	429a      	cmp	r2, r3
 8004356:	d111      	bne.n	800437c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	0c1b      	lsrs	r3, r3, #16
 800435c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004364:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004366:	429a      	cmp	r2, r3
 8004368:	d108      	bne.n	800437c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	0e1b      	lsrs	r3, r3, #24
 800436e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004376:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004378:	429a      	cmp	r2, r3
 800437a:	d001      	beq.n	8004380 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e02b      	b.n	80043d8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004380:	4b17      	ldr	r3, [pc, #92]	; (80043e0 <HAL_RCC_OscConfig+0x8ac>)
 8004382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004384:	08db      	lsrs	r3, r3, #3
 8004386:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800438a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004390:	693a      	ldr	r2, [r7, #16]
 8004392:	429a      	cmp	r2, r3
 8004394:	d01f      	beq.n	80043d6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004396:	4b12      	ldr	r3, [pc, #72]	; (80043e0 <HAL_RCC_OscConfig+0x8ac>)
 8004398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439a:	4a11      	ldr	r2, [pc, #68]	; (80043e0 <HAL_RCC_OscConfig+0x8ac>)
 800439c:	f023 0301 	bic.w	r3, r3, #1
 80043a0:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80043a2:	f7fc fedb 	bl	800115c <HAL_GetTick>
 80043a6:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80043a8:	bf00      	nop
 80043aa:	f7fc fed7 	bl	800115c <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d0f9      	beq.n	80043aa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80043b6:	4b0a      	ldr	r3, [pc, #40]	; (80043e0 <HAL_RCC_OscConfig+0x8ac>)
 80043b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043ba:	4b0a      	ldr	r3, [pc, #40]	; (80043e4 <HAL_RCC_OscConfig+0x8b0>)
 80043bc:	4013      	ands	r3, r2
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80043c2:	00d2      	lsls	r2, r2, #3
 80043c4:	4906      	ldr	r1, [pc, #24]	; (80043e0 <HAL_RCC_OscConfig+0x8ac>)
 80043c6:	4313      	orrs	r3, r2
 80043c8:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80043ca:	4b05      	ldr	r3, [pc, #20]	; (80043e0 <HAL_RCC_OscConfig+0x8ac>)
 80043cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ce:	4a04      	ldr	r2, [pc, #16]	; (80043e0 <HAL_RCC_OscConfig+0x8ac>)
 80043d0:	f043 0301 	orr.w	r3, r3, #1
 80043d4:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80043d6:	2300      	movs	r3, #0
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3730      	adds	r7, #48	; 0x30
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	58024400 	.word	0x58024400
 80043e4:	ffff0007 	.word	0xffff0007

080043e8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b086      	sub	sp, #24
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d101      	bne.n	80043fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e19c      	b.n	8004736 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043fc:	4b8a      	ldr	r3, [pc, #552]	; (8004628 <HAL_RCC_ClockConfig+0x240>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 030f 	and.w	r3, r3, #15
 8004404:	683a      	ldr	r2, [r7, #0]
 8004406:	429a      	cmp	r2, r3
 8004408:	d910      	bls.n	800442c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800440a:	4b87      	ldr	r3, [pc, #540]	; (8004628 <HAL_RCC_ClockConfig+0x240>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f023 020f 	bic.w	r2, r3, #15
 8004412:	4985      	ldr	r1, [pc, #532]	; (8004628 <HAL_RCC_ClockConfig+0x240>)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	4313      	orrs	r3, r2
 8004418:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800441a:	4b83      	ldr	r3, [pc, #524]	; (8004628 <HAL_RCC_ClockConfig+0x240>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 030f 	and.w	r3, r3, #15
 8004422:	683a      	ldr	r2, [r7, #0]
 8004424:	429a      	cmp	r2, r3
 8004426:	d001      	beq.n	800442c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e184      	b.n	8004736 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0304 	and.w	r3, r3, #4
 8004434:	2b00      	cmp	r3, #0
 8004436:	d010      	beq.n	800445a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	691a      	ldr	r2, [r3, #16]
 800443c:	4b7b      	ldr	r3, [pc, #492]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004444:	429a      	cmp	r2, r3
 8004446:	d908      	bls.n	800445a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004448:	4b78      	ldr	r3, [pc, #480]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 800444a:	699b      	ldr	r3, [r3, #24]
 800444c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	691b      	ldr	r3, [r3, #16]
 8004454:	4975      	ldr	r1, [pc, #468]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 8004456:	4313      	orrs	r3, r2
 8004458:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0308 	and.w	r3, r3, #8
 8004462:	2b00      	cmp	r3, #0
 8004464:	d010      	beq.n	8004488 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	695a      	ldr	r2, [r3, #20]
 800446a:	4b70      	ldr	r3, [pc, #448]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004472:	429a      	cmp	r2, r3
 8004474:	d908      	bls.n	8004488 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004476:	4b6d      	ldr	r3, [pc, #436]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 8004478:	69db      	ldr	r3, [r3, #28]
 800447a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	496a      	ldr	r1, [pc, #424]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 8004484:	4313      	orrs	r3, r2
 8004486:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0310 	and.w	r3, r3, #16
 8004490:	2b00      	cmp	r3, #0
 8004492:	d010      	beq.n	80044b6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	699a      	ldr	r2, [r3, #24]
 8004498:	4b64      	ldr	r3, [pc, #400]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 800449a:	69db      	ldr	r3, [r3, #28]
 800449c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d908      	bls.n	80044b6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80044a4:	4b61      	ldr	r3, [pc, #388]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 80044a6:	69db      	ldr	r3, [r3, #28]
 80044a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	699b      	ldr	r3, [r3, #24]
 80044b0:	495e      	ldr	r1, [pc, #376]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 80044b2:	4313      	orrs	r3, r2
 80044b4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0320 	and.w	r3, r3, #32
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d010      	beq.n	80044e4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	69da      	ldr	r2, [r3, #28]
 80044c6:	4b59      	ldr	r3, [pc, #356]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 80044c8:	6a1b      	ldr	r3, [r3, #32]
 80044ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d908      	bls.n	80044e4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80044d2:	4b56      	ldr	r3, [pc, #344]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 80044d4:	6a1b      	ldr	r3, [r3, #32]
 80044d6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	69db      	ldr	r3, [r3, #28]
 80044de:	4953      	ldr	r1, [pc, #332]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d010      	beq.n	8004512 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	68da      	ldr	r2, [r3, #12]
 80044f4:	4b4d      	ldr	r3, [pc, #308]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 80044f6:	699b      	ldr	r3, [r3, #24]
 80044f8:	f003 030f 	and.w	r3, r3, #15
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d908      	bls.n	8004512 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004500:	4b4a      	ldr	r3, [pc, #296]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 8004502:	699b      	ldr	r3, [r3, #24]
 8004504:	f023 020f 	bic.w	r2, r3, #15
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	4947      	ldr	r1, [pc, #284]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 800450e:	4313      	orrs	r3, r2
 8004510:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b00      	cmp	r3, #0
 800451c:	d055      	beq.n	80045ca <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800451e:	4b43      	ldr	r3, [pc, #268]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	4940      	ldr	r1, [pc, #256]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 800452c:	4313      	orrs	r3, r2
 800452e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	2b02      	cmp	r3, #2
 8004536:	d107      	bne.n	8004548 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004538:	4b3c      	ldr	r3, [pc, #240]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d121      	bne.n	8004588 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e0f6      	b.n	8004736 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	2b03      	cmp	r3, #3
 800454e:	d107      	bne.n	8004560 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004550:	4b36      	ldr	r3, [pc, #216]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d115      	bne.n	8004588 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e0ea      	b.n	8004736 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	2b01      	cmp	r3, #1
 8004566:	d107      	bne.n	8004578 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004568:	4b30      	ldr	r3, [pc, #192]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004570:	2b00      	cmp	r3, #0
 8004572:	d109      	bne.n	8004588 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e0de      	b.n	8004736 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004578:	4b2c      	ldr	r3, [pc, #176]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0304 	and.w	r3, r3, #4
 8004580:	2b00      	cmp	r3, #0
 8004582:	d101      	bne.n	8004588 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e0d6      	b.n	8004736 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004588:	4b28      	ldr	r3, [pc, #160]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	f023 0207 	bic.w	r2, r3, #7
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	4925      	ldr	r1, [pc, #148]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 8004596:	4313      	orrs	r3, r2
 8004598:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800459a:	f7fc fddf 	bl	800115c <HAL_GetTick>
 800459e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045a0:	e00a      	b.n	80045b8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045a2:	f7fc fddb 	bl	800115c <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d901      	bls.n	80045b8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80045b4:	2303      	movs	r3, #3
 80045b6:	e0be      	b.n	8004736 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045b8:	4b1c      	ldr	r3, [pc, #112]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	00db      	lsls	r3, r3, #3
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d1eb      	bne.n	80045a2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d010      	beq.n	80045f8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	68da      	ldr	r2, [r3, #12]
 80045da:	4b14      	ldr	r3, [pc, #80]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	f003 030f 	and.w	r3, r3, #15
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d208      	bcs.n	80045f8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045e6:	4b11      	ldr	r3, [pc, #68]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 80045e8:	699b      	ldr	r3, [r3, #24]
 80045ea:	f023 020f 	bic.w	r2, r3, #15
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	490e      	ldr	r1, [pc, #56]	; (800462c <HAL_RCC_ClockConfig+0x244>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045f8:	4b0b      	ldr	r3, [pc, #44]	; (8004628 <HAL_RCC_ClockConfig+0x240>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f003 030f 	and.w	r3, r3, #15
 8004600:	683a      	ldr	r2, [r7, #0]
 8004602:	429a      	cmp	r2, r3
 8004604:	d214      	bcs.n	8004630 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004606:	4b08      	ldr	r3, [pc, #32]	; (8004628 <HAL_RCC_ClockConfig+0x240>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f023 020f 	bic.w	r2, r3, #15
 800460e:	4906      	ldr	r1, [pc, #24]	; (8004628 <HAL_RCC_ClockConfig+0x240>)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	4313      	orrs	r3, r2
 8004614:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004616:	4b04      	ldr	r3, [pc, #16]	; (8004628 <HAL_RCC_ClockConfig+0x240>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 030f 	and.w	r3, r3, #15
 800461e:	683a      	ldr	r2, [r7, #0]
 8004620:	429a      	cmp	r2, r3
 8004622:	d005      	beq.n	8004630 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e086      	b.n	8004736 <HAL_RCC_ClockConfig+0x34e>
 8004628:	52002000 	.word	0x52002000
 800462c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0304 	and.w	r3, r3, #4
 8004638:	2b00      	cmp	r3, #0
 800463a:	d010      	beq.n	800465e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	691a      	ldr	r2, [r3, #16]
 8004640:	4b3f      	ldr	r3, [pc, #252]	; (8004740 <HAL_RCC_ClockConfig+0x358>)
 8004642:	699b      	ldr	r3, [r3, #24]
 8004644:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004648:	429a      	cmp	r2, r3
 800464a:	d208      	bcs.n	800465e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800464c:	4b3c      	ldr	r3, [pc, #240]	; (8004740 <HAL_RCC_ClockConfig+0x358>)
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	691b      	ldr	r3, [r3, #16]
 8004658:	4939      	ldr	r1, [pc, #228]	; (8004740 <HAL_RCC_ClockConfig+0x358>)
 800465a:	4313      	orrs	r3, r2
 800465c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0308 	and.w	r3, r3, #8
 8004666:	2b00      	cmp	r3, #0
 8004668:	d010      	beq.n	800468c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	695a      	ldr	r2, [r3, #20]
 800466e:	4b34      	ldr	r3, [pc, #208]	; (8004740 <HAL_RCC_ClockConfig+0x358>)
 8004670:	69db      	ldr	r3, [r3, #28]
 8004672:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004676:	429a      	cmp	r2, r3
 8004678:	d208      	bcs.n	800468c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800467a:	4b31      	ldr	r3, [pc, #196]	; (8004740 <HAL_RCC_ClockConfig+0x358>)
 800467c:	69db      	ldr	r3, [r3, #28]
 800467e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	492e      	ldr	r1, [pc, #184]	; (8004740 <HAL_RCC_ClockConfig+0x358>)
 8004688:	4313      	orrs	r3, r2
 800468a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0310 	and.w	r3, r3, #16
 8004694:	2b00      	cmp	r3, #0
 8004696:	d010      	beq.n	80046ba <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	699a      	ldr	r2, [r3, #24]
 800469c:	4b28      	ldr	r3, [pc, #160]	; (8004740 <HAL_RCC_ClockConfig+0x358>)
 800469e:	69db      	ldr	r3, [r3, #28]
 80046a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d208      	bcs.n	80046ba <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80046a8:	4b25      	ldr	r3, [pc, #148]	; (8004740 <HAL_RCC_ClockConfig+0x358>)
 80046aa:	69db      	ldr	r3, [r3, #28]
 80046ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	4922      	ldr	r1, [pc, #136]	; (8004740 <HAL_RCC_ClockConfig+0x358>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0320 	and.w	r3, r3, #32
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d010      	beq.n	80046e8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	69da      	ldr	r2, [r3, #28]
 80046ca:	4b1d      	ldr	r3, [pc, #116]	; (8004740 <HAL_RCC_ClockConfig+0x358>)
 80046cc:	6a1b      	ldr	r3, [r3, #32]
 80046ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d208      	bcs.n	80046e8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80046d6:	4b1a      	ldr	r3, [pc, #104]	; (8004740 <HAL_RCC_ClockConfig+0x358>)
 80046d8:	6a1b      	ldr	r3, [r3, #32]
 80046da:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	69db      	ldr	r3, [r3, #28]
 80046e2:	4917      	ldr	r1, [pc, #92]	; (8004740 <HAL_RCC_ClockConfig+0x358>)
 80046e4:	4313      	orrs	r3, r2
 80046e6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80046e8:	f000 f834 	bl	8004754 <HAL_RCC_GetSysClockFreq>
 80046ec:	4602      	mov	r2, r0
 80046ee:	4b14      	ldr	r3, [pc, #80]	; (8004740 <HAL_RCC_ClockConfig+0x358>)
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	0a1b      	lsrs	r3, r3, #8
 80046f4:	f003 030f 	and.w	r3, r3, #15
 80046f8:	4912      	ldr	r1, [pc, #72]	; (8004744 <HAL_RCC_ClockConfig+0x35c>)
 80046fa:	5ccb      	ldrb	r3, [r1, r3]
 80046fc:	f003 031f 	and.w	r3, r3, #31
 8004700:	fa22 f303 	lsr.w	r3, r2, r3
 8004704:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004706:	4b0e      	ldr	r3, [pc, #56]	; (8004740 <HAL_RCC_ClockConfig+0x358>)
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	f003 030f 	and.w	r3, r3, #15
 800470e:	4a0d      	ldr	r2, [pc, #52]	; (8004744 <HAL_RCC_ClockConfig+0x35c>)
 8004710:	5cd3      	ldrb	r3, [r2, r3]
 8004712:	f003 031f 	and.w	r3, r3, #31
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	fa22 f303 	lsr.w	r3, r2, r3
 800471c:	4a0a      	ldr	r2, [pc, #40]	; (8004748 <HAL_RCC_ClockConfig+0x360>)
 800471e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004720:	4a0a      	ldr	r2, [pc, #40]	; (800474c <HAL_RCC_ClockConfig+0x364>)
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004726:	4b0a      	ldr	r3, [pc, #40]	; (8004750 <HAL_RCC_ClockConfig+0x368>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4618      	mov	r0, r3
 800472c:	f7fc fccc 	bl	80010c8 <HAL_InitTick>
 8004730:	4603      	mov	r3, r0
 8004732:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004734:	7bfb      	ldrb	r3, [r7, #15]
}
 8004736:	4618      	mov	r0, r3
 8004738:	3718      	adds	r7, #24
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	58024400 	.word	0x58024400
 8004744:	08008a70 	.word	0x08008a70
 8004748:	24000004 	.word	0x24000004
 800474c:	24000000 	.word	0x24000000
 8004750:	240668a8 	.word	0x240668a8

08004754 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004754:	b480      	push	{r7}
 8004756:	b089      	sub	sp, #36	; 0x24
 8004758:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800475a:	4bb3      	ldr	r3, [pc, #716]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004762:	2b18      	cmp	r3, #24
 8004764:	f200 8155 	bhi.w	8004a12 <HAL_RCC_GetSysClockFreq+0x2be>
 8004768:	a201      	add	r2, pc, #4	; (adr r2, 8004770 <HAL_RCC_GetSysClockFreq+0x1c>)
 800476a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800476e:	bf00      	nop
 8004770:	080047d5 	.word	0x080047d5
 8004774:	08004a13 	.word	0x08004a13
 8004778:	08004a13 	.word	0x08004a13
 800477c:	08004a13 	.word	0x08004a13
 8004780:	08004a13 	.word	0x08004a13
 8004784:	08004a13 	.word	0x08004a13
 8004788:	08004a13 	.word	0x08004a13
 800478c:	08004a13 	.word	0x08004a13
 8004790:	080047fb 	.word	0x080047fb
 8004794:	08004a13 	.word	0x08004a13
 8004798:	08004a13 	.word	0x08004a13
 800479c:	08004a13 	.word	0x08004a13
 80047a0:	08004a13 	.word	0x08004a13
 80047a4:	08004a13 	.word	0x08004a13
 80047a8:	08004a13 	.word	0x08004a13
 80047ac:	08004a13 	.word	0x08004a13
 80047b0:	08004801 	.word	0x08004801
 80047b4:	08004a13 	.word	0x08004a13
 80047b8:	08004a13 	.word	0x08004a13
 80047bc:	08004a13 	.word	0x08004a13
 80047c0:	08004a13 	.word	0x08004a13
 80047c4:	08004a13 	.word	0x08004a13
 80047c8:	08004a13 	.word	0x08004a13
 80047cc:	08004a13 	.word	0x08004a13
 80047d0:	08004807 	.word	0x08004807
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80047d4:	4b94      	ldr	r3, [pc, #592]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0320 	and.w	r3, r3, #32
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d009      	beq.n	80047f4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047e0:	4b91      	ldr	r3, [pc, #580]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	08db      	lsrs	r3, r3, #3
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	4a90      	ldr	r2, [pc, #576]	; (8004a2c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80047ec:	fa22 f303 	lsr.w	r3, r2, r3
 80047f0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80047f2:	e111      	b.n	8004a18 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80047f4:	4b8d      	ldr	r3, [pc, #564]	; (8004a2c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80047f6:	61bb      	str	r3, [r7, #24]
      break;
 80047f8:	e10e      	b.n	8004a18 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80047fa:	4b8d      	ldr	r3, [pc, #564]	; (8004a30 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80047fc:	61bb      	str	r3, [r7, #24]
      break;
 80047fe:	e10b      	b.n	8004a18 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004800:	4b8c      	ldr	r3, [pc, #560]	; (8004a34 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004802:	61bb      	str	r3, [r7, #24]
      break;
 8004804:	e108      	b.n	8004a18 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004806:	4b88      	ldr	r3, [pc, #544]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800480a:	f003 0303 	and.w	r3, r3, #3
 800480e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004810:	4b85      	ldr	r3, [pc, #532]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004814:	091b      	lsrs	r3, r3, #4
 8004816:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800481a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800481c:	4b82      	ldr	r3, [pc, #520]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800481e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004820:	f003 0301 	and.w	r3, r3, #1
 8004824:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004826:	4b80      	ldr	r3, [pc, #512]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004828:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800482a:	08db      	lsrs	r3, r3, #3
 800482c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004830:	68fa      	ldr	r2, [r7, #12]
 8004832:	fb02 f303 	mul.w	r3, r2, r3
 8004836:	ee07 3a90 	vmov	s15, r3
 800483a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800483e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	2b00      	cmp	r3, #0
 8004846:	f000 80e1 	beq.w	8004a0c <HAL_RCC_GetSysClockFreq+0x2b8>
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	2b02      	cmp	r3, #2
 800484e:	f000 8083 	beq.w	8004958 <HAL_RCC_GetSysClockFreq+0x204>
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	2b02      	cmp	r3, #2
 8004856:	f200 80a1 	bhi.w	800499c <HAL_RCC_GetSysClockFreq+0x248>
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d003      	beq.n	8004868 <HAL_RCC_GetSysClockFreq+0x114>
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	2b01      	cmp	r3, #1
 8004864:	d056      	beq.n	8004914 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004866:	e099      	b.n	800499c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004868:	4b6f      	ldr	r3, [pc, #444]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 0320 	and.w	r3, r3, #32
 8004870:	2b00      	cmp	r3, #0
 8004872:	d02d      	beq.n	80048d0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004874:	4b6c      	ldr	r3, [pc, #432]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	08db      	lsrs	r3, r3, #3
 800487a:	f003 0303 	and.w	r3, r3, #3
 800487e:	4a6b      	ldr	r2, [pc, #428]	; (8004a2c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004880:	fa22 f303 	lsr.w	r3, r2, r3
 8004884:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	ee07 3a90 	vmov	s15, r3
 800488c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	ee07 3a90 	vmov	s15, r3
 8004896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800489a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800489e:	4b62      	ldr	r3, [pc, #392]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048a6:	ee07 3a90 	vmov	s15, r3
 80048aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80048b2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8004a38 <HAL_RCC_GetSysClockFreq+0x2e4>
 80048b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80048c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048ca:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80048ce:	e087      	b.n	80049e0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	ee07 3a90 	vmov	s15, r3
 80048d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048da:	eddf 6a58 	vldr	s13, [pc, #352]	; 8004a3c <HAL_RCC_GetSysClockFreq+0x2e8>
 80048de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048e2:	4b51      	ldr	r3, [pc, #324]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048ea:	ee07 3a90 	vmov	s15, r3
 80048ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80048f6:	eddf 5a50 	vldr	s11, [pc, #320]	; 8004a38 <HAL_RCC_GetSysClockFreq+0x2e4>
 80048fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004902:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004906:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800490a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800490e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004912:	e065      	b.n	80049e0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	ee07 3a90 	vmov	s15, r3
 800491a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800491e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004a40 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004922:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004926:	4b40      	ldr	r3, [pc, #256]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800492a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800492e:	ee07 3a90 	vmov	s15, r3
 8004932:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004936:	ed97 6a02 	vldr	s12, [r7, #8]
 800493a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8004a38 <HAL_RCC_GetSysClockFreq+0x2e4>
 800493e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004942:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004946:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800494a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800494e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004952:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004956:	e043      	b.n	80049e0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	ee07 3a90 	vmov	s15, r3
 800495e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004962:	eddf 6a38 	vldr	s13, [pc, #224]	; 8004a44 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004966:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800496a:	4b2f      	ldr	r3, [pc, #188]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800496c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800496e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004972:	ee07 3a90 	vmov	s15, r3
 8004976:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800497a:	ed97 6a02 	vldr	s12, [r7, #8]
 800497e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8004a38 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004982:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004986:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800498a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800498e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004992:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004996:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800499a:	e021      	b.n	80049e0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	ee07 3a90 	vmov	s15, r3
 80049a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049a6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8004a40 <HAL_RCC_GetSysClockFreq+0x2ec>
 80049aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049ae:	4b1e      	ldr	r3, [pc, #120]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049b6:	ee07 3a90 	vmov	s15, r3
 80049ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049be:	ed97 6a02 	vldr	s12, [r7, #8]
 80049c2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8004a38 <HAL_RCC_GetSysClockFreq+0x2e4>
 80049c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80049d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80049de:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80049e0:	4b11      	ldr	r3, [pc, #68]	; (8004a28 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049e4:	0a5b      	lsrs	r3, r3, #9
 80049e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049ea:	3301      	adds	r3, #1
 80049ec:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	ee07 3a90 	vmov	s15, r3
 80049f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80049f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80049fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a04:	ee17 3a90 	vmov	r3, s15
 8004a08:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004a0a:	e005      	b.n	8004a18 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	61bb      	str	r3, [r7, #24]
      break;
 8004a10:	e002      	b.n	8004a18 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004a12:	4b07      	ldr	r3, [pc, #28]	; (8004a30 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004a14:	61bb      	str	r3, [r7, #24]
      break;
 8004a16:	bf00      	nop
  }

  return sysclockfreq;
 8004a18:	69bb      	ldr	r3, [r7, #24]
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3724      	adds	r7, #36	; 0x24
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	58024400 	.word	0x58024400
 8004a2c:	03d09000 	.word	0x03d09000
 8004a30:	003d0900 	.word	0x003d0900
 8004a34:	007a1200 	.word	0x007a1200
 8004a38:	46000000 	.word	0x46000000
 8004a3c:	4c742400 	.word	0x4c742400
 8004a40:	4a742400 	.word	0x4a742400
 8004a44:	4af42400 	.word	0x4af42400

08004a48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b082      	sub	sp, #8
 8004a4c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004a4e:	f7ff fe81 	bl	8004754 <HAL_RCC_GetSysClockFreq>
 8004a52:	4602      	mov	r2, r0
 8004a54:	4b10      	ldr	r3, [pc, #64]	; (8004a98 <HAL_RCC_GetHCLKFreq+0x50>)
 8004a56:	699b      	ldr	r3, [r3, #24]
 8004a58:	0a1b      	lsrs	r3, r3, #8
 8004a5a:	f003 030f 	and.w	r3, r3, #15
 8004a5e:	490f      	ldr	r1, [pc, #60]	; (8004a9c <HAL_RCC_GetHCLKFreq+0x54>)
 8004a60:	5ccb      	ldrb	r3, [r1, r3]
 8004a62:	f003 031f 	and.w	r3, r3, #31
 8004a66:	fa22 f303 	lsr.w	r3, r2, r3
 8004a6a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a6c:	4b0a      	ldr	r3, [pc, #40]	; (8004a98 <HAL_RCC_GetHCLKFreq+0x50>)
 8004a6e:	699b      	ldr	r3, [r3, #24]
 8004a70:	f003 030f 	and.w	r3, r3, #15
 8004a74:	4a09      	ldr	r2, [pc, #36]	; (8004a9c <HAL_RCC_GetHCLKFreq+0x54>)
 8004a76:	5cd3      	ldrb	r3, [r2, r3]
 8004a78:	f003 031f 	and.w	r3, r3, #31
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a82:	4a07      	ldr	r2, [pc, #28]	; (8004aa0 <HAL_RCC_GetHCLKFreq+0x58>)
 8004a84:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004a86:	4a07      	ldr	r2, [pc, #28]	; (8004aa4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004a8c:	4b04      	ldr	r3, [pc, #16]	; (8004aa0 <HAL_RCC_GetHCLKFreq+0x58>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3708      	adds	r7, #8
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	58024400 	.word	0x58024400
 8004a9c:	08008a70 	.word	0x08008a70
 8004aa0:	24000004 	.word	0x24000004
 8004aa4:	24000000 	.word	0x24000000

08004aa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004aac:	f7ff ffcc 	bl	8004a48 <HAL_RCC_GetHCLKFreq>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	4b06      	ldr	r3, [pc, #24]	; (8004acc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	091b      	lsrs	r3, r3, #4
 8004ab8:	f003 0307 	and.w	r3, r3, #7
 8004abc:	4904      	ldr	r1, [pc, #16]	; (8004ad0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004abe:	5ccb      	ldrb	r3, [r1, r3]
 8004ac0:	f003 031f 	and.w	r3, r3, #31
 8004ac4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	58024400 	.word	0x58024400
 8004ad0:	08008a70 	.word	0x08008a70

08004ad4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004ad8:	f7ff ffb6 	bl	8004a48 <HAL_RCC_GetHCLKFreq>
 8004adc:	4602      	mov	r2, r0
 8004ade:	4b06      	ldr	r3, [pc, #24]	; (8004af8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ae0:	69db      	ldr	r3, [r3, #28]
 8004ae2:	0a1b      	lsrs	r3, r3, #8
 8004ae4:	f003 0307 	and.w	r3, r3, #7
 8004ae8:	4904      	ldr	r1, [pc, #16]	; (8004afc <HAL_RCC_GetPCLK2Freq+0x28>)
 8004aea:	5ccb      	ldrb	r3, [r1, r3]
 8004aec:	f003 031f 	and.w	r3, r3, #31
 8004af0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	58024400 	.word	0x58024400
 8004afc:	08008a70 	.word	0x08008a70

08004b00 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b04:	b0ca      	sub	sp, #296	; 0x128
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004b12:	2300      	movs	r3, #0
 8004b14:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b20:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8004b24:	2500      	movs	r5, #0
 8004b26:	ea54 0305 	orrs.w	r3, r4, r5
 8004b2a:	d049      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004b30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004b32:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004b36:	d02f      	beq.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004b38:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004b3c:	d828      	bhi.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004b3e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004b42:	d01a      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004b44:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004b48:	d822      	bhi.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d003      	beq.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004b4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b52:	d007      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004b54:	e01c      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b56:	4bb8      	ldr	r3, [pc, #736]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b5a:	4ab7      	ldr	r2, [pc, #732]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b60:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004b62:	e01a      	b.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004b68:	3308      	adds	r3, #8
 8004b6a:	2102      	movs	r1, #2
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f001 fc8f 	bl	8006490 <RCCEx_PLL2_Config>
 8004b72:	4603      	mov	r3, r0
 8004b74:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004b78:	e00f      	b.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004b7e:	3328      	adds	r3, #40	; 0x28
 8004b80:	2102      	movs	r1, #2
 8004b82:	4618      	mov	r0, r3
 8004b84:	f001 fd36 	bl	80065f4 <RCCEx_PLL3_Config>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004b8e:	e004      	b.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004b96:	e000      	b.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004b98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b9a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d10a      	bne.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004ba2:	4ba5      	ldr	r3, [pc, #660]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ba4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ba6:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004bae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004bb0:	4aa1      	ldr	r2, [pc, #644]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bb2:	430b      	orrs	r3, r1
 8004bb4:	6513      	str	r3, [r2, #80]	; 0x50
 8004bb6:	e003      	b.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bb8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004bbc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc8:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8004bcc:	f04f 0900 	mov.w	r9, #0
 8004bd0:	ea58 0309 	orrs.w	r3, r8, r9
 8004bd4:	d047      	beq.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004bda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bdc:	2b04      	cmp	r3, #4
 8004bde:	d82a      	bhi.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004be0:	a201      	add	r2, pc, #4	; (adr r2, 8004be8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be6:	bf00      	nop
 8004be8:	08004bfd 	.word	0x08004bfd
 8004bec:	08004c0b 	.word	0x08004c0b
 8004bf0:	08004c21 	.word	0x08004c21
 8004bf4:	08004c3f 	.word	0x08004c3f
 8004bf8:	08004c3f 	.word	0x08004c3f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bfc:	4b8e      	ldr	r3, [pc, #568]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c00:	4a8d      	ldr	r2, [pc, #564]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c06:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c08:	e01a      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c0e:	3308      	adds	r3, #8
 8004c10:	2100      	movs	r1, #0
 8004c12:	4618      	mov	r0, r3
 8004c14:	f001 fc3c 	bl	8006490 <RCCEx_PLL2_Config>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c1e:	e00f      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c24:	3328      	adds	r3, #40	; 0x28
 8004c26:	2100      	movs	r1, #0
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f001 fce3 	bl	80065f4 <RCCEx_PLL3_Config>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c34:	e004      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004c3c:	e000      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004c3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c40:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d10a      	bne.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c48:	4b7b      	ldr	r3, [pc, #492]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c4c:	f023 0107 	bic.w	r1, r3, #7
 8004c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c56:	4a78      	ldr	r2, [pc, #480]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c58:	430b      	orrs	r3, r1
 8004c5a:	6513      	str	r3, [r2, #80]	; 0x50
 8004c5c:	e003      	b.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c5e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004c62:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c6e:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 8004c72:	f04f 0b00 	mov.w	fp, #0
 8004c76:	ea5a 030b 	orrs.w	r3, sl, fp
 8004c7a:	d04c      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c86:	d030      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004c88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c8c:	d829      	bhi.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004c8e:	2bc0      	cmp	r3, #192	; 0xc0
 8004c90:	d02d      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004c92:	2bc0      	cmp	r3, #192	; 0xc0
 8004c94:	d825      	bhi.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004c96:	2b80      	cmp	r3, #128	; 0x80
 8004c98:	d018      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004c9a:	2b80      	cmp	r3, #128	; 0x80
 8004c9c:	d821      	bhi.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d002      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004ca2:	2b40      	cmp	r3, #64	; 0x40
 8004ca4:	d007      	beq.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004ca6:	e01c      	b.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ca8:	4b63      	ldr	r3, [pc, #396]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cac:	4a62      	ldr	r2, [pc, #392]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004cb2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004cb4:	e01c      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004cba:	3308      	adds	r3, #8
 8004cbc:	2100      	movs	r1, #0
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f001 fbe6 	bl	8006490 <RCCEx_PLL2_Config>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004cca:	e011      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004cd0:	3328      	adds	r3, #40	; 0x28
 8004cd2:	2100      	movs	r1, #0
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f001 fc8d 	bl	80065f4 <RCCEx_PLL3_Config>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004ce0:	e006      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004ce8:	e002      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004cea:	bf00      	nop
 8004cec:	e000      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004cee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cf0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d10a      	bne.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004cf8:	4b4f      	ldr	r3, [pc, #316]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004cfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cfc:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8004d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d06:	4a4c      	ldr	r2, [pc, #304]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d08:	430b      	orrs	r3, r1
 8004d0a:	6513      	str	r3, [r2, #80]	; 0x50
 8004d0c:	e003      	b.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d0e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004d12:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d1e:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8004d22:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8004d26:	2300      	movs	r3, #0
 8004d28:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8004d2c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8004d30:	460b      	mov	r3, r1
 8004d32:	4313      	orrs	r3, r2
 8004d34:	d053      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d3a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004d3e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004d42:	d035      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004d44:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004d48:	d82e      	bhi.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004d4a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004d4e:	d031      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004d50:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004d54:	d828      	bhi.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004d56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d5a:	d01a      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004d5c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d60:	d822      	bhi.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d003      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004d66:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004d6a:	d007      	beq.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004d6c:	e01c      	b.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d6e:	4b32      	ldr	r3, [pc, #200]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d72:	4a31      	ldr	r2, [pc, #196]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d78:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d7a:	e01c      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d80:	3308      	adds	r3, #8
 8004d82:	2100      	movs	r1, #0
 8004d84:	4618      	mov	r0, r3
 8004d86:	f001 fb83 	bl	8006490 <RCCEx_PLL2_Config>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004d90:	e011      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d96:	3328      	adds	r3, #40	; 0x28
 8004d98:	2100      	movs	r1, #0
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f001 fc2a 	bl	80065f4 <RCCEx_PLL3_Config>
 8004da0:	4603      	mov	r3, r0
 8004da2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004da6:	e006      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004dae:	e002      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004db0:	bf00      	nop
 8004db2:	e000      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004db4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004db6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d10b      	bne.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004dbe:	4b1e      	ldr	r3, [pc, #120]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dc2:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8004dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004dca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004dce:	4a1a      	ldr	r2, [pc, #104]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004dd0:	430b      	orrs	r3, r1
 8004dd2:	6593      	str	r3, [r2, #88]	; 0x58
 8004dd4:	e003      	b.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dd6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004dda:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de6:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8004dea:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8004dee:	2300      	movs	r3, #0
 8004df0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004df4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8004df8:	460b      	mov	r3, r1
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	d056      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e02:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004e06:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e0a:	d038      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004e0c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e10:	d831      	bhi.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004e12:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004e16:	d034      	beq.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004e18:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004e1c:	d82b      	bhi.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004e1e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e22:	d01d      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004e24:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e28:	d825      	bhi.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d006      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004e2e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e32:	d00a      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004e34:	e01f      	b.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004e36:	bf00      	nop
 8004e38:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e3c:	4ba2      	ldr	r3, [pc, #648]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e40:	4aa1      	ldr	r2, [pc, #644]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e46:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e48:	e01c      	b.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e4e:	3308      	adds	r3, #8
 8004e50:	2100      	movs	r1, #0
 8004e52:	4618      	mov	r0, r3
 8004e54:	f001 fb1c 	bl	8006490 <RCCEx_PLL2_Config>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004e5e:	e011      	b.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e64:	3328      	adds	r3, #40	; 0x28
 8004e66:	2100      	movs	r1, #0
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f001 fbc3 	bl	80065f4 <RCCEx_PLL3_Config>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e74:	e006      	b.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004e7c:	e002      	b.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004e7e:	bf00      	nop
 8004e80:	e000      	b.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004e82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e84:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d10b      	bne.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004e8c:	4b8e      	ldr	r3, [pc, #568]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e90:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8004e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e98:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004e9c:	4a8a      	ldr	r2, [pc, #552]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e9e:	430b      	orrs	r3, r1
 8004ea0:	6593      	str	r3, [r2, #88]	; 0x58
 8004ea2:	e003      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ea4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004ea8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb4:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8004eb8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8004ec2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	d03a      	beq.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004ecc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ed2:	2b30      	cmp	r3, #48	; 0x30
 8004ed4:	d01f      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004ed6:	2b30      	cmp	r3, #48	; 0x30
 8004ed8:	d819      	bhi.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004eda:	2b20      	cmp	r3, #32
 8004edc:	d00c      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004ede:	2b20      	cmp	r3, #32
 8004ee0:	d815      	bhi.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d019      	beq.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004ee6:	2b10      	cmp	r3, #16
 8004ee8:	d111      	bne.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004eea:	4b77      	ldr	r3, [pc, #476]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eee:	4a76      	ldr	r2, [pc, #472]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ef4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004ef6:	e011      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004efc:	3308      	adds	r3, #8
 8004efe:	2102      	movs	r1, #2
 8004f00:	4618      	mov	r0, r3
 8004f02:	f001 fac5 	bl	8006490 <RCCEx_PLL2_Config>
 8004f06:	4603      	mov	r3, r0
 8004f08:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004f0c:	e006      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004f14:	e002      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004f16:	bf00      	nop
 8004f18:	e000      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004f1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f1c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d10a      	bne.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004f24:	4b68      	ldr	r3, [pc, #416]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f28:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8004f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f32:	4a65      	ldr	r2, [pc, #404]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f34:	430b      	orrs	r3, r1
 8004f36:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f38:	e003      	b.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f3a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004f3e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8004f4e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004f52:	2300      	movs	r3, #0
 8004f54:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004f58:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	d051      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f6c:	d035      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004f6e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f72:	d82e      	bhi.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004f74:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004f78:	d031      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004f7a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004f7e:	d828      	bhi.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004f80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f84:	d01a      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004f86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f8a:	d822      	bhi.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d003      	beq.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004f90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f94:	d007      	beq.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004f96:	e01c      	b.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f98:	4b4b      	ldr	r3, [pc, #300]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f9c:	4a4a      	ldr	r2, [pc, #296]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004fa2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004fa4:	e01c      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004fa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004faa:	3308      	adds	r3, #8
 8004fac:	2100      	movs	r1, #0
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f001 fa6e 	bl	8006490 <RCCEx_PLL2_Config>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004fba:	e011      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004fc0:	3328      	adds	r3, #40	; 0x28
 8004fc2:	2100      	movs	r1, #0
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f001 fb15 	bl	80065f4 <RCCEx_PLL3_Config>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004fd0:	e006      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004fd8:	e002      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004fda:	bf00      	nop
 8004fdc:	e000      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004fde:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fe0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d10a      	bne.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004fe8:	4b37      	ldr	r3, [pc, #220]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004fea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fec:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8004ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004ff4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ff6:	4a34      	ldr	r2, [pc, #208]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ff8:	430b      	orrs	r3, r1
 8004ffa:	6513      	str	r3, [r2, #80]	; 0x50
 8004ffc:	e003      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ffe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005002:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005006:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800500a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8005012:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005016:	2300      	movs	r3, #0
 8005018:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800501c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8005020:	460b      	mov	r3, r1
 8005022:	4313      	orrs	r3, r2
 8005024:	d056      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005026:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800502a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800502c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005030:	d033      	beq.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005032:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005036:	d82c      	bhi.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005038:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800503c:	d02f      	beq.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800503e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005042:	d826      	bhi.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005044:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005048:	d02b      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800504a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800504e:	d820      	bhi.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005050:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005054:	d012      	beq.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005056:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800505a:	d81a      	bhi.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800505c:	2b00      	cmp	r3, #0
 800505e:	d022      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005060:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005064:	d115      	bne.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005066:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800506a:	3308      	adds	r3, #8
 800506c:	2101      	movs	r1, #1
 800506e:	4618      	mov	r0, r3
 8005070:	f001 fa0e 	bl	8006490 <RCCEx_PLL2_Config>
 8005074:	4603      	mov	r3, r0
 8005076:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800507a:	e015      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800507c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005080:	3328      	adds	r3, #40	; 0x28
 8005082:	2101      	movs	r1, #1
 8005084:	4618      	mov	r0, r3
 8005086:	f001 fab5 	bl	80065f4 <RCCEx_PLL3_Config>
 800508a:	4603      	mov	r3, r0
 800508c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005090:	e00a      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005098:	e006      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800509a:	bf00      	nop
 800509c:	e004      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800509e:	bf00      	nop
 80050a0:	e002      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80050a2:	bf00      	nop
 80050a4:	e000      	b.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80050a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050a8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d10d      	bne.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80050b0:	4b05      	ldr	r3, [pc, #20]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050b4:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 80050b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80050bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050be:	4a02      	ldr	r2, [pc, #8]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80050c0:	430b      	orrs	r3, r1
 80050c2:	6513      	str	r3, [r2, #80]	; 0x50
 80050c4:	e006      	b.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80050c6:	bf00      	nop
 80050c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050cc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80050d0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80050d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80050d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050dc:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 80050e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80050e4:	2300      	movs	r3, #0
 80050e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80050ea:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 80050ee:	460b      	mov	r3, r1
 80050f0:	4313      	orrs	r3, r2
 80050f2:	d055      	beq.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80050f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80050f8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80050fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005100:	d033      	beq.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005102:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005106:	d82c      	bhi.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005108:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800510c:	d02f      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800510e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005112:	d826      	bhi.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005114:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005118:	d02b      	beq.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800511a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800511e:	d820      	bhi.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005120:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005124:	d012      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005126:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800512a:	d81a      	bhi.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d022      	beq.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005130:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005134:	d115      	bne.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005136:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800513a:	3308      	adds	r3, #8
 800513c:	2101      	movs	r1, #1
 800513e:	4618      	mov	r0, r3
 8005140:	f001 f9a6 	bl	8006490 <RCCEx_PLL2_Config>
 8005144:	4603      	mov	r3, r0
 8005146:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800514a:	e015      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800514c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005150:	3328      	adds	r3, #40	; 0x28
 8005152:	2101      	movs	r1, #1
 8005154:	4618      	mov	r0, r3
 8005156:	f001 fa4d 	bl	80065f4 <RCCEx_PLL3_Config>
 800515a:	4603      	mov	r3, r0
 800515c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005160:	e00a      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005168:	e006      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800516a:	bf00      	nop
 800516c:	e004      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800516e:	bf00      	nop
 8005170:	e002      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005172:	bf00      	nop
 8005174:	e000      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005176:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005178:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800517c:	2b00      	cmp	r3, #0
 800517e:	d10b      	bne.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005180:	4ba3      	ldr	r3, [pc, #652]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005182:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005184:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8005188:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800518c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005190:	4a9f      	ldr	r2, [pc, #636]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005192:	430b      	orrs	r3, r1
 8005194:	6593      	str	r3, [r2, #88]	; 0x58
 8005196:	e003      	b.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005198:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800519c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80051a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a8:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 80051ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80051b0:	2300      	movs	r3, #0
 80051b2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80051b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80051ba:	460b      	mov	r3, r1
 80051bc:	4313      	orrs	r3, r2
 80051be:	d037      	beq.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80051c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051ca:	d00e      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80051cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051d0:	d816      	bhi.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d018      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80051d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80051da:	d111      	bne.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051dc:	4b8c      	ldr	r3, [pc, #560]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e0:	4a8b      	ldr	r2, [pc, #556]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051e6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80051e8:	e00f      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80051ee:	3308      	adds	r3, #8
 80051f0:	2101      	movs	r1, #1
 80051f2:	4618      	mov	r0, r3
 80051f4:	f001 f94c 	bl	8006490 <RCCEx_PLL2_Config>
 80051f8:	4603      	mov	r3, r0
 80051fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80051fe:	e004      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005206:	e000      	b.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005208:	bf00      	nop
    }

    if (ret == HAL_OK)
 800520a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10a      	bne.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005212:	4b7f      	ldr	r3, [pc, #508]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005214:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005216:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800521a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800521e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005220:	4a7b      	ldr	r2, [pc, #492]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005222:	430b      	orrs	r3, r1
 8005224:	6513      	str	r3, [r2, #80]	; 0x50
 8005226:	e003      	b.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005228:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800522c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005230:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005238:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800523c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005240:	2300      	movs	r3, #0
 8005242:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8005246:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800524a:	460b      	mov	r3, r1
 800524c:	4313      	orrs	r3, r2
 800524e:	d039      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005250:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005254:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005256:	2b03      	cmp	r3, #3
 8005258:	d81c      	bhi.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800525a:	a201      	add	r2, pc, #4	; (adr r2, 8005260 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800525c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005260:	0800529d 	.word	0x0800529d
 8005264:	08005271 	.word	0x08005271
 8005268:	0800527f 	.word	0x0800527f
 800526c:	0800529d 	.word	0x0800529d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005270:	4b67      	ldr	r3, [pc, #412]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005274:	4a66      	ldr	r2, [pc, #408]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005276:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800527a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800527c:	e00f      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800527e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005282:	3308      	adds	r3, #8
 8005284:	2102      	movs	r1, #2
 8005286:	4618      	mov	r0, r3
 8005288:	f001 f902 	bl	8006490 <RCCEx_PLL2_Config>
 800528c:	4603      	mov	r3, r0
 800528e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005292:	e004      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800529a:	e000      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800529c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800529e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d10a      	bne.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80052a6:	4b5a      	ldr	r3, [pc, #360]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052aa:	f023 0103 	bic.w	r1, r3, #3
 80052ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80052b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052b4:	4a56      	ldr	r2, [pc, #344]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052b6:	430b      	orrs	r3, r1
 80052b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80052ba:	e003      	b.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052bc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80052c0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80052c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80052c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052cc:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 80052d0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80052d4:	2300      	movs	r3, #0
 80052d6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80052da:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80052de:	460b      	mov	r3, r1
 80052e0:	4313      	orrs	r3, r2
 80052e2:	f000 809f 	beq.w	8005424 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052e6:	4b4b      	ldr	r3, [pc, #300]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a4a      	ldr	r2, [pc, #296]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80052ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052f2:	f7fb ff33 	bl	800115c <HAL_GetTick>
 80052f6:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052fa:	e00b      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052fc:	f7fb ff2e 	bl	800115c <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	2b64      	cmp	r3, #100	; 0x64
 800530a:	d903      	bls.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005312:	e005      	b.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005314:	4b3f      	ldr	r3, [pc, #252]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800531c:	2b00      	cmp	r3, #0
 800531e:	d0ed      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005320:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005324:	2b00      	cmp	r3, #0
 8005326:	d179      	bne.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005328:	4b39      	ldr	r3, [pc, #228]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800532a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800532c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005330:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005334:	4053      	eors	r3, r2
 8005336:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800533a:	2b00      	cmp	r3, #0
 800533c:	d015      	beq.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800533e:	4b34      	ldr	r3, [pc, #208]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005346:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800534a:	4b31      	ldr	r3, [pc, #196]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800534c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800534e:	4a30      	ldr	r2, [pc, #192]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005354:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005356:	4b2e      	ldr	r3, [pc, #184]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800535a:	4a2d      	ldr	r2, [pc, #180]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800535c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005360:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005362:	4a2b      	ldr	r2, [pc, #172]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005364:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8005368:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800536a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800536e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005372:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005376:	d118      	bne.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005378:	f7fb fef0 	bl	800115c <HAL_GetTick>
 800537c:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005380:	e00d      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005382:	f7fb feeb 	bl	800115c <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800538c:	1ad2      	subs	r2, r2, r3
 800538e:	f241 3388 	movw	r3, #5000	; 0x1388
 8005392:	429a      	cmp	r2, r3
 8005394:	d903      	bls.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800539c:	e005      	b.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800539e:	4b1c      	ldr	r3, [pc, #112]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d0eb      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80053aa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d129      	bne.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80053b6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80053ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80053c2:	d10e      	bne.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80053c4:	4b12      	ldr	r3, [pc, #72]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 80053cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80053d0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80053d4:	091a      	lsrs	r2, r3, #4
 80053d6:	4b10      	ldr	r3, [pc, #64]	; (8005418 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80053d8:	4013      	ands	r3, r2
 80053da:	4a0d      	ldr	r2, [pc, #52]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053dc:	430b      	orrs	r3, r1
 80053de:	6113      	str	r3, [r2, #16]
 80053e0:	e005      	b.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80053e2:	4b0b      	ldr	r3, [pc, #44]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053e4:	691b      	ldr	r3, [r3, #16]
 80053e6:	4a0a      	ldr	r2, [pc, #40]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053e8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80053ec:	6113      	str	r3, [r2, #16]
 80053ee:	4b08      	ldr	r3, [pc, #32]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80053f0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80053f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80053f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80053fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053fe:	4a04      	ldr	r2, [pc, #16]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005400:	430b      	orrs	r3, r1
 8005402:	6713      	str	r3, [r2, #112]	; 0x70
 8005404:	e00e      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005406:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800540a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800540e:	e009      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005410:	58024400 	.word	0x58024400
 8005414:	58024800 	.word	0x58024800
 8005418:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800541c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005420:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005424:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800542c:	f002 0301 	and.w	r3, r2, #1
 8005430:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005434:	2300      	movs	r3, #0
 8005436:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800543a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800543e:	460b      	mov	r3, r1
 8005440:	4313      	orrs	r3, r2
 8005442:	f000 8089 	beq.w	8005558 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005446:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800544a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800544c:	2b28      	cmp	r3, #40	; 0x28
 800544e:	d86b      	bhi.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005450:	a201      	add	r2, pc, #4	; (adr r2, 8005458 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005456:	bf00      	nop
 8005458:	08005531 	.word	0x08005531
 800545c:	08005529 	.word	0x08005529
 8005460:	08005529 	.word	0x08005529
 8005464:	08005529 	.word	0x08005529
 8005468:	08005529 	.word	0x08005529
 800546c:	08005529 	.word	0x08005529
 8005470:	08005529 	.word	0x08005529
 8005474:	08005529 	.word	0x08005529
 8005478:	080054fd 	.word	0x080054fd
 800547c:	08005529 	.word	0x08005529
 8005480:	08005529 	.word	0x08005529
 8005484:	08005529 	.word	0x08005529
 8005488:	08005529 	.word	0x08005529
 800548c:	08005529 	.word	0x08005529
 8005490:	08005529 	.word	0x08005529
 8005494:	08005529 	.word	0x08005529
 8005498:	08005513 	.word	0x08005513
 800549c:	08005529 	.word	0x08005529
 80054a0:	08005529 	.word	0x08005529
 80054a4:	08005529 	.word	0x08005529
 80054a8:	08005529 	.word	0x08005529
 80054ac:	08005529 	.word	0x08005529
 80054b0:	08005529 	.word	0x08005529
 80054b4:	08005529 	.word	0x08005529
 80054b8:	08005531 	.word	0x08005531
 80054bc:	08005529 	.word	0x08005529
 80054c0:	08005529 	.word	0x08005529
 80054c4:	08005529 	.word	0x08005529
 80054c8:	08005529 	.word	0x08005529
 80054cc:	08005529 	.word	0x08005529
 80054d0:	08005529 	.word	0x08005529
 80054d4:	08005529 	.word	0x08005529
 80054d8:	08005531 	.word	0x08005531
 80054dc:	08005529 	.word	0x08005529
 80054e0:	08005529 	.word	0x08005529
 80054e4:	08005529 	.word	0x08005529
 80054e8:	08005529 	.word	0x08005529
 80054ec:	08005529 	.word	0x08005529
 80054f0:	08005529 	.word	0x08005529
 80054f4:	08005529 	.word	0x08005529
 80054f8:	08005531 	.word	0x08005531
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80054fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005500:	3308      	adds	r3, #8
 8005502:	2101      	movs	r1, #1
 8005504:	4618      	mov	r0, r3
 8005506:	f000 ffc3 	bl	8006490 <RCCEx_PLL2_Config>
 800550a:	4603      	mov	r3, r0
 800550c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005510:	e00f      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005512:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005516:	3328      	adds	r3, #40	; 0x28
 8005518:	2101      	movs	r1, #1
 800551a:	4618      	mov	r0, r3
 800551c:	f001 f86a 	bl	80065f4 <RCCEx_PLL3_Config>
 8005520:	4603      	mov	r3, r0
 8005522:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005526:	e004      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800552e:	e000      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005530:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005532:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005536:	2b00      	cmp	r3, #0
 8005538:	d10a      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800553a:	4bbf      	ldr	r3, [pc, #764]	; (8005838 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800553c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800553e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8005542:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005546:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005548:	4abb      	ldr	r2, [pc, #748]	; (8005838 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800554a:	430b      	orrs	r3, r1
 800554c:	6553      	str	r3, [r2, #84]	; 0x54
 800554e:	e003      	b.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005550:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005554:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005558:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800555c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005560:	f002 0302 	and.w	r3, r2, #2
 8005564:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005568:	2300      	movs	r3, #0
 800556a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800556e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8005572:	460b      	mov	r3, r1
 8005574:	4313      	orrs	r3, r2
 8005576:	d041      	beq.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005578:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800557c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800557e:	2b05      	cmp	r3, #5
 8005580:	d824      	bhi.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005582:	a201      	add	r2, pc, #4	; (adr r2, 8005588 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005588:	080055d5 	.word	0x080055d5
 800558c:	080055a1 	.word	0x080055a1
 8005590:	080055b7 	.word	0x080055b7
 8005594:	080055d5 	.word	0x080055d5
 8005598:	080055d5 	.word	0x080055d5
 800559c:	080055d5 	.word	0x080055d5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80055a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055a4:	3308      	adds	r3, #8
 80055a6:	2101      	movs	r1, #1
 80055a8:	4618      	mov	r0, r3
 80055aa:	f000 ff71 	bl	8006490 <RCCEx_PLL2_Config>
 80055ae:	4603      	mov	r3, r0
 80055b0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80055b4:	e00f      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80055b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055ba:	3328      	adds	r3, #40	; 0x28
 80055bc:	2101      	movs	r1, #1
 80055be:	4618      	mov	r0, r3
 80055c0:	f001 f818 	bl	80065f4 <RCCEx_PLL3_Config>
 80055c4:	4603      	mov	r3, r0
 80055c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80055ca:	e004      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80055d2:	e000      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80055d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d10a      	bne.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80055de:	4b96      	ldr	r3, [pc, #600]	; (8005838 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80055e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055e2:	f023 0107 	bic.w	r1, r3, #7
 80055e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80055ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80055ec:	4a92      	ldr	r2, [pc, #584]	; (8005838 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80055ee:	430b      	orrs	r3, r1
 80055f0:	6553      	str	r3, [r2, #84]	; 0x54
 80055f2:	e003      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055f4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80055f8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80055fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005604:	f002 0304 	and.w	r3, r2, #4
 8005608:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800560c:	2300      	movs	r3, #0
 800560e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005612:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8005616:	460b      	mov	r3, r1
 8005618:	4313      	orrs	r3, r2
 800561a:	d044      	beq.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800561c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005620:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005624:	2b05      	cmp	r3, #5
 8005626:	d825      	bhi.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005628:	a201      	add	r2, pc, #4	; (adr r2, 8005630 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800562a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800562e:	bf00      	nop
 8005630:	0800567d 	.word	0x0800567d
 8005634:	08005649 	.word	0x08005649
 8005638:	0800565f 	.word	0x0800565f
 800563c:	0800567d 	.word	0x0800567d
 8005640:	0800567d 	.word	0x0800567d
 8005644:	0800567d 	.word	0x0800567d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005648:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800564c:	3308      	adds	r3, #8
 800564e:	2101      	movs	r1, #1
 8005650:	4618      	mov	r0, r3
 8005652:	f000 ff1d 	bl	8006490 <RCCEx_PLL2_Config>
 8005656:	4603      	mov	r3, r0
 8005658:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800565c:	e00f      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800565e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005662:	3328      	adds	r3, #40	; 0x28
 8005664:	2101      	movs	r1, #1
 8005666:	4618      	mov	r0, r3
 8005668:	f000 ffc4 	bl	80065f4 <RCCEx_PLL3_Config>
 800566c:	4603      	mov	r3, r0
 800566e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005672:	e004      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800567a:	e000      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800567c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800567e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005682:	2b00      	cmp	r3, #0
 8005684:	d10b      	bne.n	800569e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005686:	4b6c      	ldr	r3, [pc, #432]	; (8005838 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800568a:	f023 0107 	bic.w	r1, r3, #7
 800568e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005692:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005696:	4a68      	ldr	r2, [pc, #416]	; (8005838 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005698:	430b      	orrs	r3, r1
 800569a:	6593      	str	r3, [r2, #88]	; 0x58
 800569c:	e003      	b.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800569e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80056a2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80056a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80056aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ae:	f002 0320 	and.w	r3, r2, #32
 80056b2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80056b6:	2300      	movs	r3, #0
 80056b8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80056bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80056c0:	460b      	mov	r3, r1
 80056c2:	4313      	orrs	r3, r2
 80056c4:	d055      	beq.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80056c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80056ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80056d2:	d033      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80056d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80056d8:	d82c      	bhi.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80056da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056de:	d02f      	beq.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80056e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056e4:	d826      	bhi.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80056e6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80056ea:	d02b      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80056ec:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80056f0:	d820      	bhi.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80056f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80056f6:	d012      	beq.n	800571e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80056f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80056fc:	d81a      	bhi.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d022      	beq.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005702:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005706:	d115      	bne.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005708:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800570c:	3308      	adds	r3, #8
 800570e:	2100      	movs	r1, #0
 8005710:	4618      	mov	r0, r3
 8005712:	f000 febd 	bl	8006490 <RCCEx_PLL2_Config>
 8005716:	4603      	mov	r3, r0
 8005718:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800571c:	e015      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800571e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005722:	3328      	adds	r3, #40	; 0x28
 8005724:	2102      	movs	r1, #2
 8005726:	4618      	mov	r0, r3
 8005728:	f000 ff64 	bl	80065f4 <RCCEx_PLL3_Config>
 800572c:	4603      	mov	r3, r0
 800572e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005732:	e00a      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800573a:	e006      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800573c:	bf00      	nop
 800573e:	e004      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005740:	bf00      	nop
 8005742:	e002      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005744:	bf00      	nop
 8005746:	e000      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005748:	bf00      	nop
    }

    if (ret == HAL_OK)
 800574a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10b      	bne.n	800576a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005752:	4b39      	ldr	r3, [pc, #228]	; (8005838 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005756:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800575a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800575e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005762:	4a35      	ldr	r2, [pc, #212]	; (8005838 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005764:	430b      	orrs	r3, r1
 8005766:	6553      	str	r3, [r2, #84]	; 0x54
 8005768:	e003      	b.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800576a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800576e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005772:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800577a:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800577e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005782:	2300      	movs	r3, #0
 8005784:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8005788:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800578c:	460b      	mov	r3, r1
 800578e:	4313      	orrs	r3, r2
 8005790:	d058      	beq.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005792:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005796:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800579a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800579e:	d033      	beq.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80057a0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80057a4:	d82c      	bhi.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80057a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057aa:	d02f      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80057ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057b0:	d826      	bhi.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80057b2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80057b6:	d02b      	beq.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80057b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80057bc:	d820      	bhi.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80057be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057c2:	d012      	beq.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80057c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057c8:	d81a      	bhi.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d022      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80057ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057d2:	d115      	bne.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80057d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80057d8:	3308      	adds	r3, #8
 80057da:	2100      	movs	r1, #0
 80057dc:	4618      	mov	r0, r3
 80057de:	f000 fe57 	bl	8006490 <RCCEx_PLL2_Config>
 80057e2:	4603      	mov	r3, r0
 80057e4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80057e8:	e015      	b.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80057ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80057ee:	3328      	adds	r3, #40	; 0x28
 80057f0:	2102      	movs	r1, #2
 80057f2:	4618      	mov	r0, r3
 80057f4:	f000 fefe 	bl	80065f4 <RCCEx_PLL3_Config>
 80057f8:	4603      	mov	r3, r0
 80057fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80057fe:	e00a      	b.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005806:	e006      	b.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005808:	bf00      	nop
 800580a:	e004      	b.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800580c:	bf00      	nop
 800580e:	e002      	b.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005810:	bf00      	nop
 8005812:	e000      	b.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005814:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005816:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800581a:	2b00      	cmp	r3, #0
 800581c:	d10e      	bne.n	800583c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800581e:	4b06      	ldr	r3, [pc, #24]	; (8005838 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005820:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005822:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8005826:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800582a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800582e:	4a02      	ldr	r2, [pc, #8]	; (8005838 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005830:	430b      	orrs	r3, r1
 8005832:	6593      	str	r3, [r2, #88]	; 0x58
 8005834:	e006      	b.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005836:	bf00      	nop
 8005838:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800583c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005840:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005844:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800584c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8005850:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005854:	2300      	movs	r3, #0
 8005856:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800585a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800585e:	460b      	mov	r3, r1
 8005860:	4313      	orrs	r3, r2
 8005862:	d055      	beq.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005864:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005868:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800586c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005870:	d033      	beq.n	80058da <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005872:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005876:	d82c      	bhi.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005878:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800587c:	d02f      	beq.n	80058de <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800587e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005882:	d826      	bhi.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005884:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005888:	d02b      	beq.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800588a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800588e:	d820      	bhi.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005890:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005894:	d012      	beq.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005896:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800589a:	d81a      	bhi.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800589c:	2b00      	cmp	r3, #0
 800589e:	d022      	beq.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80058a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058a4:	d115      	bne.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80058a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80058aa:	3308      	adds	r3, #8
 80058ac:	2100      	movs	r1, #0
 80058ae:	4618      	mov	r0, r3
 80058b0:	f000 fdee 	bl	8006490 <RCCEx_PLL2_Config>
 80058b4:	4603      	mov	r3, r0
 80058b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80058ba:	e015      	b.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80058bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80058c0:	3328      	adds	r3, #40	; 0x28
 80058c2:	2102      	movs	r1, #2
 80058c4:	4618      	mov	r0, r3
 80058c6:	f000 fe95 	bl	80065f4 <RCCEx_PLL3_Config>
 80058ca:	4603      	mov	r3, r0
 80058cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80058d0:	e00a      	b.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80058d8:	e006      	b.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80058da:	bf00      	nop
 80058dc:	e004      	b.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80058de:	bf00      	nop
 80058e0:	e002      	b.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80058e2:	bf00      	nop
 80058e4:	e000      	b.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80058e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058e8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d10b      	bne.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80058f0:	4ba1      	ldr	r3, [pc, #644]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058f4:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 80058f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80058fc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005900:	4a9d      	ldr	r2, [pc, #628]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005902:	430b      	orrs	r3, r1
 8005904:	6593      	str	r3, [r2, #88]	; 0x58
 8005906:	e003      	b.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005908:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800590c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005910:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005918:	f002 0308 	and.w	r3, r2, #8
 800591c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005920:	2300      	movs	r3, #0
 8005922:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005926:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800592a:	460b      	mov	r3, r1
 800592c:	4313      	orrs	r3, r2
 800592e:	d01e      	beq.n	800596e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005930:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005934:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005938:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800593c:	d10c      	bne.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800593e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005942:	3328      	adds	r3, #40	; 0x28
 8005944:	2102      	movs	r1, #2
 8005946:	4618      	mov	r0, r3
 8005948:	f000 fe54 	bl	80065f4 <RCCEx_PLL3_Config>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d002      	beq.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005958:	4b87      	ldr	r3, [pc, #540]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800595a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800595c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005960:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005964:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005968:	4a83      	ldr	r2, [pc, #524]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800596a:	430b      	orrs	r3, r1
 800596c:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800596e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005976:	f002 0310 	and.w	r3, r2, #16
 800597a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800597e:	2300      	movs	r3, #0
 8005980:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005984:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8005988:	460b      	mov	r3, r1
 800598a:	4313      	orrs	r3, r2
 800598c:	d01e      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800598e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005992:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005996:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800599a:	d10c      	bne.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800599c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80059a0:	3328      	adds	r3, #40	; 0x28
 80059a2:	2102      	movs	r1, #2
 80059a4:	4618      	mov	r0, r3
 80059a6:	f000 fe25 	bl	80065f4 <RCCEx_PLL3_Config>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d002      	beq.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80059b6:	4b70      	ldr	r3, [pc, #448]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059ba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80059be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80059c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80059c6:	4a6c      	ldr	r2, [pc, #432]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059c8:	430b      	orrs	r3, r1
 80059ca:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80059cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80059d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d4:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 80059d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80059dc:	2300      	movs	r3, #0
 80059de:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80059e2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 80059e6:	460b      	mov	r3, r1
 80059e8:	4313      	orrs	r3, r2
 80059ea:	d03e      	beq.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80059ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80059f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80059f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80059f8:	d022      	beq.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80059fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80059fe:	d81b      	bhi.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d003      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005a04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a08:	d00b      	beq.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005a0a:	e015      	b.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005a10:	3308      	adds	r3, #8
 8005a12:	2100      	movs	r1, #0
 8005a14:	4618      	mov	r0, r3
 8005a16:	f000 fd3b 	bl	8006490 <RCCEx_PLL2_Config>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005a20:	e00f      	b.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005a26:	3328      	adds	r3, #40	; 0x28
 8005a28:	2102      	movs	r1, #2
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f000 fde2 	bl	80065f4 <RCCEx_PLL3_Config>
 8005a30:	4603      	mov	r3, r0
 8005a32:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005a36:	e004      	b.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005a3e:	e000      	b.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005a40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a42:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d10b      	bne.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a4a:	4b4b      	ldr	r3, [pc, #300]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a4e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8005a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005a56:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005a5a:	4a47      	ldr	r2, [pc, #284]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a5c:	430b      	orrs	r3, r1
 8005a5e:	6593      	str	r3, [r2, #88]	; 0x58
 8005a60:	e003      	b.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a62:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005a66:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a72:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8005a76:	67bb      	str	r3, [r7, #120]	; 0x78
 8005a78:	2300      	movs	r3, #0
 8005a7a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005a7c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8005a80:	460b      	mov	r3, r1
 8005a82:	4313      	orrs	r3, r2
 8005a84:	d03b      	beq.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a8e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005a92:	d01f      	beq.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005a94:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005a98:	d818      	bhi.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005a9a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a9e:	d003      	beq.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005aa0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005aa4:	d007      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005aa6:	e011      	b.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005aa8:	4b33      	ldr	r3, [pc, #204]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aac:	4a32      	ldr	r2, [pc, #200]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005aae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ab2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005ab4:	e00f      	b.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005aba:	3328      	adds	r3, #40	; 0x28
 8005abc:	2101      	movs	r1, #1
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f000 fd98 	bl	80065f4 <RCCEx_PLL3_Config>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005aca:	e004      	b.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005ad2:	e000      	b.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005ad4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ad6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d10b      	bne.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ade:	4b26      	ldr	r3, [pc, #152]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ae0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ae2:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8005ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005aee:	4a22      	ldr	r2, [pc, #136]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005af0:	430b      	orrs	r3, r1
 8005af2:	6553      	str	r3, [r2, #84]	; 0x54
 8005af4:	e003      	b.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005af6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005afa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b06:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8005b0a:	673b      	str	r3, [r7, #112]	; 0x70
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	677b      	str	r3, [r7, #116]	; 0x74
 8005b10:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8005b14:	460b      	mov	r3, r1
 8005b16:	4313      	orrs	r3, r2
 8005b18:	d034      	beq.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005b1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d003      	beq.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005b24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b28:	d007      	beq.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005b2a:	e011      	b.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b2c:	4b12      	ldr	r3, [pc, #72]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b30:	4a11      	ldr	r2, [pc, #68]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b36:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005b38:	e00e      	b.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005b3e:	3308      	adds	r3, #8
 8005b40:	2102      	movs	r1, #2
 8005b42:	4618      	mov	r0, r3
 8005b44:	f000 fca4 	bl	8006490 <RCCEx_PLL2_Config>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005b4e:	e003      	b.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005b56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b58:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d10d      	bne.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005b60:	4b05      	ldr	r3, [pc, #20]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b64:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005b6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b6e:	4a02      	ldr	r2, [pc, #8]	; (8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b70:	430b      	orrs	r3, r1
 8005b72:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005b74:	e006      	b.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005b76:	bf00      	nop
 8005b78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b7c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005b80:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8c:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8005b90:	66bb      	str	r3, [r7, #104]	; 0x68
 8005b92:	2300      	movs	r3, #0
 8005b94:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005b96:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	d00c      	beq.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005ba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005ba4:	3328      	adds	r3, #40	; 0x28
 8005ba6:	2102      	movs	r1, #2
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f000 fd23 	bl	80065f4 <RCCEx_PLL3_Config>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d002      	beq.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc2:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8005bc6:	663b      	str	r3, [r7, #96]	; 0x60
 8005bc8:	2300      	movs	r3, #0
 8005bca:	667b      	str	r3, [r7, #100]	; 0x64
 8005bcc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8005bd0:	460b      	mov	r3, r1
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	d038      	beq.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005bda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005bde:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005be2:	d018      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005be4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005be8:	d811      	bhi.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005bea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bee:	d014      	beq.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005bf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bf4:	d80b      	bhi.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d011      	beq.n	8005c1e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005bfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bfe:	d106      	bne.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c00:	4bc3      	ldr	r3, [pc, #780]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c04:	4ac2      	ldr	r2, [pc, #776]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c0a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005c0c:	e008      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8005c14:	e004      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005c16:	bf00      	nop
 8005c18:	e002      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005c1a:	bf00      	nop
 8005c1c:	e000      	b.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005c1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c20:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10b      	bne.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c28:	4bb9      	ldr	r3, [pc, #740]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c2c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005c30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005c34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c38:	4ab5      	ldr	r2, [pc, #724]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c3a:	430b      	orrs	r3, r1
 8005c3c:	6553      	str	r3, [r2, #84]	; 0x54
 8005c3e:	e003      	b.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c40:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005c44:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c50:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8005c54:	65bb      	str	r3, [r7, #88]	; 0x58
 8005c56:	2300      	movs	r3, #0
 8005c58:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c5a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8005c5e:	460b      	mov	r3, r1
 8005c60:	4313      	orrs	r3, r2
 8005c62:	d009      	beq.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005c64:	4baa      	ldr	r3, [pc, #680]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c68:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8005c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005c70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c72:	4aa7      	ldr	r2, [pc, #668]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c74:	430b      	orrs	r3, r1
 8005c76:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c80:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8005c84:	653b      	str	r3, [r7, #80]	; 0x50
 8005c86:	2300      	movs	r3, #0
 8005c88:	657b      	str	r3, [r7, #84]	; 0x54
 8005c8a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8005c8e:	460b      	mov	r3, r1
 8005c90:	4313      	orrs	r3, r2
 8005c92:	d00a      	beq.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005c94:	4b9e      	ldr	r3, [pc, #632]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8005c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005ca0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8005ca4:	4a9a      	ldr	r2, [pc, #616]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ca6:	430b      	orrs	r3, r1
 8005ca8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb2:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8005cb6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005cb8:	2300      	movs	r3, #0
 8005cba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005cbc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8005cc0:	460b      	mov	r3, r1
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	d009      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005cc6:	4b92      	ldr	r3, [pc, #584]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cca:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8005cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005cd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cd4:	4a8e      	ldr	r2, [pc, #568]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cd6:	430b      	orrs	r3, r1
 8005cd8:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce2:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8005ce6:	643b      	str	r3, [r7, #64]	; 0x40
 8005ce8:	2300      	movs	r3, #0
 8005cea:	647b      	str	r3, [r7, #68]	; 0x44
 8005cec:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8005cf0:	460b      	mov	r3, r1
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	d00e      	beq.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005cf6:	4b86      	ldr	r3, [pc, #536]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cf8:	691b      	ldr	r3, [r3, #16]
 8005cfa:	4a85      	ldr	r2, [pc, #532]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cfc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005d00:	6113      	str	r3, [r2, #16]
 8005d02:	4b83      	ldr	r3, [pc, #524]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d04:	6919      	ldr	r1, [r3, #16]
 8005d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005d0a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8005d0e:	4a80      	ldr	r2, [pc, #512]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d10:	430b      	orrs	r3, r1
 8005d12:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d1c:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8005d20:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d22:	2300      	movs	r3, #0
 8005d24:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d26:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	d009      	beq.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005d30:	4b77      	ldr	r3, [pc, #476]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d34:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8005d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005d3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d3e:	4a74      	ldr	r2, [pc, #464]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d40:	430b      	orrs	r3, r1
 8005d42:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d4c:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8005d50:	633b      	str	r3, [r7, #48]	; 0x30
 8005d52:	2300      	movs	r3, #0
 8005d54:	637b      	str	r3, [r7, #52]	; 0x34
 8005d56:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8005d5a:	460b      	mov	r3, r1
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	d00a      	beq.n	8005d76 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005d60:	4b6b      	ldr	r3, [pc, #428]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d64:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8005d68:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005d6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d70:	4a67      	ldr	r2, [pc, #412]	; (8005f10 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d72:	430b      	orrs	r3, r1
 8005d74:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d7e:	2100      	movs	r1, #0
 8005d80:	62b9      	str	r1, [r7, #40]	; 0x28
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d88:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8005d8c:	460b      	mov	r3, r1
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	d011      	beq.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005d96:	3308      	adds	r3, #8
 8005d98:	2100      	movs	r1, #0
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f000 fb78 	bl	8006490 <RCCEx_PLL2_Config>
 8005da0:	4603      	mov	r3, r0
 8005da2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8005da6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d003      	beq.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005db2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005db6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dbe:	2100      	movs	r1, #0
 8005dc0:	6239      	str	r1, [r7, #32]
 8005dc2:	f003 0302 	and.w	r3, r3, #2
 8005dc6:	627b      	str	r3, [r7, #36]	; 0x24
 8005dc8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005dcc:	460b      	mov	r3, r1
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	d011      	beq.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005dd6:	3308      	adds	r3, #8
 8005dd8:	2101      	movs	r1, #1
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f000 fb58 	bl	8006490 <RCCEx_PLL2_Config>
 8005de0:	4603      	mov	r3, r0
 8005de2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8005de6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d003      	beq.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005df2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dfe:	2100      	movs	r1, #0
 8005e00:	61b9      	str	r1, [r7, #24]
 8005e02:	f003 0304 	and.w	r3, r3, #4
 8005e06:	61fb      	str	r3, [r7, #28]
 8005e08:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	d011      	beq.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005e12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005e16:	3308      	adds	r3, #8
 8005e18:	2102      	movs	r1, #2
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f000 fb38 	bl	8006490 <RCCEx_PLL2_Config>
 8005e20:	4603      	mov	r3, r0
 8005e22:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8005e26:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d003      	beq.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005e32:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e3e:	2100      	movs	r1, #0
 8005e40:	6139      	str	r1, [r7, #16]
 8005e42:	f003 0308 	and.w	r3, r3, #8
 8005e46:	617b      	str	r3, [r7, #20]
 8005e48:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	d011      	beq.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005e56:	3328      	adds	r3, #40	; 0x28
 8005e58:	2100      	movs	r1, #0
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f000 fbca 	bl	80065f4 <RCCEx_PLL3_Config>
 8005e60:	4603      	mov	r3, r0
 8005e62:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 8005e66:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d003      	beq.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e6e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005e72:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7e:	2100      	movs	r1, #0
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	f003 0310 	and.w	r3, r3, #16
 8005e86:	60fb      	str	r3, [r7, #12]
 8005e88:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	d011      	beq.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005e96:	3328      	adds	r3, #40	; 0x28
 8005e98:	2101      	movs	r1, #1
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f000 fbaa 	bl	80065f4 <RCCEx_PLL3_Config>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8005ea6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d003      	beq.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005eb2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ebe:	2100      	movs	r1, #0
 8005ec0:	6039      	str	r1, [r7, #0]
 8005ec2:	f003 0320 	and.w	r3, r3, #32
 8005ec6:	607b      	str	r3, [r7, #4]
 8005ec8:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005ecc:	460b      	mov	r3, r1
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	d011      	beq.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005ed6:	3328      	adds	r3, #40	; 0x28
 8005ed8:	2102      	movs	r1, #2
 8005eda:	4618      	mov	r0, r3
 8005edc:	f000 fb8a 	bl	80065f4 <RCCEx_PLL3_Config>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8005ee6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d003      	beq.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8005ef2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8005ef6:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d101      	bne.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005efe:	2300      	movs	r3, #0
 8005f00:	e000      	b.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f10:	58024400 	.word	0x58024400

08005f14 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005f18:	f7fe fd96 	bl	8004a48 <HAL_RCC_GetHCLKFreq>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	4b06      	ldr	r3, [pc, #24]	; (8005f38 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005f20:	6a1b      	ldr	r3, [r3, #32]
 8005f22:	091b      	lsrs	r3, r3, #4
 8005f24:	f003 0307 	and.w	r3, r3, #7
 8005f28:	4904      	ldr	r1, [pc, #16]	; (8005f3c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005f2a:	5ccb      	ldrb	r3, [r1, r3]
 8005f2c:	f003 031f 	and.w	r3, r3, #31
 8005f30:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	bd80      	pop	{r7, pc}
 8005f38:	58024400 	.word	0x58024400
 8005f3c:	08008a70 	.word	0x08008a70

08005f40 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b089      	sub	sp, #36	; 0x24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005f48:	4ba1      	ldr	r3, [pc, #644]	; (80061d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f4c:	f003 0303 	and.w	r3, r3, #3
 8005f50:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005f52:	4b9f      	ldr	r3, [pc, #636]	; (80061d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f56:	0b1b      	lsrs	r3, r3, #12
 8005f58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f5c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005f5e:	4b9c      	ldr	r3, [pc, #624]	; (80061d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f62:	091b      	lsrs	r3, r3, #4
 8005f64:	f003 0301 	and.w	r3, r3, #1
 8005f68:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005f6a:	4b99      	ldr	r3, [pc, #612]	; (80061d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f6e:	08db      	lsrs	r3, r3, #3
 8005f70:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005f74:	693a      	ldr	r2, [r7, #16]
 8005f76:	fb02 f303 	mul.w	r3, r2, r3
 8005f7a:	ee07 3a90 	vmov	s15, r3
 8005f7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f82:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	f000 8111 	beq.w	80061b0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	2b02      	cmp	r3, #2
 8005f92:	f000 8083 	beq.w	800609c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005f96:	69bb      	ldr	r3, [r7, #24]
 8005f98:	2b02      	cmp	r3, #2
 8005f9a:	f200 80a1 	bhi.w	80060e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005f9e:	69bb      	ldr	r3, [r7, #24]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d003      	beq.n	8005fac <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005fa4:	69bb      	ldr	r3, [r7, #24]
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	d056      	beq.n	8006058 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005faa:	e099      	b.n	80060e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005fac:	4b88      	ldr	r3, [pc, #544]	; (80061d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0320 	and.w	r3, r3, #32
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d02d      	beq.n	8006014 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005fb8:	4b85      	ldr	r3, [pc, #532]	; (80061d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	08db      	lsrs	r3, r3, #3
 8005fbe:	f003 0303 	and.w	r3, r3, #3
 8005fc2:	4a84      	ldr	r2, [pc, #528]	; (80061d4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005fc4:	fa22 f303 	lsr.w	r3, r2, r3
 8005fc8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	ee07 3a90 	vmov	s15, r3
 8005fd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	ee07 3a90 	vmov	s15, r3
 8005fda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fe2:	4b7b      	ldr	r3, [pc, #492]	; (80061d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fea:	ee07 3a90 	vmov	s15, r3
 8005fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ff2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ff6:	eddf 5a78 	vldr	s11, [pc, #480]	; 80061d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005ffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006002:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800600a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800600e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006012:	e087      	b.n	8006124 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	ee07 3a90 	vmov	s15, r3
 800601a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800601e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80061dc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006026:	4b6a      	ldr	r3, [pc, #424]	; (80061d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800602a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800602e:	ee07 3a90 	vmov	s15, r3
 8006032:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006036:	ed97 6a03 	vldr	s12, [r7, #12]
 800603a:	eddf 5a67 	vldr	s11, [pc, #412]	; 80061d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800603e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006042:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006046:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800604a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800604e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006052:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006056:	e065      	b.n	8006124 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	ee07 3a90 	vmov	s15, r3
 800605e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006062:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80061e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006066:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800606a:	4b59      	ldr	r3, [pc, #356]	; (80061d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800606c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800606e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006072:	ee07 3a90 	vmov	s15, r3
 8006076:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800607a:	ed97 6a03 	vldr	s12, [r7, #12]
 800607e:	eddf 5a56 	vldr	s11, [pc, #344]	; 80061d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006082:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006086:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800608a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800608e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006092:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006096:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800609a:	e043      	b.n	8006124 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	ee07 3a90 	vmov	s15, r3
 80060a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060a6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80061e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80060aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060ae:	4b48      	ldr	r3, [pc, #288]	; (80061d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060b6:	ee07 3a90 	vmov	s15, r3
 80060ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060be:	ed97 6a03 	vldr	s12, [r7, #12]
 80060c2:	eddf 5a45 	vldr	s11, [pc, #276]	; 80061d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80060c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80060d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80060de:	e021      	b.n	8006124 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	ee07 3a90 	vmov	s15, r3
 80060e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060ea:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80061e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80060ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060f2:	4b37      	ldr	r3, [pc, #220]	; (80061d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060fa:	ee07 3a90 	vmov	s15, r3
 80060fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006102:	ed97 6a03 	vldr	s12, [r7, #12]
 8006106:	eddf 5a34 	vldr	s11, [pc, #208]	; 80061d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800610a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800610e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006112:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006116:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800611a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800611e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006122:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006124:	4b2a      	ldr	r3, [pc, #168]	; (80061d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006128:	0a5b      	lsrs	r3, r3, #9
 800612a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800612e:	ee07 3a90 	vmov	s15, r3
 8006132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006136:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800613a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800613e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006146:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800614a:	ee17 2a90 	vmov	r2, s15
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006152:	4b1f      	ldr	r3, [pc, #124]	; (80061d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006156:	0c1b      	lsrs	r3, r3, #16
 8006158:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800615c:	ee07 3a90 	vmov	s15, r3
 8006160:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006164:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006168:	ee37 7a87 	vadd.f32	s14, s15, s14
 800616c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006170:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006174:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006178:	ee17 2a90 	vmov	r2, s15
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006180:	4b13      	ldr	r3, [pc, #76]	; (80061d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006184:	0e1b      	lsrs	r3, r3, #24
 8006186:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800618a:	ee07 3a90 	vmov	s15, r3
 800618e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006192:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006196:	ee37 7a87 	vadd.f32	s14, s15, s14
 800619a:	edd7 6a07 	vldr	s13, [r7, #28]
 800619e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80061a6:	ee17 2a90 	vmov	r2, s15
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80061ae:	e008      	b.n	80061c2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	609a      	str	r2, [r3, #8]
}
 80061c2:	bf00      	nop
 80061c4:	3724      	adds	r7, #36	; 0x24
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	58024400 	.word	0x58024400
 80061d4:	03d09000 	.word	0x03d09000
 80061d8:	46000000 	.word	0x46000000
 80061dc:	4c742400 	.word	0x4c742400
 80061e0:	4a742400 	.word	0x4a742400
 80061e4:	4af42400 	.word	0x4af42400

080061e8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b089      	sub	sp, #36	; 0x24
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80061f0:	4ba1      	ldr	r3, [pc, #644]	; (8006478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061f4:	f003 0303 	and.w	r3, r3, #3
 80061f8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80061fa:	4b9f      	ldr	r3, [pc, #636]	; (8006478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061fe:	0d1b      	lsrs	r3, r3, #20
 8006200:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006204:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006206:	4b9c      	ldr	r3, [pc, #624]	; (8006478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800620a:	0a1b      	lsrs	r3, r3, #8
 800620c:	f003 0301 	and.w	r3, r3, #1
 8006210:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006212:	4b99      	ldr	r3, [pc, #612]	; (8006478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006216:	08db      	lsrs	r3, r3, #3
 8006218:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800621c:	693a      	ldr	r2, [r7, #16]
 800621e:	fb02 f303 	mul.w	r3, r2, r3
 8006222:	ee07 3a90 	vmov	s15, r3
 8006226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800622a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	2b00      	cmp	r3, #0
 8006232:	f000 8111 	beq.w	8006458 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	2b02      	cmp	r3, #2
 800623a:	f000 8083 	beq.w	8006344 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	2b02      	cmp	r3, #2
 8006242:	f200 80a1 	bhi.w	8006388 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006246:	69bb      	ldr	r3, [r7, #24]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d003      	beq.n	8006254 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	2b01      	cmp	r3, #1
 8006250:	d056      	beq.n	8006300 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006252:	e099      	b.n	8006388 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006254:	4b88      	ldr	r3, [pc, #544]	; (8006478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0320 	and.w	r3, r3, #32
 800625c:	2b00      	cmp	r3, #0
 800625e:	d02d      	beq.n	80062bc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006260:	4b85      	ldr	r3, [pc, #532]	; (8006478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	08db      	lsrs	r3, r3, #3
 8006266:	f003 0303 	and.w	r3, r3, #3
 800626a:	4a84      	ldr	r2, [pc, #528]	; (800647c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800626c:	fa22 f303 	lsr.w	r3, r2, r3
 8006270:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	ee07 3a90 	vmov	s15, r3
 8006278:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	ee07 3a90 	vmov	s15, r3
 8006282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006286:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800628a:	4b7b      	ldr	r3, [pc, #492]	; (8006478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800628c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800628e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006292:	ee07 3a90 	vmov	s15, r3
 8006296:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800629a:	ed97 6a03 	vldr	s12, [r7, #12]
 800629e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006480 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80062a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80062ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062b6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80062ba:	e087      	b.n	80063cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	ee07 3a90 	vmov	s15, r3
 80062c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062c6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8006484 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80062ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062ce:	4b6a      	ldr	r3, [pc, #424]	; (8006478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062d6:	ee07 3a90 	vmov	s15, r3
 80062da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062de:	ed97 6a03 	vldr	s12, [r7, #12]
 80062e2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006480 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80062e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80062f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062fe:	e065      	b.n	80063cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	ee07 3a90 	vmov	s15, r3
 8006306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800630a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006488 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800630e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006312:	4b59      	ldr	r3, [pc, #356]	; (8006478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006316:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800631a:	ee07 3a90 	vmov	s15, r3
 800631e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006322:	ed97 6a03 	vldr	s12, [r7, #12]
 8006326:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006480 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800632a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800632e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006332:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006336:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800633a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800633e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006342:	e043      	b.n	80063cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	ee07 3a90 	vmov	s15, r3
 800634a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800634e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800648c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006352:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006356:	4b48      	ldr	r3, [pc, #288]	; (8006478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800635a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800635e:	ee07 3a90 	vmov	s15, r3
 8006362:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006366:	ed97 6a03 	vldr	s12, [r7, #12]
 800636a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006480 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800636e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006372:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006376:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800637a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800637e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006382:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006386:	e021      	b.n	80063cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	ee07 3a90 	vmov	s15, r3
 800638e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006392:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006488 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006396:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800639a:	4b37      	ldr	r3, [pc, #220]	; (8006478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800639c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063a2:	ee07 3a90 	vmov	s15, r3
 80063a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80063ae:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006480 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80063b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80063b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80063ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80063be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80063c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063ca:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80063cc:	4b2a      	ldr	r3, [pc, #168]	; (8006478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d0:	0a5b      	lsrs	r3, r3, #9
 80063d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063d6:	ee07 3a90 	vmov	s15, r3
 80063da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80063e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80063ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063f2:	ee17 2a90 	vmov	r2, s15
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80063fa:	4b1f      	ldr	r3, [pc, #124]	; (8006478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063fe:	0c1b      	lsrs	r3, r3, #16
 8006400:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006404:	ee07 3a90 	vmov	s15, r3
 8006408:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800640c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006410:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006414:	edd7 6a07 	vldr	s13, [r7, #28]
 8006418:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800641c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006420:	ee17 2a90 	vmov	r2, s15
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006428:	4b13      	ldr	r3, [pc, #76]	; (8006478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800642a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800642c:	0e1b      	lsrs	r3, r3, #24
 800642e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006432:	ee07 3a90 	vmov	s15, r3
 8006436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800643a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800643e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006442:	edd7 6a07 	vldr	s13, [r7, #28]
 8006446:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800644a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800644e:	ee17 2a90 	vmov	r2, s15
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006456:	e008      	b.n	800646a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2200      	movs	r2, #0
 800645c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	609a      	str	r2, [r3, #8]
}
 800646a:	bf00      	nop
 800646c:	3724      	adds	r7, #36	; 0x24
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	58024400 	.word	0x58024400
 800647c:	03d09000 	.word	0x03d09000
 8006480:	46000000 	.word	0x46000000
 8006484:	4c742400 	.word	0x4c742400
 8006488:	4a742400 	.word	0x4a742400
 800648c:	4af42400 	.word	0x4af42400

08006490 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b084      	sub	sp, #16
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
 8006498:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800649a:	2300      	movs	r3, #0
 800649c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800649e:	4b53      	ldr	r3, [pc, #332]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 80064a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064a2:	f003 0303 	and.w	r3, r3, #3
 80064a6:	2b03      	cmp	r3, #3
 80064a8:	d101      	bne.n	80064ae <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	e099      	b.n	80065e2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80064ae:	4b4f      	ldr	r3, [pc, #316]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a4e      	ldr	r2, [pc, #312]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 80064b4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80064b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064ba:	f7fa fe4f 	bl	800115c <HAL_GetTick>
 80064be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80064c0:	e008      	b.n	80064d4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80064c2:	f7fa fe4b 	bl	800115c <HAL_GetTick>
 80064c6:	4602      	mov	r2, r0
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	1ad3      	subs	r3, r2, r3
 80064cc:	2b02      	cmp	r3, #2
 80064ce:	d901      	bls.n	80064d4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80064d0:	2303      	movs	r3, #3
 80064d2:	e086      	b.n	80065e2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80064d4:	4b45      	ldr	r3, [pc, #276]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1f0      	bne.n	80064c2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80064e0:	4b42      	ldr	r3, [pc, #264]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 80064e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064e4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	031b      	lsls	r3, r3, #12
 80064ee:	493f      	ldr	r1, [pc, #252]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 80064f0:	4313      	orrs	r3, r2
 80064f2:	628b      	str	r3, [r1, #40]	; 0x28
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	3b01      	subs	r3, #1
 80064fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	3b01      	subs	r3, #1
 8006504:	025b      	lsls	r3, r3, #9
 8006506:	b29b      	uxth	r3, r3
 8006508:	431a      	orrs	r2, r3
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	3b01      	subs	r3, #1
 8006510:	041b      	lsls	r3, r3, #16
 8006512:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006516:	431a      	orrs	r2, r3
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	691b      	ldr	r3, [r3, #16]
 800651c:	3b01      	subs	r3, #1
 800651e:	061b      	lsls	r3, r3, #24
 8006520:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006524:	4931      	ldr	r1, [pc, #196]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 8006526:	4313      	orrs	r3, r2
 8006528:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800652a:	4b30      	ldr	r3, [pc, #192]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 800652c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800652e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	695b      	ldr	r3, [r3, #20]
 8006536:	492d      	ldr	r1, [pc, #180]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 8006538:	4313      	orrs	r3, r2
 800653a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800653c:	4b2b      	ldr	r3, [pc, #172]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 800653e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006540:	f023 0220 	bic.w	r2, r3, #32
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	699b      	ldr	r3, [r3, #24]
 8006548:	4928      	ldr	r1, [pc, #160]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 800654a:	4313      	orrs	r3, r2
 800654c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800654e:	4b27      	ldr	r3, [pc, #156]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 8006550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006552:	4a26      	ldr	r2, [pc, #152]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 8006554:	f023 0310 	bic.w	r3, r3, #16
 8006558:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800655a:	4b24      	ldr	r3, [pc, #144]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 800655c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800655e:	4b24      	ldr	r3, [pc, #144]	; (80065f0 <RCCEx_PLL2_Config+0x160>)
 8006560:	4013      	ands	r3, r2
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	69d2      	ldr	r2, [r2, #28]
 8006566:	00d2      	lsls	r2, r2, #3
 8006568:	4920      	ldr	r1, [pc, #128]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 800656a:	4313      	orrs	r3, r2
 800656c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800656e:	4b1f      	ldr	r3, [pc, #124]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 8006570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006572:	4a1e      	ldr	r2, [pc, #120]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 8006574:	f043 0310 	orr.w	r3, r3, #16
 8006578:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d106      	bne.n	800658e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006580:	4b1a      	ldr	r3, [pc, #104]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 8006582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006584:	4a19      	ldr	r2, [pc, #100]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 8006586:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800658a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800658c:	e00f      	b.n	80065ae <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	2b01      	cmp	r3, #1
 8006592:	d106      	bne.n	80065a2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006594:	4b15      	ldr	r3, [pc, #84]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 8006596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006598:	4a14      	ldr	r2, [pc, #80]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 800659a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800659e:	62d3      	str	r3, [r2, #44]	; 0x2c
 80065a0:	e005      	b.n	80065ae <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80065a2:	4b12      	ldr	r3, [pc, #72]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 80065a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a6:	4a11      	ldr	r2, [pc, #68]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 80065a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80065ac:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80065ae:	4b0f      	ldr	r3, [pc, #60]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a0e      	ldr	r2, [pc, #56]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 80065b4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80065b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065ba:	f7fa fdcf 	bl	800115c <HAL_GetTick>
 80065be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80065c0:	e008      	b.n	80065d4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80065c2:	f7fa fdcb 	bl	800115c <HAL_GetTick>
 80065c6:	4602      	mov	r2, r0
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	1ad3      	subs	r3, r2, r3
 80065cc:	2b02      	cmp	r3, #2
 80065ce:	d901      	bls.n	80065d4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e006      	b.n	80065e2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80065d4:	4b05      	ldr	r3, [pc, #20]	; (80065ec <RCCEx_PLL2_Config+0x15c>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d0f0      	beq.n	80065c2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80065e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3710      	adds	r7, #16
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	58024400 	.word	0x58024400
 80065f0:	ffff0007 	.word	0xffff0007

080065f4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b084      	sub	sp, #16
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80065fe:	2300      	movs	r3, #0
 8006600:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006602:	4b53      	ldr	r3, [pc, #332]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 8006604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006606:	f003 0303 	and.w	r3, r3, #3
 800660a:	2b03      	cmp	r3, #3
 800660c:	d101      	bne.n	8006612 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e099      	b.n	8006746 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006612:	4b4f      	ldr	r3, [pc, #316]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a4e      	ldr	r2, [pc, #312]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 8006618:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800661c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800661e:	f7fa fd9d 	bl	800115c <HAL_GetTick>
 8006622:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006624:	e008      	b.n	8006638 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006626:	f7fa fd99 	bl	800115c <HAL_GetTick>
 800662a:	4602      	mov	r2, r0
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	1ad3      	subs	r3, r2, r3
 8006630:	2b02      	cmp	r3, #2
 8006632:	d901      	bls.n	8006638 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006634:	2303      	movs	r3, #3
 8006636:	e086      	b.n	8006746 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006638:	4b45      	ldr	r3, [pc, #276]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006640:	2b00      	cmp	r3, #0
 8006642:	d1f0      	bne.n	8006626 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006644:	4b42      	ldr	r3, [pc, #264]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 8006646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006648:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	051b      	lsls	r3, r3, #20
 8006652:	493f      	ldr	r1, [pc, #252]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 8006654:	4313      	orrs	r3, r2
 8006656:	628b      	str	r3, [r1, #40]	; 0x28
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	3b01      	subs	r3, #1
 800665e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	3b01      	subs	r3, #1
 8006668:	025b      	lsls	r3, r3, #9
 800666a:	b29b      	uxth	r3, r3
 800666c:	431a      	orrs	r2, r3
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	68db      	ldr	r3, [r3, #12]
 8006672:	3b01      	subs	r3, #1
 8006674:	041b      	lsls	r3, r3, #16
 8006676:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800667a:	431a      	orrs	r2, r3
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	691b      	ldr	r3, [r3, #16]
 8006680:	3b01      	subs	r3, #1
 8006682:	061b      	lsls	r3, r3, #24
 8006684:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006688:	4931      	ldr	r1, [pc, #196]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 800668a:	4313      	orrs	r3, r2
 800668c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800668e:	4b30      	ldr	r3, [pc, #192]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 8006690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006692:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	695b      	ldr	r3, [r3, #20]
 800669a:	492d      	ldr	r1, [pc, #180]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 800669c:	4313      	orrs	r3, r2
 800669e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80066a0:	4b2b      	ldr	r3, [pc, #172]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 80066a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066a4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	699b      	ldr	r3, [r3, #24]
 80066ac:	4928      	ldr	r1, [pc, #160]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 80066ae:	4313      	orrs	r3, r2
 80066b0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80066b2:	4b27      	ldr	r3, [pc, #156]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 80066b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066b6:	4a26      	ldr	r2, [pc, #152]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 80066b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066bc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80066be:	4b24      	ldr	r3, [pc, #144]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 80066c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066c2:	4b24      	ldr	r3, [pc, #144]	; (8006754 <RCCEx_PLL3_Config+0x160>)
 80066c4:	4013      	ands	r3, r2
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	69d2      	ldr	r2, [r2, #28]
 80066ca:	00d2      	lsls	r2, r2, #3
 80066cc:	4920      	ldr	r1, [pc, #128]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 80066ce:	4313      	orrs	r3, r2
 80066d0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80066d2:	4b1f      	ldr	r3, [pc, #124]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 80066d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d6:	4a1e      	ldr	r2, [pc, #120]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 80066d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066dc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d106      	bne.n	80066f2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80066e4:	4b1a      	ldr	r3, [pc, #104]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 80066e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066e8:	4a19      	ldr	r2, [pc, #100]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 80066ea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80066ee:	62d3      	str	r3, [r2, #44]	; 0x2c
 80066f0:	e00f      	b.n	8006712 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d106      	bne.n	8006706 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80066f8:	4b15      	ldr	r3, [pc, #84]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 80066fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066fc:	4a14      	ldr	r2, [pc, #80]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 80066fe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006702:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006704:	e005      	b.n	8006712 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006706:	4b12      	ldr	r3, [pc, #72]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 8006708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800670a:	4a11      	ldr	r2, [pc, #68]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 800670c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006710:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006712:	4b0f      	ldr	r3, [pc, #60]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a0e      	ldr	r2, [pc, #56]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 8006718:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800671c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800671e:	f7fa fd1d 	bl	800115c <HAL_GetTick>
 8006722:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006724:	e008      	b.n	8006738 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006726:	f7fa fd19 	bl	800115c <HAL_GetTick>
 800672a:	4602      	mov	r2, r0
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	2b02      	cmp	r3, #2
 8006732:	d901      	bls.n	8006738 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006734:	2303      	movs	r3, #3
 8006736:	e006      	b.n	8006746 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006738:	4b05      	ldr	r3, [pc, #20]	; (8006750 <RCCEx_PLL3_Config+0x15c>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006740:	2b00      	cmp	r3, #0
 8006742:	d0f0      	beq.n	8006726 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006744:	7bfb      	ldrb	r3, [r7, #15]
}
 8006746:	4618      	mov	r0, r3
 8006748:	3710      	adds	r7, #16
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop
 8006750:	58024400 	.word	0x58024400
 8006754:	ffff0007 	.word	0xffff0007

08006758 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b082      	sub	sp, #8
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d101      	bne.n	800676a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e049      	b.n	80067fe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006770:	b2db      	uxtb	r3, r3
 8006772:	2b00      	cmp	r3, #0
 8006774:	d106      	bne.n	8006784 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f7fa fb38 	bl	8000df4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2202      	movs	r2, #2
 8006788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681a      	ldr	r2, [r3, #0]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	3304      	adds	r3, #4
 8006794:	4619      	mov	r1, r3
 8006796:	4610      	mov	r0, r2
 8006798:	f000 fb88 	bl	8006eac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2201      	movs	r2, #1
 80067f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067fc:	2300      	movs	r3, #0
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3708      	adds	r7, #8
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
	...

08006808 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006808:	b480      	push	{r7}
 800680a:	b085      	sub	sp, #20
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006816:	b2db      	uxtb	r3, r3
 8006818:	2b01      	cmp	r3, #1
 800681a:	d001      	beq.n	8006820 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800681c:	2301      	movs	r3, #1
 800681e:	e04c      	b.n	80068ba <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2202      	movs	r2, #2
 8006824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a26      	ldr	r2, [pc, #152]	; (80068c8 <HAL_TIM_Base_Start+0xc0>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d022      	beq.n	8006878 <HAL_TIM_Base_Start+0x70>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800683a:	d01d      	beq.n	8006878 <HAL_TIM_Base_Start+0x70>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a22      	ldr	r2, [pc, #136]	; (80068cc <HAL_TIM_Base_Start+0xc4>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d018      	beq.n	8006878 <HAL_TIM_Base_Start+0x70>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a21      	ldr	r2, [pc, #132]	; (80068d0 <HAL_TIM_Base_Start+0xc8>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d013      	beq.n	8006878 <HAL_TIM_Base_Start+0x70>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a1f      	ldr	r2, [pc, #124]	; (80068d4 <HAL_TIM_Base_Start+0xcc>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d00e      	beq.n	8006878 <HAL_TIM_Base_Start+0x70>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a1e      	ldr	r2, [pc, #120]	; (80068d8 <HAL_TIM_Base_Start+0xd0>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d009      	beq.n	8006878 <HAL_TIM_Base_Start+0x70>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a1c      	ldr	r2, [pc, #112]	; (80068dc <HAL_TIM_Base_Start+0xd4>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d004      	beq.n	8006878 <HAL_TIM_Base_Start+0x70>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a1b      	ldr	r2, [pc, #108]	; (80068e0 <HAL_TIM_Base_Start+0xd8>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d115      	bne.n	80068a4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	689a      	ldr	r2, [r3, #8]
 800687e:	4b19      	ldr	r3, [pc, #100]	; (80068e4 <HAL_TIM_Base_Start+0xdc>)
 8006880:	4013      	ands	r3, r2
 8006882:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2b06      	cmp	r3, #6
 8006888:	d015      	beq.n	80068b6 <HAL_TIM_Base_Start+0xae>
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006890:	d011      	beq.n	80068b6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f042 0201 	orr.w	r2, r2, #1
 80068a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068a2:	e008      	b.n	80068b6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f042 0201 	orr.w	r2, r2, #1
 80068b2:	601a      	str	r2, [r3, #0]
 80068b4:	e000      	b.n	80068b8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3714      	adds	r7, #20
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop
 80068c8:	40010000 	.word	0x40010000
 80068cc:	40000400 	.word	0x40000400
 80068d0:	40000800 	.word	0x40000800
 80068d4:	40000c00 	.word	0x40000c00
 80068d8:	40010400 	.word	0x40010400
 80068dc:	40001800 	.word	0x40001800
 80068e0:	40014000 	.word	0x40014000
 80068e4:	00010007 	.word	0x00010007

080068e8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b082      	sub	sp, #8
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d101      	bne.n	80068fa <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	e049      	b.n	800698e <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006900:	b2db      	uxtb	r3, r3
 8006902:	2b00      	cmp	r3, #0
 8006904:	d106      	bne.n	8006914 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 f841 	bl	8006996 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2202      	movs	r2, #2
 8006918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	3304      	adds	r3, #4
 8006924:	4619      	mov	r1, r3
 8006926:	4610      	mov	r0, r2
 8006928:	f000 fac0 	bl	8006eac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2201      	movs	r2, #1
 8006938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2201      	movs	r2, #1
 8006978:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2201      	movs	r2, #1
 8006988:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800698c:	2300      	movs	r3, #0
}
 800698e:	4618      	mov	r0, r3
 8006990:	3708      	adds	r7, #8
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}

08006996 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006996:	b480      	push	{r7}
 8006998:	b083      	sub	sp, #12
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800699e:	bf00      	nop
 80069a0:	370c      	adds	r7, #12
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr
	...

080069ac <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b084      	sub	sp, #16
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d109      	bne.n	80069d0 <HAL_TIM_OC_Start+0x24>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80069c2:	b2db      	uxtb	r3, r3
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	bf14      	ite	ne
 80069c8:	2301      	movne	r3, #1
 80069ca:	2300      	moveq	r3, #0
 80069cc:	b2db      	uxtb	r3, r3
 80069ce:	e03c      	b.n	8006a4a <HAL_TIM_OC_Start+0x9e>
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	2b04      	cmp	r3, #4
 80069d4:	d109      	bne.n	80069ea <HAL_TIM_OC_Start+0x3e>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	2b01      	cmp	r3, #1
 80069e0:	bf14      	ite	ne
 80069e2:	2301      	movne	r3, #1
 80069e4:	2300      	moveq	r3, #0
 80069e6:	b2db      	uxtb	r3, r3
 80069e8:	e02f      	b.n	8006a4a <HAL_TIM_OC_Start+0x9e>
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	2b08      	cmp	r3, #8
 80069ee:	d109      	bne.n	8006a04 <HAL_TIM_OC_Start+0x58>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	bf14      	ite	ne
 80069fc:	2301      	movne	r3, #1
 80069fe:	2300      	moveq	r3, #0
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	e022      	b.n	8006a4a <HAL_TIM_OC_Start+0x9e>
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	2b0c      	cmp	r3, #12
 8006a08:	d109      	bne.n	8006a1e <HAL_TIM_OC_Start+0x72>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	bf14      	ite	ne
 8006a16:	2301      	movne	r3, #1
 8006a18:	2300      	moveq	r3, #0
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	e015      	b.n	8006a4a <HAL_TIM_OC_Start+0x9e>
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	2b10      	cmp	r3, #16
 8006a22:	d109      	bne.n	8006a38 <HAL_TIM_OC_Start+0x8c>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	bf14      	ite	ne
 8006a30:	2301      	movne	r3, #1
 8006a32:	2300      	moveq	r3, #0
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	e008      	b.n	8006a4a <HAL_TIM_OC_Start+0x9e>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006a3e:	b2db      	uxtb	r3, r3
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	bf14      	ite	ne
 8006a44:	2301      	movne	r3, #1
 8006a46:	2300      	moveq	r3, #0
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d001      	beq.n	8006a52 <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e0a1      	b.n	8006b96 <HAL_TIM_OC_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d104      	bne.n	8006a62 <HAL_TIM_OC_Start+0xb6>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2202      	movs	r2, #2
 8006a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a60:	e023      	b.n	8006aaa <HAL_TIM_OC_Start+0xfe>
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	2b04      	cmp	r3, #4
 8006a66:	d104      	bne.n	8006a72 <HAL_TIM_OC_Start+0xc6>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2202      	movs	r2, #2
 8006a6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a70:	e01b      	b.n	8006aaa <HAL_TIM_OC_Start+0xfe>
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	2b08      	cmp	r3, #8
 8006a76:	d104      	bne.n	8006a82 <HAL_TIM_OC_Start+0xd6>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2202      	movs	r2, #2
 8006a7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a80:	e013      	b.n	8006aaa <HAL_TIM_OC_Start+0xfe>
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	2b0c      	cmp	r3, #12
 8006a86:	d104      	bne.n	8006a92 <HAL_TIM_OC_Start+0xe6>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2202      	movs	r2, #2
 8006a8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a90:	e00b      	b.n	8006aaa <HAL_TIM_OC_Start+0xfe>
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	2b10      	cmp	r3, #16
 8006a96:	d104      	bne.n	8006aa2 <HAL_TIM_OC_Start+0xf6>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2202      	movs	r2, #2
 8006a9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006aa0:	e003      	b.n	8006aaa <HAL_TIM_OC_Start+0xfe>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2202      	movs	r2, #2
 8006aa6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	6839      	ldr	r1, [r7, #0]
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f000 fe14 	bl	80076e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a38      	ldr	r2, [pc, #224]	; (8006ba0 <HAL_TIM_OC_Start+0x1f4>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d013      	beq.n	8006aea <HAL_TIM_OC_Start+0x13e>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a37      	ldr	r2, [pc, #220]	; (8006ba4 <HAL_TIM_OC_Start+0x1f8>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d00e      	beq.n	8006aea <HAL_TIM_OC_Start+0x13e>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a35      	ldr	r2, [pc, #212]	; (8006ba8 <HAL_TIM_OC_Start+0x1fc>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d009      	beq.n	8006aea <HAL_TIM_OC_Start+0x13e>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a34      	ldr	r2, [pc, #208]	; (8006bac <HAL_TIM_OC_Start+0x200>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d004      	beq.n	8006aea <HAL_TIM_OC_Start+0x13e>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a32      	ldr	r2, [pc, #200]	; (8006bb0 <HAL_TIM_OC_Start+0x204>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d101      	bne.n	8006aee <HAL_TIM_OC_Start+0x142>
 8006aea:	2301      	movs	r3, #1
 8006aec:	e000      	b.n	8006af0 <HAL_TIM_OC_Start+0x144>
 8006aee:	2300      	movs	r3, #0
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d007      	beq.n	8006b04 <HAL_TIM_OC_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b02:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a25      	ldr	r2, [pc, #148]	; (8006ba0 <HAL_TIM_OC_Start+0x1f4>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d022      	beq.n	8006b54 <HAL_TIM_OC_Start+0x1a8>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b16:	d01d      	beq.n	8006b54 <HAL_TIM_OC_Start+0x1a8>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a25      	ldr	r2, [pc, #148]	; (8006bb4 <HAL_TIM_OC_Start+0x208>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d018      	beq.n	8006b54 <HAL_TIM_OC_Start+0x1a8>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a24      	ldr	r2, [pc, #144]	; (8006bb8 <HAL_TIM_OC_Start+0x20c>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d013      	beq.n	8006b54 <HAL_TIM_OC_Start+0x1a8>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a22      	ldr	r2, [pc, #136]	; (8006bbc <HAL_TIM_OC_Start+0x210>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d00e      	beq.n	8006b54 <HAL_TIM_OC_Start+0x1a8>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4a1a      	ldr	r2, [pc, #104]	; (8006ba4 <HAL_TIM_OC_Start+0x1f8>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d009      	beq.n	8006b54 <HAL_TIM_OC_Start+0x1a8>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a1e      	ldr	r2, [pc, #120]	; (8006bc0 <HAL_TIM_OC_Start+0x214>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d004      	beq.n	8006b54 <HAL_TIM_OC_Start+0x1a8>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	4a16      	ldr	r2, [pc, #88]	; (8006ba8 <HAL_TIM_OC_Start+0x1fc>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d115      	bne.n	8006b80 <HAL_TIM_OC_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	689a      	ldr	r2, [r3, #8]
 8006b5a:	4b1a      	ldr	r3, [pc, #104]	; (8006bc4 <HAL_TIM_OC_Start+0x218>)
 8006b5c:	4013      	ands	r3, r2
 8006b5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2b06      	cmp	r3, #6
 8006b64:	d015      	beq.n	8006b92 <HAL_TIM_OC_Start+0x1e6>
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b6c:	d011      	beq.n	8006b92 <HAL_TIM_OC_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f042 0201 	orr.w	r2, r2, #1
 8006b7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b7e:	e008      	b.n	8006b92 <HAL_TIM_OC_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f042 0201 	orr.w	r2, r2, #1
 8006b8e:	601a      	str	r2, [r3, #0]
 8006b90:	e000      	b.n	8006b94 <HAL_TIM_OC_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b92:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006b94:	2300      	movs	r3, #0
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3710      	adds	r7, #16
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}
 8006b9e:	bf00      	nop
 8006ba0:	40010000 	.word	0x40010000
 8006ba4:	40010400 	.word	0x40010400
 8006ba8:	40014000 	.word	0x40014000
 8006bac:	40014400 	.word	0x40014400
 8006bb0:	40014800 	.word	0x40014800
 8006bb4:	40000400 	.word	0x40000400
 8006bb8:	40000800 	.word	0x40000800
 8006bbc:	40000c00 	.word	0x40000c00
 8006bc0:	40001800 	.word	0x40001800
 8006bc4:	00010007 	.word	0x00010007

08006bc8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b086      	sub	sp, #24
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	60f8      	str	r0, [r7, #12]
 8006bd0:	60b9      	str	r1, [r7, #8]
 8006bd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d101      	bne.n	8006be6 <HAL_TIM_OC_ConfigChannel+0x1e>
 8006be2:	2302      	movs	r3, #2
 8006be4:	e066      	b.n	8006cb4 <HAL_TIM_OC_ConfigChannel+0xec>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2201      	movs	r2, #1
 8006bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2b14      	cmp	r3, #20
 8006bf2:	d857      	bhi.n	8006ca4 <HAL_TIM_OC_ConfigChannel+0xdc>
 8006bf4:	a201      	add	r2, pc, #4	; (adr r2, 8006bfc <HAL_TIM_OC_ConfigChannel+0x34>)
 8006bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bfa:	bf00      	nop
 8006bfc:	08006c51 	.word	0x08006c51
 8006c00:	08006ca5 	.word	0x08006ca5
 8006c04:	08006ca5 	.word	0x08006ca5
 8006c08:	08006ca5 	.word	0x08006ca5
 8006c0c:	08006c5f 	.word	0x08006c5f
 8006c10:	08006ca5 	.word	0x08006ca5
 8006c14:	08006ca5 	.word	0x08006ca5
 8006c18:	08006ca5 	.word	0x08006ca5
 8006c1c:	08006c6d 	.word	0x08006c6d
 8006c20:	08006ca5 	.word	0x08006ca5
 8006c24:	08006ca5 	.word	0x08006ca5
 8006c28:	08006ca5 	.word	0x08006ca5
 8006c2c:	08006c7b 	.word	0x08006c7b
 8006c30:	08006ca5 	.word	0x08006ca5
 8006c34:	08006ca5 	.word	0x08006ca5
 8006c38:	08006ca5 	.word	0x08006ca5
 8006c3c:	08006c89 	.word	0x08006c89
 8006c40:	08006ca5 	.word	0x08006ca5
 8006c44:	08006ca5 	.word	0x08006ca5
 8006c48:	08006ca5 	.word	0x08006ca5
 8006c4c:	08006c97 	.word	0x08006c97
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68b9      	ldr	r1, [r7, #8]
 8006c56:	4618      	mov	r0, r3
 8006c58:	f000 f9ce 	bl	8006ff8 <TIM_OC1_SetConfig>
      break;
 8006c5c:	e025      	b.n	8006caa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	68b9      	ldr	r1, [r7, #8]
 8006c64:	4618      	mov	r0, r3
 8006c66:	f000 fa57 	bl	8007118 <TIM_OC2_SetConfig>
      break;
 8006c6a:	e01e      	b.n	8006caa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	68b9      	ldr	r1, [r7, #8]
 8006c72:	4618      	mov	r0, r3
 8006c74:	f000 fada 	bl	800722c <TIM_OC3_SetConfig>
      break;
 8006c78:	e017      	b.n	8006caa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	68b9      	ldr	r1, [r7, #8]
 8006c80:	4618      	mov	r0, r3
 8006c82:	f000 fb5b 	bl	800733c <TIM_OC4_SetConfig>
      break;
 8006c86:	e010      	b.n	8006caa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	68b9      	ldr	r1, [r7, #8]
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f000 fbbe 	bl	8007410 <TIM_OC5_SetConfig>
      break;
 8006c94:	e009      	b.n	8006caa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	68b9      	ldr	r1, [r7, #8]
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	f000 fc1b 	bl	80074d8 <TIM_OC6_SetConfig>
      break;
 8006ca2:	e002      	b.n	8006caa <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	75fb      	strb	r3, [r7, #23]
      break;
 8006ca8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006cb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3718      	adds	r7, #24
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}

08006cbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d101      	bne.n	8006cd8 <HAL_TIM_ConfigClockSource+0x1c>
 8006cd4:	2302      	movs	r3, #2
 8006cd6:	e0dc      	b.n	8006e92 <HAL_TIM_ConfigClockSource+0x1d6>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2202      	movs	r2, #2
 8006ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006cf0:	68ba      	ldr	r2, [r7, #8]
 8006cf2:	4b6a      	ldr	r3, [pc, #424]	; (8006e9c <HAL_TIM_ConfigClockSource+0x1e0>)
 8006cf4:	4013      	ands	r3, r2
 8006cf6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006cfe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	68ba      	ldr	r2, [r7, #8]
 8006d06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a64      	ldr	r2, [pc, #400]	; (8006ea0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	f000 80a9 	beq.w	8006e66 <HAL_TIM_ConfigClockSource+0x1aa>
 8006d14:	4a62      	ldr	r2, [pc, #392]	; (8006ea0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	f200 80ae 	bhi.w	8006e78 <HAL_TIM_ConfigClockSource+0x1bc>
 8006d1c:	4a61      	ldr	r2, [pc, #388]	; (8006ea4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	f000 80a1 	beq.w	8006e66 <HAL_TIM_ConfigClockSource+0x1aa>
 8006d24:	4a5f      	ldr	r2, [pc, #380]	; (8006ea4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	f200 80a6 	bhi.w	8006e78 <HAL_TIM_ConfigClockSource+0x1bc>
 8006d2c:	4a5e      	ldr	r2, [pc, #376]	; (8006ea8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	f000 8099 	beq.w	8006e66 <HAL_TIM_ConfigClockSource+0x1aa>
 8006d34:	4a5c      	ldr	r2, [pc, #368]	; (8006ea8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	f200 809e 	bhi.w	8006e78 <HAL_TIM_ConfigClockSource+0x1bc>
 8006d3c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006d40:	f000 8091 	beq.w	8006e66 <HAL_TIM_ConfigClockSource+0x1aa>
 8006d44:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006d48:	f200 8096 	bhi.w	8006e78 <HAL_TIM_ConfigClockSource+0x1bc>
 8006d4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d50:	f000 8089 	beq.w	8006e66 <HAL_TIM_ConfigClockSource+0x1aa>
 8006d54:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d58:	f200 808e 	bhi.w	8006e78 <HAL_TIM_ConfigClockSource+0x1bc>
 8006d5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d60:	d03e      	beq.n	8006de0 <HAL_TIM_ConfigClockSource+0x124>
 8006d62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d66:	f200 8087 	bhi.w	8006e78 <HAL_TIM_ConfigClockSource+0x1bc>
 8006d6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d6e:	f000 8086 	beq.w	8006e7e <HAL_TIM_ConfigClockSource+0x1c2>
 8006d72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d76:	d87f      	bhi.n	8006e78 <HAL_TIM_ConfigClockSource+0x1bc>
 8006d78:	2b70      	cmp	r3, #112	; 0x70
 8006d7a:	d01a      	beq.n	8006db2 <HAL_TIM_ConfigClockSource+0xf6>
 8006d7c:	2b70      	cmp	r3, #112	; 0x70
 8006d7e:	d87b      	bhi.n	8006e78 <HAL_TIM_ConfigClockSource+0x1bc>
 8006d80:	2b60      	cmp	r3, #96	; 0x60
 8006d82:	d050      	beq.n	8006e26 <HAL_TIM_ConfigClockSource+0x16a>
 8006d84:	2b60      	cmp	r3, #96	; 0x60
 8006d86:	d877      	bhi.n	8006e78 <HAL_TIM_ConfigClockSource+0x1bc>
 8006d88:	2b50      	cmp	r3, #80	; 0x50
 8006d8a:	d03c      	beq.n	8006e06 <HAL_TIM_ConfigClockSource+0x14a>
 8006d8c:	2b50      	cmp	r3, #80	; 0x50
 8006d8e:	d873      	bhi.n	8006e78 <HAL_TIM_ConfigClockSource+0x1bc>
 8006d90:	2b40      	cmp	r3, #64	; 0x40
 8006d92:	d058      	beq.n	8006e46 <HAL_TIM_ConfigClockSource+0x18a>
 8006d94:	2b40      	cmp	r3, #64	; 0x40
 8006d96:	d86f      	bhi.n	8006e78 <HAL_TIM_ConfigClockSource+0x1bc>
 8006d98:	2b30      	cmp	r3, #48	; 0x30
 8006d9a:	d064      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0x1aa>
 8006d9c:	2b30      	cmp	r3, #48	; 0x30
 8006d9e:	d86b      	bhi.n	8006e78 <HAL_TIM_ConfigClockSource+0x1bc>
 8006da0:	2b20      	cmp	r3, #32
 8006da2:	d060      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0x1aa>
 8006da4:	2b20      	cmp	r3, #32
 8006da6:	d867      	bhi.n	8006e78 <HAL_TIM_ConfigClockSource+0x1bc>
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d05c      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0x1aa>
 8006dac:	2b10      	cmp	r3, #16
 8006dae:	d05a      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0x1aa>
 8006db0:	e062      	b.n	8006e78 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006dc2:	f000 fc6d 	bl	80076a0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006dd4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	68ba      	ldr	r2, [r7, #8]
 8006ddc:	609a      	str	r2, [r3, #8]
      break;
 8006dde:	e04f      	b.n	8006e80 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006df0:	f000 fc56 	bl	80076a0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	689a      	ldr	r2, [r3, #8]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e02:	609a      	str	r2, [r3, #8]
      break;
 8006e04:	e03c      	b.n	8006e80 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e12:	461a      	mov	r2, r3
 8006e14:	f000 fbc6 	bl	80075a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	2150      	movs	r1, #80	; 0x50
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f000 fc20 	bl	8007664 <TIM_ITRx_SetConfig>
      break;
 8006e24:	e02c      	b.n	8006e80 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e32:	461a      	mov	r2, r3
 8006e34:	f000 fbe5 	bl	8007602 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	2160      	movs	r1, #96	; 0x60
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f000 fc10 	bl	8007664 <TIM_ITRx_SetConfig>
      break;
 8006e44:	e01c      	b.n	8006e80 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e52:	461a      	mov	r2, r3
 8006e54:	f000 fba6 	bl	80075a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	2140      	movs	r1, #64	; 0x40
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f000 fc00 	bl	8007664 <TIM_ITRx_SetConfig>
      break;
 8006e64:	e00c      	b.n	8006e80 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4619      	mov	r1, r3
 8006e70:	4610      	mov	r0, r2
 8006e72:	f000 fbf7 	bl	8007664 <TIM_ITRx_SetConfig>
      break;
 8006e76:	e003      	b.n	8006e80 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	73fb      	strb	r3, [r7, #15]
      break;
 8006e7c:	e000      	b.n	8006e80 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8006e7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	3710      	adds	r7, #16
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bd80      	pop	{r7, pc}
 8006e9a:	bf00      	nop
 8006e9c:	ffceff88 	.word	0xffceff88
 8006ea0:	00100040 	.word	0x00100040
 8006ea4:	00100030 	.word	0x00100030
 8006ea8:	00100020 	.word	0x00100020

08006eac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b085      	sub	sp, #20
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4a46      	ldr	r2, [pc, #280]	; (8006fd8 <TIM_Base_SetConfig+0x12c>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d013      	beq.n	8006eec <TIM_Base_SetConfig+0x40>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eca:	d00f      	beq.n	8006eec <TIM_Base_SetConfig+0x40>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	4a43      	ldr	r2, [pc, #268]	; (8006fdc <TIM_Base_SetConfig+0x130>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d00b      	beq.n	8006eec <TIM_Base_SetConfig+0x40>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	4a42      	ldr	r2, [pc, #264]	; (8006fe0 <TIM_Base_SetConfig+0x134>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d007      	beq.n	8006eec <TIM_Base_SetConfig+0x40>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	4a41      	ldr	r2, [pc, #260]	; (8006fe4 <TIM_Base_SetConfig+0x138>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d003      	beq.n	8006eec <TIM_Base_SetConfig+0x40>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4a40      	ldr	r2, [pc, #256]	; (8006fe8 <TIM_Base_SetConfig+0x13c>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d108      	bne.n	8006efe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ef2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	68fa      	ldr	r2, [r7, #12]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	4a35      	ldr	r2, [pc, #212]	; (8006fd8 <TIM_Base_SetConfig+0x12c>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d01f      	beq.n	8006f46 <TIM_Base_SetConfig+0x9a>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f0c:	d01b      	beq.n	8006f46 <TIM_Base_SetConfig+0x9a>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a32      	ldr	r2, [pc, #200]	; (8006fdc <TIM_Base_SetConfig+0x130>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d017      	beq.n	8006f46 <TIM_Base_SetConfig+0x9a>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	4a31      	ldr	r2, [pc, #196]	; (8006fe0 <TIM_Base_SetConfig+0x134>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d013      	beq.n	8006f46 <TIM_Base_SetConfig+0x9a>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	4a30      	ldr	r2, [pc, #192]	; (8006fe4 <TIM_Base_SetConfig+0x138>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d00f      	beq.n	8006f46 <TIM_Base_SetConfig+0x9a>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4a2f      	ldr	r2, [pc, #188]	; (8006fe8 <TIM_Base_SetConfig+0x13c>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d00b      	beq.n	8006f46 <TIM_Base_SetConfig+0x9a>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a2e      	ldr	r2, [pc, #184]	; (8006fec <TIM_Base_SetConfig+0x140>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d007      	beq.n	8006f46 <TIM_Base_SetConfig+0x9a>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a2d      	ldr	r2, [pc, #180]	; (8006ff0 <TIM_Base_SetConfig+0x144>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d003      	beq.n	8006f46 <TIM_Base_SetConfig+0x9a>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	4a2c      	ldr	r2, [pc, #176]	; (8006ff4 <TIM_Base_SetConfig+0x148>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d108      	bne.n	8006f58 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	68db      	ldr	r3, [r3, #12]
 8006f52:	68fa      	ldr	r2, [r7, #12]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	695b      	ldr	r3, [r3, #20]
 8006f62:	4313      	orrs	r3, r2
 8006f64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	68fa      	ldr	r2, [r7, #12]
 8006f6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	689a      	ldr	r2, [r3, #8]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	681a      	ldr	r2, [r3, #0]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a16      	ldr	r2, [pc, #88]	; (8006fd8 <TIM_Base_SetConfig+0x12c>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d00f      	beq.n	8006fa4 <TIM_Base_SetConfig+0xf8>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a18      	ldr	r2, [pc, #96]	; (8006fe8 <TIM_Base_SetConfig+0x13c>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d00b      	beq.n	8006fa4 <TIM_Base_SetConfig+0xf8>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a17      	ldr	r2, [pc, #92]	; (8006fec <TIM_Base_SetConfig+0x140>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d007      	beq.n	8006fa4 <TIM_Base_SetConfig+0xf8>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a16      	ldr	r2, [pc, #88]	; (8006ff0 <TIM_Base_SetConfig+0x144>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d003      	beq.n	8006fa4 <TIM_Base_SetConfig+0xf8>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4a15      	ldr	r2, [pc, #84]	; (8006ff4 <TIM_Base_SetConfig+0x148>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d103      	bne.n	8006fac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	691a      	ldr	r2, [r3, #16]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	691b      	ldr	r3, [r3, #16]
 8006fb6:	f003 0301 	and.w	r3, r3, #1
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d105      	bne.n	8006fca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	691b      	ldr	r3, [r3, #16]
 8006fc2:	f023 0201 	bic.w	r2, r3, #1
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	611a      	str	r2, [r3, #16]
  }
}
 8006fca:	bf00      	nop
 8006fcc:	3714      	adds	r7, #20
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd4:	4770      	bx	lr
 8006fd6:	bf00      	nop
 8006fd8:	40010000 	.word	0x40010000
 8006fdc:	40000400 	.word	0x40000400
 8006fe0:	40000800 	.word	0x40000800
 8006fe4:	40000c00 	.word	0x40000c00
 8006fe8:	40010400 	.word	0x40010400
 8006fec:	40014000 	.word	0x40014000
 8006ff0:	40014400 	.word	0x40014400
 8006ff4:	40014800 	.word	0x40014800

08006ff8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b087      	sub	sp, #28
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6a1b      	ldr	r3, [r3, #32]
 8007006:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6a1b      	ldr	r3, [r3, #32]
 800700c:	f023 0201 	bic.w	r2, r3, #1
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	699b      	ldr	r3, [r3, #24]
 800701e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007020:	68fa      	ldr	r2, [r7, #12]
 8007022:	4b37      	ldr	r3, [pc, #220]	; (8007100 <TIM_OC1_SetConfig+0x108>)
 8007024:	4013      	ands	r3, r2
 8007026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f023 0303 	bic.w	r3, r3, #3
 800702e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	68fa      	ldr	r2, [r7, #12]
 8007036:	4313      	orrs	r3, r2
 8007038:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	f023 0302 	bic.w	r3, r3, #2
 8007040:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	697a      	ldr	r2, [r7, #20]
 8007048:	4313      	orrs	r3, r2
 800704a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4a2d      	ldr	r2, [pc, #180]	; (8007104 <TIM_OC1_SetConfig+0x10c>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d00f      	beq.n	8007074 <TIM_OC1_SetConfig+0x7c>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	4a2c      	ldr	r2, [pc, #176]	; (8007108 <TIM_OC1_SetConfig+0x110>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d00b      	beq.n	8007074 <TIM_OC1_SetConfig+0x7c>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4a2b      	ldr	r2, [pc, #172]	; (800710c <TIM_OC1_SetConfig+0x114>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d007      	beq.n	8007074 <TIM_OC1_SetConfig+0x7c>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	4a2a      	ldr	r2, [pc, #168]	; (8007110 <TIM_OC1_SetConfig+0x118>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d003      	beq.n	8007074 <TIM_OC1_SetConfig+0x7c>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	4a29      	ldr	r2, [pc, #164]	; (8007114 <TIM_OC1_SetConfig+0x11c>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d10c      	bne.n	800708e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	f023 0308 	bic.w	r3, r3, #8
 800707a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	68db      	ldr	r3, [r3, #12]
 8007080:	697a      	ldr	r2, [r7, #20]
 8007082:	4313      	orrs	r3, r2
 8007084:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	f023 0304 	bic.w	r3, r3, #4
 800708c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4a1c      	ldr	r2, [pc, #112]	; (8007104 <TIM_OC1_SetConfig+0x10c>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d00f      	beq.n	80070b6 <TIM_OC1_SetConfig+0xbe>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	4a1b      	ldr	r2, [pc, #108]	; (8007108 <TIM_OC1_SetConfig+0x110>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d00b      	beq.n	80070b6 <TIM_OC1_SetConfig+0xbe>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	4a1a      	ldr	r2, [pc, #104]	; (800710c <TIM_OC1_SetConfig+0x114>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d007      	beq.n	80070b6 <TIM_OC1_SetConfig+0xbe>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	4a19      	ldr	r2, [pc, #100]	; (8007110 <TIM_OC1_SetConfig+0x118>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d003      	beq.n	80070b6 <TIM_OC1_SetConfig+0xbe>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	4a18      	ldr	r2, [pc, #96]	; (8007114 <TIM_OC1_SetConfig+0x11c>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d111      	bne.n	80070da <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80070c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	695b      	ldr	r3, [r3, #20]
 80070ca:	693a      	ldr	r2, [r7, #16]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	699b      	ldr	r3, [r3, #24]
 80070d4:	693a      	ldr	r2, [r7, #16]
 80070d6:	4313      	orrs	r3, r2
 80070d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	693a      	ldr	r2, [r7, #16]
 80070de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	685a      	ldr	r2, [r3, #4]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	697a      	ldr	r2, [r7, #20]
 80070f2:	621a      	str	r2, [r3, #32]
}
 80070f4:	bf00      	nop
 80070f6:	371c      	adds	r7, #28
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr
 8007100:	fffeff8f 	.word	0xfffeff8f
 8007104:	40010000 	.word	0x40010000
 8007108:	40010400 	.word	0x40010400
 800710c:	40014000 	.word	0x40014000
 8007110:	40014400 	.word	0x40014400
 8007114:	40014800 	.word	0x40014800

08007118 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007118:	b480      	push	{r7}
 800711a:	b087      	sub	sp, #28
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6a1b      	ldr	r3, [r3, #32]
 8007126:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6a1b      	ldr	r3, [r3, #32]
 800712c:	f023 0210 	bic.w	r2, r3, #16
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	699b      	ldr	r3, [r3, #24]
 800713e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007140:	68fa      	ldr	r2, [r7, #12]
 8007142:	4b34      	ldr	r3, [pc, #208]	; (8007214 <TIM_OC2_SetConfig+0xfc>)
 8007144:	4013      	ands	r3, r2
 8007146:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800714e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	021b      	lsls	r3, r3, #8
 8007156:	68fa      	ldr	r2, [r7, #12]
 8007158:	4313      	orrs	r3, r2
 800715a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	f023 0320 	bic.w	r3, r3, #32
 8007162:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	011b      	lsls	r3, r3, #4
 800716a:	697a      	ldr	r2, [r7, #20]
 800716c:	4313      	orrs	r3, r2
 800716e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	4a29      	ldr	r2, [pc, #164]	; (8007218 <TIM_OC2_SetConfig+0x100>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d003      	beq.n	8007180 <TIM_OC2_SetConfig+0x68>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	4a28      	ldr	r2, [pc, #160]	; (800721c <TIM_OC2_SetConfig+0x104>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d10d      	bne.n	800719c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007186:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	011b      	lsls	r3, r3, #4
 800718e:	697a      	ldr	r2, [r7, #20]
 8007190:	4313      	orrs	r3, r2
 8007192:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800719a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	4a1e      	ldr	r2, [pc, #120]	; (8007218 <TIM_OC2_SetConfig+0x100>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d00f      	beq.n	80071c4 <TIM_OC2_SetConfig+0xac>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	4a1d      	ldr	r2, [pc, #116]	; (800721c <TIM_OC2_SetConfig+0x104>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d00b      	beq.n	80071c4 <TIM_OC2_SetConfig+0xac>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	4a1c      	ldr	r2, [pc, #112]	; (8007220 <TIM_OC2_SetConfig+0x108>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d007      	beq.n	80071c4 <TIM_OC2_SetConfig+0xac>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	4a1b      	ldr	r2, [pc, #108]	; (8007224 <TIM_OC2_SetConfig+0x10c>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d003      	beq.n	80071c4 <TIM_OC2_SetConfig+0xac>
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	4a1a      	ldr	r2, [pc, #104]	; (8007228 <TIM_OC2_SetConfig+0x110>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d113      	bne.n	80071ec <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80071ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80071d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	695b      	ldr	r3, [r3, #20]
 80071d8:	009b      	lsls	r3, r3, #2
 80071da:	693a      	ldr	r2, [r7, #16]
 80071dc:	4313      	orrs	r3, r2
 80071de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	699b      	ldr	r3, [r3, #24]
 80071e4:	009b      	lsls	r3, r3, #2
 80071e6:	693a      	ldr	r2, [r7, #16]
 80071e8:	4313      	orrs	r3, r2
 80071ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	693a      	ldr	r2, [r7, #16]
 80071f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	68fa      	ldr	r2, [r7, #12]
 80071f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	685a      	ldr	r2, [r3, #4]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	697a      	ldr	r2, [r7, #20]
 8007204:	621a      	str	r2, [r3, #32]
}
 8007206:	bf00      	nop
 8007208:	371c      	adds	r7, #28
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr
 8007212:	bf00      	nop
 8007214:	feff8fff 	.word	0xfeff8fff
 8007218:	40010000 	.word	0x40010000
 800721c:	40010400 	.word	0x40010400
 8007220:	40014000 	.word	0x40014000
 8007224:	40014400 	.word	0x40014400
 8007228:	40014800 	.word	0x40014800

0800722c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800722c:	b480      	push	{r7}
 800722e:	b087      	sub	sp, #28
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6a1b      	ldr	r3, [r3, #32]
 800723a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6a1b      	ldr	r3, [r3, #32]
 8007240:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	69db      	ldr	r3, [r3, #28]
 8007252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007254:	68fa      	ldr	r2, [r7, #12]
 8007256:	4b33      	ldr	r3, [pc, #204]	; (8007324 <TIM_OC3_SetConfig+0xf8>)
 8007258:	4013      	ands	r3, r2
 800725a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	f023 0303 	bic.w	r3, r3, #3
 8007262:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	68fa      	ldr	r2, [r7, #12]
 800726a:	4313      	orrs	r3, r2
 800726c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007274:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	689b      	ldr	r3, [r3, #8]
 800727a:	021b      	lsls	r3, r3, #8
 800727c:	697a      	ldr	r2, [r7, #20]
 800727e:	4313      	orrs	r3, r2
 8007280:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	4a28      	ldr	r2, [pc, #160]	; (8007328 <TIM_OC3_SetConfig+0xfc>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d003      	beq.n	8007292 <TIM_OC3_SetConfig+0x66>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a27      	ldr	r2, [pc, #156]	; (800732c <TIM_OC3_SetConfig+0x100>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d10d      	bne.n	80072ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007298:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	68db      	ldr	r3, [r3, #12]
 800729e:	021b      	lsls	r3, r3, #8
 80072a0:	697a      	ldr	r2, [r7, #20]
 80072a2:	4313      	orrs	r3, r2
 80072a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80072ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	4a1d      	ldr	r2, [pc, #116]	; (8007328 <TIM_OC3_SetConfig+0xfc>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d00f      	beq.n	80072d6 <TIM_OC3_SetConfig+0xaa>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	4a1c      	ldr	r2, [pc, #112]	; (800732c <TIM_OC3_SetConfig+0x100>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d00b      	beq.n	80072d6 <TIM_OC3_SetConfig+0xaa>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	4a1b      	ldr	r2, [pc, #108]	; (8007330 <TIM_OC3_SetConfig+0x104>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d007      	beq.n	80072d6 <TIM_OC3_SetConfig+0xaa>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	4a1a      	ldr	r2, [pc, #104]	; (8007334 <TIM_OC3_SetConfig+0x108>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d003      	beq.n	80072d6 <TIM_OC3_SetConfig+0xaa>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	4a19      	ldr	r2, [pc, #100]	; (8007338 <TIM_OC3_SetConfig+0x10c>)
 80072d2:	4293      	cmp	r3, r2
 80072d4:	d113      	bne.n	80072fe <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80072dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	011b      	lsls	r3, r3, #4
 80072ec:	693a      	ldr	r2, [r7, #16]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	699b      	ldr	r3, [r3, #24]
 80072f6:	011b      	lsls	r3, r3, #4
 80072f8:	693a      	ldr	r2, [r7, #16]
 80072fa:	4313      	orrs	r3, r2
 80072fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	693a      	ldr	r2, [r7, #16]
 8007302:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	68fa      	ldr	r2, [r7, #12]
 8007308:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	685a      	ldr	r2, [r3, #4]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	697a      	ldr	r2, [r7, #20]
 8007316:	621a      	str	r2, [r3, #32]
}
 8007318:	bf00      	nop
 800731a:	371c      	adds	r7, #28
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr
 8007324:	fffeff8f 	.word	0xfffeff8f
 8007328:	40010000 	.word	0x40010000
 800732c:	40010400 	.word	0x40010400
 8007330:	40014000 	.word	0x40014000
 8007334:	40014400 	.word	0x40014400
 8007338:	40014800 	.word	0x40014800

0800733c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800733c:	b480      	push	{r7}
 800733e:	b087      	sub	sp, #28
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
 8007344:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6a1b      	ldr	r3, [r3, #32]
 800734a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6a1b      	ldr	r3, [r3, #32]
 8007350:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	69db      	ldr	r3, [r3, #28]
 8007362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007364:	68fa      	ldr	r2, [r7, #12]
 8007366:	4b24      	ldr	r3, [pc, #144]	; (80073f8 <TIM_OC4_SetConfig+0xbc>)
 8007368:	4013      	ands	r3, r2
 800736a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007372:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	021b      	lsls	r3, r3, #8
 800737a:	68fa      	ldr	r2, [r7, #12]
 800737c:	4313      	orrs	r3, r2
 800737e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007386:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	031b      	lsls	r3, r3, #12
 800738e:	693a      	ldr	r2, [r7, #16]
 8007390:	4313      	orrs	r3, r2
 8007392:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	4a19      	ldr	r2, [pc, #100]	; (80073fc <TIM_OC4_SetConfig+0xc0>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d00f      	beq.n	80073bc <TIM_OC4_SetConfig+0x80>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	4a18      	ldr	r2, [pc, #96]	; (8007400 <TIM_OC4_SetConfig+0xc4>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d00b      	beq.n	80073bc <TIM_OC4_SetConfig+0x80>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	4a17      	ldr	r2, [pc, #92]	; (8007404 <TIM_OC4_SetConfig+0xc8>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d007      	beq.n	80073bc <TIM_OC4_SetConfig+0x80>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	4a16      	ldr	r2, [pc, #88]	; (8007408 <TIM_OC4_SetConfig+0xcc>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d003      	beq.n	80073bc <TIM_OC4_SetConfig+0x80>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a15      	ldr	r2, [pc, #84]	; (800740c <TIM_OC4_SetConfig+0xd0>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d109      	bne.n	80073d0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80073c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	695b      	ldr	r3, [r3, #20]
 80073c8:	019b      	lsls	r3, r3, #6
 80073ca:	697a      	ldr	r2, [r7, #20]
 80073cc:	4313      	orrs	r3, r2
 80073ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	697a      	ldr	r2, [r7, #20]
 80073d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	68fa      	ldr	r2, [r7, #12]
 80073da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	685a      	ldr	r2, [r3, #4]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	693a      	ldr	r2, [r7, #16]
 80073e8:	621a      	str	r2, [r3, #32]
}
 80073ea:	bf00      	nop
 80073ec:	371c      	adds	r7, #28
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr
 80073f6:	bf00      	nop
 80073f8:	feff8fff 	.word	0xfeff8fff
 80073fc:	40010000 	.word	0x40010000
 8007400:	40010400 	.word	0x40010400
 8007404:	40014000 	.word	0x40014000
 8007408:	40014400 	.word	0x40014400
 800740c:	40014800 	.word	0x40014800

08007410 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007410:	b480      	push	{r7}
 8007412:	b087      	sub	sp, #28
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6a1b      	ldr	r3, [r3, #32]
 800741e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6a1b      	ldr	r3, [r3, #32]
 8007424:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007438:	68fa      	ldr	r2, [r7, #12]
 800743a:	4b21      	ldr	r3, [pc, #132]	; (80074c0 <TIM_OC5_SetConfig+0xb0>)
 800743c:	4013      	ands	r3, r2
 800743e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68fa      	ldr	r2, [r7, #12]
 8007446:	4313      	orrs	r3, r2
 8007448:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007450:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	041b      	lsls	r3, r3, #16
 8007458:	693a      	ldr	r2, [r7, #16]
 800745a:	4313      	orrs	r3, r2
 800745c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	4a18      	ldr	r2, [pc, #96]	; (80074c4 <TIM_OC5_SetConfig+0xb4>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d00f      	beq.n	8007486 <TIM_OC5_SetConfig+0x76>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	4a17      	ldr	r2, [pc, #92]	; (80074c8 <TIM_OC5_SetConfig+0xb8>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d00b      	beq.n	8007486 <TIM_OC5_SetConfig+0x76>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	4a16      	ldr	r2, [pc, #88]	; (80074cc <TIM_OC5_SetConfig+0xbc>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d007      	beq.n	8007486 <TIM_OC5_SetConfig+0x76>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	4a15      	ldr	r2, [pc, #84]	; (80074d0 <TIM_OC5_SetConfig+0xc0>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d003      	beq.n	8007486 <TIM_OC5_SetConfig+0x76>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	4a14      	ldr	r2, [pc, #80]	; (80074d4 <TIM_OC5_SetConfig+0xc4>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d109      	bne.n	800749a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800748c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	695b      	ldr	r3, [r3, #20]
 8007492:	021b      	lsls	r3, r3, #8
 8007494:	697a      	ldr	r2, [r7, #20]
 8007496:	4313      	orrs	r3, r2
 8007498:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	697a      	ldr	r2, [r7, #20]
 800749e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	68fa      	ldr	r2, [r7, #12]
 80074a4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	685a      	ldr	r2, [r3, #4]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	693a      	ldr	r2, [r7, #16]
 80074b2:	621a      	str	r2, [r3, #32]
}
 80074b4:	bf00      	nop
 80074b6:	371c      	adds	r7, #28
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr
 80074c0:	fffeff8f 	.word	0xfffeff8f
 80074c4:	40010000 	.word	0x40010000
 80074c8:	40010400 	.word	0x40010400
 80074cc:	40014000 	.word	0x40014000
 80074d0:	40014400 	.word	0x40014400
 80074d4:	40014800 	.word	0x40014800

080074d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80074d8:	b480      	push	{r7}
 80074da:	b087      	sub	sp, #28
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a1b      	ldr	r3, [r3, #32]
 80074e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a1b      	ldr	r3, [r3, #32]
 80074ec:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007500:	68fa      	ldr	r2, [r7, #12]
 8007502:	4b22      	ldr	r3, [pc, #136]	; (800758c <TIM_OC6_SetConfig+0xb4>)
 8007504:	4013      	ands	r3, r2
 8007506:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	021b      	lsls	r3, r3, #8
 800750e:	68fa      	ldr	r2, [r7, #12]
 8007510:	4313      	orrs	r3, r2
 8007512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800751a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	689b      	ldr	r3, [r3, #8]
 8007520:	051b      	lsls	r3, r3, #20
 8007522:	693a      	ldr	r2, [r7, #16]
 8007524:	4313      	orrs	r3, r2
 8007526:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	4a19      	ldr	r2, [pc, #100]	; (8007590 <TIM_OC6_SetConfig+0xb8>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d00f      	beq.n	8007550 <TIM_OC6_SetConfig+0x78>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	4a18      	ldr	r2, [pc, #96]	; (8007594 <TIM_OC6_SetConfig+0xbc>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d00b      	beq.n	8007550 <TIM_OC6_SetConfig+0x78>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	4a17      	ldr	r2, [pc, #92]	; (8007598 <TIM_OC6_SetConfig+0xc0>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d007      	beq.n	8007550 <TIM_OC6_SetConfig+0x78>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	4a16      	ldr	r2, [pc, #88]	; (800759c <TIM_OC6_SetConfig+0xc4>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d003      	beq.n	8007550 <TIM_OC6_SetConfig+0x78>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4a15      	ldr	r2, [pc, #84]	; (80075a0 <TIM_OC6_SetConfig+0xc8>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d109      	bne.n	8007564 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007556:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	695b      	ldr	r3, [r3, #20]
 800755c:	029b      	lsls	r3, r3, #10
 800755e:	697a      	ldr	r2, [r7, #20]
 8007560:	4313      	orrs	r3, r2
 8007562:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	697a      	ldr	r2, [r7, #20]
 8007568:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	68fa      	ldr	r2, [r7, #12]
 800756e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	685a      	ldr	r2, [r3, #4]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	693a      	ldr	r2, [r7, #16]
 800757c:	621a      	str	r2, [r3, #32]
}
 800757e:	bf00      	nop
 8007580:	371c      	adds	r7, #28
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr
 800758a:	bf00      	nop
 800758c:	feff8fff 	.word	0xfeff8fff
 8007590:	40010000 	.word	0x40010000
 8007594:	40010400 	.word	0x40010400
 8007598:	40014000 	.word	0x40014000
 800759c:	40014400 	.word	0x40014400
 80075a0:	40014800 	.word	0x40014800

080075a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b087      	sub	sp, #28
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	60f8      	str	r0, [r7, #12]
 80075ac:	60b9      	str	r1, [r7, #8]
 80075ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6a1b      	ldr	r3, [r3, #32]
 80075b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	6a1b      	ldr	r3, [r3, #32]
 80075ba:	f023 0201 	bic.w	r2, r3, #1
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	699b      	ldr	r3, [r3, #24]
 80075c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80075ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	011b      	lsls	r3, r3, #4
 80075d4:	693a      	ldr	r2, [r7, #16]
 80075d6:	4313      	orrs	r3, r2
 80075d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	f023 030a 	bic.w	r3, r3, #10
 80075e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80075e2:	697a      	ldr	r2, [r7, #20]
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	4313      	orrs	r3, r2
 80075e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	693a      	ldr	r2, [r7, #16]
 80075ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	697a      	ldr	r2, [r7, #20]
 80075f4:	621a      	str	r2, [r3, #32]
}
 80075f6:	bf00      	nop
 80075f8:	371c      	adds	r7, #28
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr

08007602 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007602:	b480      	push	{r7}
 8007604:	b087      	sub	sp, #28
 8007606:	af00      	add	r7, sp, #0
 8007608:	60f8      	str	r0, [r7, #12]
 800760a:	60b9      	str	r1, [r7, #8]
 800760c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	6a1b      	ldr	r3, [r3, #32]
 8007612:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	6a1b      	ldr	r3, [r3, #32]
 8007618:	f023 0210 	bic.w	r2, r3, #16
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	699b      	ldr	r3, [r3, #24]
 8007624:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800762c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	031b      	lsls	r3, r3, #12
 8007632:	693a      	ldr	r2, [r7, #16]
 8007634:	4313      	orrs	r3, r2
 8007636:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007638:	697b      	ldr	r3, [r7, #20]
 800763a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800763e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	011b      	lsls	r3, r3, #4
 8007644:	697a      	ldr	r2, [r7, #20]
 8007646:	4313      	orrs	r3, r2
 8007648:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	693a      	ldr	r2, [r7, #16]
 800764e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	697a      	ldr	r2, [r7, #20]
 8007654:	621a      	str	r2, [r3, #32]
}
 8007656:	bf00      	nop
 8007658:	371c      	adds	r7, #28
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr
	...

08007664 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007664:	b480      	push	{r7}
 8007666:	b085      	sub	sp, #20
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007674:	68fa      	ldr	r2, [r7, #12]
 8007676:	4b09      	ldr	r3, [pc, #36]	; (800769c <TIM_ITRx_SetConfig+0x38>)
 8007678:	4013      	ands	r3, r2
 800767a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800767c:	683a      	ldr	r2, [r7, #0]
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	4313      	orrs	r3, r2
 8007682:	f043 0307 	orr.w	r3, r3, #7
 8007686:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	68fa      	ldr	r2, [r7, #12]
 800768c:	609a      	str	r2, [r3, #8]
}
 800768e:	bf00      	nop
 8007690:	3714      	adds	r7, #20
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop
 800769c:	ffcfff8f 	.word	0xffcfff8f

080076a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b087      	sub	sp, #28
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	60b9      	str	r1, [r7, #8]
 80076aa:	607a      	str	r2, [r7, #4]
 80076ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80076ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	021a      	lsls	r2, r3, #8
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	431a      	orrs	r2, r3
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	697a      	ldr	r2, [r7, #20]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	697a      	ldr	r2, [r7, #20]
 80076d2:	609a      	str	r2, [r3, #8]
}
 80076d4:	bf00      	nop
 80076d6:	371c      	adds	r7, #28
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b087      	sub	sp, #28
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	f003 031f 	and.w	r3, r3, #31
 80076f2:	2201      	movs	r2, #1
 80076f4:	fa02 f303 	lsl.w	r3, r2, r3
 80076f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	6a1a      	ldr	r2, [r3, #32]
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	43db      	mvns	r3, r3
 8007702:	401a      	ands	r2, r3
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6a1a      	ldr	r2, [r3, #32]
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	f003 031f 	and.w	r3, r3, #31
 8007712:	6879      	ldr	r1, [r7, #4]
 8007714:	fa01 f303 	lsl.w	r3, r1, r3
 8007718:	431a      	orrs	r2, r3
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	621a      	str	r2, [r3, #32]
}
 800771e:	bf00      	nop
 8007720:	371c      	adds	r7, #28
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr
	...

0800772c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800772c:	b480      	push	{r7}
 800772e:	b085      	sub	sp, #20
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800773c:	2b01      	cmp	r3, #1
 800773e:	d101      	bne.n	8007744 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007740:	2302      	movs	r3, #2
 8007742:	e06d      	b.n	8007820 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2201      	movs	r2, #1
 8007748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2202      	movs	r2, #2
 8007750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	689b      	ldr	r3, [r3, #8]
 8007762:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a30      	ldr	r2, [pc, #192]	; (800782c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d004      	beq.n	8007778 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a2f      	ldr	r2, [pc, #188]	; (8007830 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d108      	bne.n	800778a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800777e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	4313      	orrs	r3, r2
 8007788:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007790:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	68fa      	ldr	r2, [r7, #12]
 8007798:	4313      	orrs	r3, r2
 800779a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	68fa      	ldr	r2, [r7, #12]
 80077a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a20      	ldr	r2, [pc, #128]	; (800782c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d022      	beq.n	80077f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077b6:	d01d      	beq.n	80077f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a1d      	ldr	r2, [pc, #116]	; (8007834 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d018      	beq.n	80077f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a1c      	ldr	r2, [pc, #112]	; (8007838 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d013      	beq.n	80077f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a1a      	ldr	r2, [pc, #104]	; (800783c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d00e      	beq.n	80077f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a15      	ldr	r2, [pc, #84]	; (8007830 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d009      	beq.n	80077f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a16      	ldr	r2, [pc, #88]	; (8007840 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d004      	beq.n	80077f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a15      	ldr	r2, [pc, #84]	; (8007844 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d10c      	bne.n	800780e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077fa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	68ba      	ldr	r2, [r7, #8]
 8007802:	4313      	orrs	r3, r2
 8007804:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68ba      	ldr	r2, [r7, #8]
 800780c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2201      	movs	r2, #1
 8007812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2200      	movs	r2, #0
 800781a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800781e:	2300      	movs	r3, #0
}
 8007820:	4618      	mov	r0, r3
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr
 800782c:	40010000 	.word	0x40010000
 8007830:	40010400 	.word	0x40010400
 8007834:	40000400 	.word	0x40000400
 8007838:	40000800 	.word	0x40000800
 800783c:	40000c00 	.word	0x40000c00
 8007840:	40001800 	.word	0x40001800
 8007844:	40014000 	.word	0x40014000

08007848 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b082      	sub	sp, #8
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d101      	bne.n	800785a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	e042      	b.n	80078e0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007860:	2b00      	cmp	r3, #0
 8007862:	d106      	bne.n	8007872 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2200      	movs	r2, #0
 8007868:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f7f9 fb17 	bl	8000ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2224      	movs	r2, #36	; 0x24
 8007876:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681a      	ldr	r2, [r3, #0]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f022 0201 	bic.w	r2, r2, #1
 8007888:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800788e:	2b00      	cmp	r3, #0
 8007890:	d002      	beq.n	8007898 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f000 fd90 	bl	80083b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f000 f825 	bl	80078e8 <UART_SetConfig>
 800789e:	4603      	mov	r3, r0
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d101      	bne.n	80078a8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80078a4:	2301      	movs	r3, #1
 80078a6:	e01b      	b.n	80078e0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	685a      	ldr	r2, [r3, #4]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80078b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	689a      	ldr	r2, [r3, #8]
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80078c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f042 0201 	orr.w	r2, r2, #1
 80078d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 fe0f 	bl	80084fc <UART_CheckIdleState>
 80078de:	4603      	mov	r3, r0
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3708      	adds	r7, #8
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078ec:	b092      	sub	sp, #72	; 0x48
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078f2:	2300      	movs	r3, #0
 80078f4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	689a      	ldr	r2, [r3, #8]
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	691b      	ldr	r3, [r3, #16]
 8007900:	431a      	orrs	r2, r3
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	695b      	ldr	r3, [r3, #20]
 8007906:	431a      	orrs	r2, r3
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	69db      	ldr	r3, [r3, #28]
 800790c:	4313      	orrs	r3, r2
 800790e:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	681a      	ldr	r2, [r3, #0]
 8007916:	4bbe      	ldr	r3, [pc, #760]	; (8007c10 <UART_SetConfig+0x328>)
 8007918:	4013      	ands	r3, r2
 800791a:	697a      	ldr	r2, [r7, #20]
 800791c:	6812      	ldr	r2, [r2, #0]
 800791e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007920:	430b      	orrs	r3, r1
 8007922:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	68da      	ldr	r2, [r3, #12]
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	430a      	orrs	r2, r1
 8007938:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	699b      	ldr	r3, [r3, #24]
 800793e:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4ab3      	ldr	r2, [pc, #716]	; (8007c14 <UART_SetConfig+0x32c>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d004      	beq.n	8007954 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	6a1b      	ldr	r3, [r3, #32]
 800794e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007950:	4313      	orrs	r3, r2
 8007952:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	689a      	ldr	r2, [r3, #8]
 800795a:	4baf      	ldr	r3, [pc, #700]	; (8007c18 <UART_SetConfig+0x330>)
 800795c:	4013      	ands	r3, r2
 800795e:	697a      	ldr	r2, [r7, #20]
 8007960:	6812      	ldr	r2, [r2, #0]
 8007962:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007964:	430b      	orrs	r3, r1
 8007966:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800796e:	f023 010f 	bic.w	r1, r3, #15
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	430a      	orrs	r2, r1
 800797c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4aa6      	ldr	r2, [pc, #664]	; (8007c1c <UART_SetConfig+0x334>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d177      	bne.n	8007a78 <UART_SetConfig+0x190>
 8007988:	4ba5      	ldr	r3, [pc, #660]	; (8007c20 <UART_SetConfig+0x338>)
 800798a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800798c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007990:	2b28      	cmp	r3, #40	; 0x28
 8007992:	d86d      	bhi.n	8007a70 <UART_SetConfig+0x188>
 8007994:	a201      	add	r2, pc, #4	; (adr r2, 800799c <UART_SetConfig+0xb4>)
 8007996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800799a:	bf00      	nop
 800799c:	08007a41 	.word	0x08007a41
 80079a0:	08007a71 	.word	0x08007a71
 80079a4:	08007a71 	.word	0x08007a71
 80079a8:	08007a71 	.word	0x08007a71
 80079ac:	08007a71 	.word	0x08007a71
 80079b0:	08007a71 	.word	0x08007a71
 80079b4:	08007a71 	.word	0x08007a71
 80079b8:	08007a71 	.word	0x08007a71
 80079bc:	08007a49 	.word	0x08007a49
 80079c0:	08007a71 	.word	0x08007a71
 80079c4:	08007a71 	.word	0x08007a71
 80079c8:	08007a71 	.word	0x08007a71
 80079cc:	08007a71 	.word	0x08007a71
 80079d0:	08007a71 	.word	0x08007a71
 80079d4:	08007a71 	.word	0x08007a71
 80079d8:	08007a71 	.word	0x08007a71
 80079dc:	08007a51 	.word	0x08007a51
 80079e0:	08007a71 	.word	0x08007a71
 80079e4:	08007a71 	.word	0x08007a71
 80079e8:	08007a71 	.word	0x08007a71
 80079ec:	08007a71 	.word	0x08007a71
 80079f0:	08007a71 	.word	0x08007a71
 80079f4:	08007a71 	.word	0x08007a71
 80079f8:	08007a71 	.word	0x08007a71
 80079fc:	08007a59 	.word	0x08007a59
 8007a00:	08007a71 	.word	0x08007a71
 8007a04:	08007a71 	.word	0x08007a71
 8007a08:	08007a71 	.word	0x08007a71
 8007a0c:	08007a71 	.word	0x08007a71
 8007a10:	08007a71 	.word	0x08007a71
 8007a14:	08007a71 	.word	0x08007a71
 8007a18:	08007a71 	.word	0x08007a71
 8007a1c:	08007a61 	.word	0x08007a61
 8007a20:	08007a71 	.word	0x08007a71
 8007a24:	08007a71 	.word	0x08007a71
 8007a28:	08007a71 	.word	0x08007a71
 8007a2c:	08007a71 	.word	0x08007a71
 8007a30:	08007a71 	.word	0x08007a71
 8007a34:	08007a71 	.word	0x08007a71
 8007a38:	08007a71 	.word	0x08007a71
 8007a3c:	08007a69 	.word	0x08007a69
 8007a40:	2301      	movs	r3, #1
 8007a42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a46:	e222      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007a48:	2304      	movs	r3, #4
 8007a4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a4e:	e21e      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007a50:	2308      	movs	r3, #8
 8007a52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a56:	e21a      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007a58:	2310      	movs	r3, #16
 8007a5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a5e:	e216      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007a60:	2320      	movs	r3, #32
 8007a62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a66:	e212      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007a68:	2340      	movs	r3, #64	; 0x40
 8007a6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a6e:	e20e      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007a70:	2380      	movs	r3, #128	; 0x80
 8007a72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a76:	e20a      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4a69      	ldr	r2, [pc, #420]	; (8007c24 <UART_SetConfig+0x33c>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d130      	bne.n	8007ae4 <UART_SetConfig+0x1fc>
 8007a82:	4b67      	ldr	r3, [pc, #412]	; (8007c20 <UART_SetConfig+0x338>)
 8007a84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a86:	f003 0307 	and.w	r3, r3, #7
 8007a8a:	2b05      	cmp	r3, #5
 8007a8c:	d826      	bhi.n	8007adc <UART_SetConfig+0x1f4>
 8007a8e:	a201      	add	r2, pc, #4	; (adr r2, 8007a94 <UART_SetConfig+0x1ac>)
 8007a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a94:	08007aad 	.word	0x08007aad
 8007a98:	08007ab5 	.word	0x08007ab5
 8007a9c:	08007abd 	.word	0x08007abd
 8007aa0:	08007ac5 	.word	0x08007ac5
 8007aa4:	08007acd 	.word	0x08007acd
 8007aa8:	08007ad5 	.word	0x08007ad5
 8007aac:	2300      	movs	r3, #0
 8007aae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007ab2:	e1ec      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007ab4:	2304      	movs	r3, #4
 8007ab6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007aba:	e1e8      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007abc:	2308      	movs	r3, #8
 8007abe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007ac2:	e1e4      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007ac4:	2310      	movs	r3, #16
 8007ac6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007aca:	e1e0      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007acc:	2320      	movs	r3, #32
 8007ace:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007ad2:	e1dc      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007ad4:	2340      	movs	r3, #64	; 0x40
 8007ad6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007ada:	e1d8      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007adc:	2380      	movs	r3, #128	; 0x80
 8007ade:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007ae2:	e1d4      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007ae4:	697b      	ldr	r3, [r7, #20]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a4f      	ldr	r2, [pc, #316]	; (8007c28 <UART_SetConfig+0x340>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d130      	bne.n	8007b50 <UART_SetConfig+0x268>
 8007aee:	4b4c      	ldr	r3, [pc, #304]	; (8007c20 <UART_SetConfig+0x338>)
 8007af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007af2:	f003 0307 	and.w	r3, r3, #7
 8007af6:	2b05      	cmp	r3, #5
 8007af8:	d826      	bhi.n	8007b48 <UART_SetConfig+0x260>
 8007afa:	a201      	add	r2, pc, #4	; (adr r2, 8007b00 <UART_SetConfig+0x218>)
 8007afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b00:	08007b19 	.word	0x08007b19
 8007b04:	08007b21 	.word	0x08007b21
 8007b08:	08007b29 	.word	0x08007b29
 8007b0c:	08007b31 	.word	0x08007b31
 8007b10:	08007b39 	.word	0x08007b39
 8007b14:	08007b41 	.word	0x08007b41
 8007b18:	2300      	movs	r3, #0
 8007b1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b1e:	e1b6      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007b20:	2304      	movs	r3, #4
 8007b22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b26:	e1b2      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007b28:	2308      	movs	r3, #8
 8007b2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b2e:	e1ae      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007b30:	2310      	movs	r3, #16
 8007b32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b36:	e1aa      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007b38:	2320      	movs	r3, #32
 8007b3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b3e:	e1a6      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007b40:	2340      	movs	r3, #64	; 0x40
 8007b42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b46:	e1a2      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007b48:	2380      	movs	r3, #128	; 0x80
 8007b4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b4e:	e19e      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a35      	ldr	r2, [pc, #212]	; (8007c2c <UART_SetConfig+0x344>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d130      	bne.n	8007bbc <UART_SetConfig+0x2d4>
 8007b5a:	4b31      	ldr	r3, [pc, #196]	; (8007c20 <UART_SetConfig+0x338>)
 8007b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b5e:	f003 0307 	and.w	r3, r3, #7
 8007b62:	2b05      	cmp	r3, #5
 8007b64:	d826      	bhi.n	8007bb4 <UART_SetConfig+0x2cc>
 8007b66:	a201      	add	r2, pc, #4	; (adr r2, 8007b6c <UART_SetConfig+0x284>)
 8007b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b6c:	08007b85 	.word	0x08007b85
 8007b70:	08007b8d 	.word	0x08007b8d
 8007b74:	08007b95 	.word	0x08007b95
 8007b78:	08007b9d 	.word	0x08007b9d
 8007b7c:	08007ba5 	.word	0x08007ba5
 8007b80:	08007bad 	.word	0x08007bad
 8007b84:	2300      	movs	r3, #0
 8007b86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b8a:	e180      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007b8c:	2304      	movs	r3, #4
 8007b8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b92:	e17c      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007b94:	2308      	movs	r3, #8
 8007b96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b9a:	e178      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007b9c:	2310      	movs	r3, #16
 8007b9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007ba2:	e174      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007ba4:	2320      	movs	r3, #32
 8007ba6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007baa:	e170      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007bac:	2340      	movs	r3, #64	; 0x40
 8007bae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007bb2:	e16c      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007bb4:	2380      	movs	r3, #128	; 0x80
 8007bb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007bba:	e168      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a1b      	ldr	r2, [pc, #108]	; (8007c30 <UART_SetConfig+0x348>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d142      	bne.n	8007c4c <UART_SetConfig+0x364>
 8007bc6:	4b16      	ldr	r3, [pc, #88]	; (8007c20 <UART_SetConfig+0x338>)
 8007bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bca:	f003 0307 	and.w	r3, r3, #7
 8007bce:	2b05      	cmp	r3, #5
 8007bd0:	d838      	bhi.n	8007c44 <UART_SetConfig+0x35c>
 8007bd2:	a201      	add	r2, pc, #4	; (adr r2, 8007bd8 <UART_SetConfig+0x2f0>)
 8007bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bd8:	08007bf1 	.word	0x08007bf1
 8007bdc:	08007bf9 	.word	0x08007bf9
 8007be0:	08007c01 	.word	0x08007c01
 8007be4:	08007c09 	.word	0x08007c09
 8007be8:	08007c35 	.word	0x08007c35
 8007bec:	08007c3d 	.word	0x08007c3d
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007bf6:	e14a      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007bf8:	2304      	movs	r3, #4
 8007bfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007bfe:	e146      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007c00:	2308      	movs	r3, #8
 8007c02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c06:	e142      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007c08:	2310      	movs	r3, #16
 8007c0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c0e:	e13e      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007c10:	cfff69f3 	.word	0xcfff69f3
 8007c14:	58000c00 	.word	0x58000c00
 8007c18:	11fff4ff 	.word	0x11fff4ff
 8007c1c:	40011000 	.word	0x40011000
 8007c20:	58024400 	.word	0x58024400
 8007c24:	40004400 	.word	0x40004400
 8007c28:	40004800 	.word	0x40004800
 8007c2c:	40004c00 	.word	0x40004c00
 8007c30:	40005000 	.word	0x40005000
 8007c34:	2320      	movs	r3, #32
 8007c36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c3a:	e128      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007c3c:	2340      	movs	r3, #64	; 0x40
 8007c3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c42:	e124      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007c44:	2380      	movs	r3, #128	; 0x80
 8007c46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c4a:	e120      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4acb      	ldr	r2, [pc, #812]	; (8007f80 <UART_SetConfig+0x698>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d176      	bne.n	8007d44 <UART_SetConfig+0x45c>
 8007c56:	4bcb      	ldr	r3, [pc, #812]	; (8007f84 <UART_SetConfig+0x69c>)
 8007c58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c5a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007c5e:	2b28      	cmp	r3, #40	; 0x28
 8007c60:	d86c      	bhi.n	8007d3c <UART_SetConfig+0x454>
 8007c62:	a201      	add	r2, pc, #4	; (adr r2, 8007c68 <UART_SetConfig+0x380>)
 8007c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c68:	08007d0d 	.word	0x08007d0d
 8007c6c:	08007d3d 	.word	0x08007d3d
 8007c70:	08007d3d 	.word	0x08007d3d
 8007c74:	08007d3d 	.word	0x08007d3d
 8007c78:	08007d3d 	.word	0x08007d3d
 8007c7c:	08007d3d 	.word	0x08007d3d
 8007c80:	08007d3d 	.word	0x08007d3d
 8007c84:	08007d3d 	.word	0x08007d3d
 8007c88:	08007d15 	.word	0x08007d15
 8007c8c:	08007d3d 	.word	0x08007d3d
 8007c90:	08007d3d 	.word	0x08007d3d
 8007c94:	08007d3d 	.word	0x08007d3d
 8007c98:	08007d3d 	.word	0x08007d3d
 8007c9c:	08007d3d 	.word	0x08007d3d
 8007ca0:	08007d3d 	.word	0x08007d3d
 8007ca4:	08007d3d 	.word	0x08007d3d
 8007ca8:	08007d1d 	.word	0x08007d1d
 8007cac:	08007d3d 	.word	0x08007d3d
 8007cb0:	08007d3d 	.word	0x08007d3d
 8007cb4:	08007d3d 	.word	0x08007d3d
 8007cb8:	08007d3d 	.word	0x08007d3d
 8007cbc:	08007d3d 	.word	0x08007d3d
 8007cc0:	08007d3d 	.word	0x08007d3d
 8007cc4:	08007d3d 	.word	0x08007d3d
 8007cc8:	08007d25 	.word	0x08007d25
 8007ccc:	08007d3d 	.word	0x08007d3d
 8007cd0:	08007d3d 	.word	0x08007d3d
 8007cd4:	08007d3d 	.word	0x08007d3d
 8007cd8:	08007d3d 	.word	0x08007d3d
 8007cdc:	08007d3d 	.word	0x08007d3d
 8007ce0:	08007d3d 	.word	0x08007d3d
 8007ce4:	08007d3d 	.word	0x08007d3d
 8007ce8:	08007d2d 	.word	0x08007d2d
 8007cec:	08007d3d 	.word	0x08007d3d
 8007cf0:	08007d3d 	.word	0x08007d3d
 8007cf4:	08007d3d 	.word	0x08007d3d
 8007cf8:	08007d3d 	.word	0x08007d3d
 8007cfc:	08007d3d 	.word	0x08007d3d
 8007d00:	08007d3d 	.word	0x08007d3d
 8007d04:	08007d3d 	.word	0x08007d3d
 8007d08:	08007d35 	.word	0x08007d35
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d12:	e0bc      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007d14:	2304      	movs	r3, #4
 8007d16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d1a:	e0b8      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007d1c:	2308      	movs	r3, #8
 8007d1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d22:	e0b4      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007d24:	2310      	movs	r3, #16
 8007d26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d2a:	e0b0      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007d2c:	2320      	movs	r3, #32
 8007d2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d32:	e0ac      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007d34:	2340      	movs	r3, #64	; 0x40
 8007d36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d3a:	e0a8      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007d3c:	2380      	movs	r3, #128	; 0x80
 8007d3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d42:	e0a4      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a8f      	ldr	r2, [pc, #572]	; (8007f88 <UART_SetConfig+0x6a0>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d130      	bne.n	8007db0 <UART_SetConfig+0x4c8>
 8007d4e:	4b8d      	ldr	r3, [pc, #564]	; (8007f84 <UART_SetConfig+0x69c>)
 8007d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d52:	f003 0307 	and.w	r3, r3, #7
 8007d56:	2b05      	cmp	r3, #5
 8007d58:	d826      	bhi.n	8007da8 <UART_SetConfig+0x4c0>
 8007d5a:	a201      	add	r2, pc, #4	; (adr r2, 8007d60 <UART_SetConfig+0x478>)
 8007d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d60:	08007d79 	.word	0x08007d79
 8007d64:	08007d81 	.word	0x08007d81
 8007d68:	08007d89 	.word	0x08007d89
 8007d6c:	08007d91 	.word	0x08007d91
 8007d70:	08007d99 	.word	0x08007d99
 8007d74:	08007da1 	.word	0x08007da1
 8007d78:	2300      	movs	r3, #0
 8007d7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d7e:	e086      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007d80:	2304      	movs	r3, #4
 8007d82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d86:	e082      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007d88:	2308      	movs	r3, #8
 8007d8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d8e:	e07e      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007d90:	2310      	movs	r3, #16
 8007d92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d96:	e07a      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007d98:	2320      	movs	r3, #32
 8007d9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d9e:	e076      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007da0:	2340      	movs	r3, #64	; 0x40
 8007da2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007da6:	e072      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007da8:	2380      	movs	r3, #128	; 0x80
 8007daa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007dae:	e06e      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a75      	ldr	r2, [pc, #468]	; (8007f8c <UART_SetConfig+0x6a4>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d130      	bne.n	8007e1c <UART_SetConfig+0x534>
 8007dba:	4b72      	ldr	r3, [pc, #456]	; (8007f84 <UART_SetConfig+0x69c>)
 8007dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dbe:	f003 0307 	and.w	r3, r3, #7
 8007dc2:	2b05      	cmp	r3, #5
 8007dc4:	d826      	bhi.n	8007e14 <UART_SetConfig+0x52c>
 8007dc6:	a201      	add	r2, pc, #4	; (adr r2, 8007dcc <UART_SetConfig+0x4e4>)
 8007dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dcc:	08007de5 	.word	0x08007de5
 8007dd0:	08007ded 	.word	0x08007ded
 8007dd4:	08007df5 	.word	0x08007df5
 8007dd8:	08007dfd 	.word	0x08007dfd
 8007ddc:	08007e05 	.word	0x08007e05
 8007de0:	08007e0d 	.word	0x08007e0d
 8007de4:	2300      	movs	r3, #0
 8007de6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007dea:	e050      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007dec:	2304      	movs	r3, #4
 8007dee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007df2:	e04c      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007df4:	2308      	movs	r3, #8
 8007df6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007dfa:	e048      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007dfc:	2310      	movs	r3, #16
 8007dfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e02:	e044      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007e04:	2320      	movs	r3, #32
 8007e06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e0a:	e040      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007e0c:	2340      	movs	r3, #64	; 0x40
 8007e0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e12:	e03c      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007e14:	2380      	movs	r3, #128	; 0x80
 8007e16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e1a:	e038      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4a5b      	ldr	r2, [pc, #364]	; (8007f90 <UART_SetConfig+0x6a8>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d130      	bne.n	8007e88 <UART_SetConfig+0x5a0>
 8007e26:	4b57      	ldr	r3, [pc, #348]	; (8007f84 <UART_SetConfig+0x69c>)
 8007e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e2a:	f003 0307 	and.w	r3, r3, #7
 8007e2e:	2b05      	cmp	r3, #5
 8007e30:	d826      	bhi.n	8007e80 <UART_SetConfig+0x598>
 8007e32:	a201      	add	r2, pc, #4	; (adr r2, 8007e38 <UART_SetConfig+0x550>)
 8007e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e38:	08007e51 	.word	0x08007e51
 8007e3c:	08007e59 	.word	0x08007e59
 8007e40:	08007e61 	.word	0x08007e61
 8007e44:	08007e69 	.word	0x08007e69
 8007e48:	08007e71 	.word	0x08007e71
 8007e4c:	08007e79 	.word	0x08007e79
 8007e50:	2302      	movs	r3, #2
 8007e52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e56:	e01a      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007e58:	2304      	movs	r3, #4
 8007e5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e5e:	e016      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007e60:	2308      	movs	r3, #8
 8007e62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e66:	e012      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007e68:	2310      	movs	r3, #16
 8007e6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e6e:	e00e      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007e70:	2320      	movs	r3, #32
 8007e72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e76:	e00a      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007e78:	2340      	movs	r3, #64	; 0x40
 8007e7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e7e:	e006      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007e80:	2380      	movs	r3, #128	; 0x80
 8007e82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e86:	e002      	b.n	8007e8e <UART_SetConfig+0x5a6>
 8007e88:	2380      	movs	r3, #128	; 0x80
 8007e8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a3f      	ldr	r2, [pc, #252]	; (8007f90 <UART_SetConfig+0x6a8>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	f040 80f8 	bne.w	800808a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007e9a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007e9e:	2b20      	cmp	r3, #32
 8007ea0:	dc46      	bgt.n	8007f30 <UART_SetConfig+0x648>
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	f2c0 8082 	blt.w	8007fac <UART_SetConfig+0x6c4>
 8007ea8:	3b02      	subs	r3, #2
 8007eaa:	2b1e      	cmp	r3, #30
 8007eac:	d87e      	bhi.n	8007fac <UART_SetConfig+0x6c4>
 8007eae:	a201      	add	r2, pc, #4	; (adr r2, 8007eb4 <UART_SetConfig+0x5cc>)
 8007eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eb4:	08007f37 	.word	0x08007f37
 8007eb8:	08007fad 	.word	0x08007fad
 8007ebc:	08007f3f 	.word	0x08007f3f
 8007ec0:	08007fad 	.word	0x08007fad
 8007ec4:	08007fad 	.word	0x08007fad
 8007ec8:	08007fad 	.word	0x08007fad
 8007ecc:	08007f4f 	.word	0x08007f4f
 8007ed0:	08007fad 	.word	0x08007fad
 8007ed4:	08007fad 	.word	0x08007fad
 8007ed8:	08007fad 	.word	0x08007fad
 8007edc:	08007fad 	.word	0x08007fad
 8007ee0:	08007fad 	.word	0x08007fad
 8007ee4:	08007fad 	.word	0x08007fad
 8007ee8:	08007fad 	.word	0x08007fad
 8007eec:	08007f5f 	.word	0x08007f5f
 8007ef0:	08007fad 	.word	0x08007fad
 8007ef4:	08007fad 	.word	0x08007fad
 8007ef8:	08007fad 	.word	0x08007fad
 8007efc:	08007fad 	.word	0x08007fad
 8007f00:	08007fad 	.word	0x08007fad
 8007f04:	08007fad 	.word	0x08007fad
 8007f08:	08007fad 	.word	0x08007fad
 8007f0c:	08007fad 	.word	0x08007fad
 8007f10:	08007fad 	.word	0x08007fad
 8007f14:	08007fad 	.word	0x08007fad
 8007f18:	08007fad 	.word	0x08007fad
 8007f1c:	08007fad 	.word	0x08007fad
 8007f20:	08007fad 	.word	0x08007fad
 8007f24:	08007fad 	.word	0x08007fad
 8007f28:	08007fad 	.word	0x08007fad
 8007f2c:	08007f9f 	.word	0x08007f9f
 8007f30:	2b40      	cmp	r3, #64	; 0x40
 8007f32:	d037      	beq.n	8007fa4 <UART_SetConfig+0x6bc>
 8007f34:	e03a      	b.n	8007fac <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007f36:	f7fd ffed 	bl	8005f14 <HAL_RCCEx_GetD3PCLK1Freq>
 8007f3a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007f3c:	e03c      	b.n	8007fb8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007f42:	4618      	mov	r0, r3
 8007f44:	f7fd fffc 	bl	8005f40 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007f4c:	e034      	b.n	8007fb8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f4e:	f107 0318 	add.w	r3, r7, #24
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7fe f948 	bl	80061e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007f58:	69fb      	ldr	r3, [r7, #28]
 8007f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007f5c:	e02c      	b.n	8007fb8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f5e:	4b09      	ldr	r3, [pc, #36]	; (8007f84 <UART_SetConfig+0x69c>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f003 0320 	and.w	r3, r3, #32
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d016      	beq.n	8007f98 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007f6a:	4b06      	ldr	r3, [pc, #24]	; (8007f84 <UART_SetConfig+0x69c>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	08db      	lsrs	r3, r3, #3
 8007f70:	f003 0303 	and.w	r3, r3, #3
 8007f74:	4a07      	ldr	r2, [pc, #28]	; (8007f94 <UART_SetConfig+0x6ac>)
 8007f76:	fa22 f303 	lsr.w	r3, r2, r3
 8007f7a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007f7c:	e01c      	b.n	8007fb8 <UART_SetConfig+0x6d0>
 8007f7e:	bf00      	nop
 8007f80:	40011400 	.word	0x40011400
 8007f84:	58024400 	.word	0x58024400
 8007f88:	40007800 	.word	0x40007800
 8007f8c:	40007c00 	.word	0x40007c00
 8007f90:	58000c00 	.word	0x58000c00
 8007f94:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007f98:	4b9d      	ldr	r3, [pc, #628]	; (8008210 <UART_SetConfig+0x928>)
 8007f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007f9c:	e00c      	b.n	8007fb8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007f9e:	4b9d      	ldr	r3, [pc, #628]	; (8008214 <UART_SetConfig+0x92c>)
 8007fa0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007fa2:	e009      	b.n	8007fb8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fa4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007faa:	e005      	b.n	8007fb8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007fac:	2300      	movs	r3, #0
 8007fae:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8007fb6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007fb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	f000 81de 	beq.w	800837c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc4:	4a94      	ldr	r2, [pc, #592]	; (8008218 <UART_SetConfig+0x930>)
 8007fc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fca:	461a      	mov	r2, r3
 8007fcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fce:	fbb3 f3f2 	udiv	r3, r3, r2
 8007fd2:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	685a      	ldr	r2, [r3, #4]
 8007fd8:	4613      	mov	r3, r2
 8007fda:	005b      	lsls	r3, r3, #1
 8007fdc:	4413      	add	r3, r2
 8007fde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d305      	bcc.n	8007ff0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007fea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d903      	bls.n	8007ff8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8007ff6:	e1c1      	b.n	800837c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ff8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	60bb      	str	r3, [r7, #8]
 8007ffe:	60fa      	str	r2, [r7, #12]
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008004:	4a84      	ldr	r2, [pc, #528]	; (8008218 <UART_SetConfig+0x930>)
 8008006:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800800a:	b29b      	uxth	r3, r3
 800800c:	2200      	movs	r2, #0
 800800e:	603b      	str	r3, [r7, #0]
 8008010:	607a      	str	r2, [r7, #4]
 8008012:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008016:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800801a:	f7f8 f95d 	bl	80002d8 <__aeabi_uldivmod>
 800801e:	4602      	mov	r2, r0
 8008020:	460b      	mov	r3, r1
 8008022:	4610      	mov	r0, r2
 8008024:	4619      	mov	r1, r3
 8008026:	f04f 0200 	mov.w	r2, #0
 800802a:	f04f 0300 	mov.w	r3, #0
 800802e:	020b      	lsls	r3, r1, #8
 8008030:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008034:	0202      	lsls	r2, r0, #8
 8008036:	6979      	ldr	r1, [r7, #20]
 8008038:	6849      	ldr	r1, [r1, #4]
 800803a:	0849      	lsrs	r1, r1, #1
 800803c:	2000      	movs	r0, #0
 800803e:	460c      	mov	r4, r1
 8008040:	4605      	mov	r5, r0
 8008042:	eb12 0804 	adds.w	r8, r2, r4
 8008046:	eb43 0905 	adc.w	r9, r3, r5
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	2200      	movs	r2, #0
 8008050:	469a      	mov	sl, r3
 8008052:	4693      	mov	fp, r2
 8008054:	4652      	mov	r2, sl
 8008056:	465b      	mov	r3, fp
 8008058:	4640      	mov	r0, r8
 800805a:	4649      	mov	r1, r9
 800805c:	f7f8 f93c 	bl	80002d8 <__aeabi_uldivmod>
 8008060:	4602      	mov	r2, r0
 8008062:	460b      	mov	r3, r1
 8008064:	4613      	mov	r3, r2
 8008066:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800806a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800806e:	d308      	bcc.n	8008082 <UART_SetConfig+0x79a>
 8008070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008072:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008076:	d204      	bcs.n	8008082 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800807e:	60da      	str	r2, [r3, #12]
 8008080:	e17c      	b.n	800837c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008082:	2301      	movs	r3, #1
 8008084:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8008088:	e178      	b.n	800837c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	69db      	ldr	r3, [r3, #28]
 800808e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008092:	f040 80c5 	bne.w	8008220 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008096:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800809a:	2b20      	cmp	r3, #32
 800809c:	dc48      	bgt.n	8008130 <UART_SetConfig+0x848>
 800809e:	2b00      	cmp	r3, #0
 80080a0:	db7b      	blt.n	800819a <UART_SetConfig+0x8b2>
 80080a2:	2b20      	cmp	r3, #32
 80080a4:	d879      	bhi.n	800819a <UART_SetConfig+0x8b2>
 80080a6:	a201      	add	r2, pc, #4	; (adr r2, 80080ac <UART_SetConfig+0x7c4>)
 80080a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ac:	08008137 	.word	0x08008137
 80080b0:	0800813f 	.word	0x0800813f
 80080b4:	0800819b 	.word	0x0800819b
 80080b8:	0800819b 	.word	0x0800819b
 80080bc:	08008147 	.word	0x08008147
 80080c0:	0800819b 	.word	0x0800819b
 80080c4:	0800819b 	.word	0x0800819b
 80080c8:	0800819b 	.word	0x0800819b
 80080cc:	08008157 	.word	0x08008157
 80080d0:	0800819b 	.word	0x0800819b
 80080d4:	0800819b 	.word	0x0800819b
 80080d8:	0800819b 	.word	0x0800819b
 80080dc:	0800819b 	.word	0x0800819b
 80080e0:	0800819b 	.word	0x0800819b
 80080e4:	0800819b 	.word	0x0800819b
 80080e8:	0800819b 	.word	0x0800819b
 80080ec:	08008167 	.word	0x08008167
 80080f0:	0800819b 	.word	0x0800819b
 80080f4:	0800819b 	.word	0x0800819b
 80080f8:	0800819b 	.word	0x0800819b
 80080fc:	0800819b 	.word	0x0800819b
 8008100:	0800819b 	.word	0x0800819b
 8008104:	0800819b 	.word	0x0800819b
 8008108:	0800819b 	.word	0x0800819b
 800810c:	0800819b 	.word	0x0800819b
 8008110:	0800819b 	.word	0x0800819b
 8008114:	0800819b 	.word	0x0800819b
 8008118:	0800819b 	.word	0x0800819b
 800811c:	0800819b 	.word	0x0800819b
 8008120:	0800819b 	.word	0x0800819b
 8008124:	0800819b 	.word	0x0800819b
 8008128:	0800819b 	.word	0x0800819b
 800812c:	0800818d 	.word	0x0800818d
 8008130:	2b40      	cmp	r3, #64	; 0x40
 8008132:	d02e      	beq.n	8008192 <UART_SetConfig+0x8aa>
 8008134:	e031      	b.n	800819a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008136:	f7fc fcb7 	bl	8004aa8 <HAL_RCC_GetPCLK1Freq>
 800813a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800813c:	e033      	b.n	80081a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800813e:	f7fc fcc9 	bl	8004ad4 <HAL_RCC_GetPCLK2Freq>
 8008142:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008144:	e02f      	b.n	80081a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008146:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800814a:	4618      	mov	r0, r3
 800814c:	f7fd fef8 	bl	8005f40 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008152:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008154:	e027      	b.n	80081a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008156:	f107 0318 	add.w	r3, r7, #24
 800815a:	4618      	mov	r0, r3
 800815c:	f7fe f844 	bl	80061e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008160:	69fb      	ldr	r3, [r7, #28]
 8008162:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008164:	e01f      	b.n	80081a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008166:	4b2d      	ldr	r3, [pc, #180]	; (800821c <UART_SetConfig+0x934>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f003 0320 	and.w	r3, r3, #32
 800816e:	2b00      	cmp	r3, #0
 8008170:	d009      	beq.n	8008186 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008172:	4b2a      	ldr	r3, [pc, #168]	; (800821c <UART_SetConfig+0x934>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	08db      	lsrs	r3, r3, #3
 8008178:	f003 0303 	and.w	r3, r3, #3
 800817c:	4a24      	ldr	r2, [pc, #144]	; (8008210 <UART_SetConfig+0x928>)
 800817e:	fa22 f303 	lsr.w	r3, r2, r3
 8008182:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008184:	e00f      	b.n	80081a6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008186:	4b22      	ldr	r3, [pc, #136]	; (8008210 <UART_SetConfig+0x928>)
 8008188:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800818a:	e00c      	b.n	80081a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800818c:	4b21      	ldr	r3, [pc, #132]	; (8008214 <UART_SetConfig+0x92c>)
 800818e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008190:	e009      	b.n	80081a6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008192:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008196:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008198:	e005      	b.n	80081a6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800819a:	2300      	movs	r3, #0
 800819c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800819e:	2301      	movs	r3, #1
 80081a0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80081a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80081a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	f000 80e7 	beq.w	800837c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b2:	4a19      	ldr	r2, [pc, #100]	; (8008218 <UART_SetConfig+0x930>)
 80081b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081b8:	461a      	mov	r2, r3
 80081ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80081c0:	005a      	lsls	r2, r3, #1
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	685b      	ldr	r3, [r3, #4]
 80081c6:	085b      	lsrs	r3, r3, #1
 80081c8:	441a      	add	r2, r3
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80081d2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081d6:	2b0f      	cmp	r3, #15
 80081d8:	d916      	bls.n	8008208 <UART_SetConfig+0x920>
 80081da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081e0:	d212      	bcs.n	8008208 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80081e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	f023 030f 	bic.w	r3, r3, #15
 80081ea:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80081ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ee:	085b      	lsrs	r3, r3, #1
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	f003 0307 	and.w	r3, r3, #7
 80081f6:	b29a      	uxth	r2, r3
 80081f8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80081fa:	4313      	orrs	r3, r2
 80081fc:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8008204:	60da      	str	r2, [r3, #12]
 8008206:	e0b9      	b.n	800837c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008208:	2301      	movs	r3, #1
 800820a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800820e:	e0b5      	b.n	800837c <UART_SetConfig+0xa94>
 8008210:	03d09000 	.word	0x03d09000
 8008214:	003d0900 	.word	0x003d0900
 8008218:	08008a88 	.word	0x08008a88
 800821c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008220:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008224:	2b20      	cmp	r3, #32
 8008226:	dc49      	bgt.n	80082bc <UART_SetConfig+0x9d4>
 8008228:	2b00      	cmp	r3, #0
 800822a:	db7c      	blt.n	8008326 <UART_SetConfig+0xa3e>
 800822c:	2b20      	cmp	r3, #32
 800822e:	d87a      	bhi.n	8008326 <UART_SetConfig+0xa3e>
 8008230:	a201      	add	r2, pc, #4	; (adr r2, 8008238 <UART_SetConfig+0x950>)
 8008232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008236:	bf00      	nop
 8008238:	080082c3 	.word	0x080082c3
 800823c:	080082cb 	.word	0x080082cb
 8008240:	08008327 	.word	0x08008327
 8008244:	08008327 	.word	0x08008327
 8008248:	080082d3 	.word	0x080082d3
 800824c:	08008327 	.word	0x08008327
 8008250:	08008327 	.word	0x08008327
 8008254:	08008327 	.word	0x08008327
 8008258:	080082e3 	.word	0x080082e3
 800825c:	08008327 	.word	0x08008327
 8008260:	08008327 	.word	0x08008327
 8008264:	08008327 	.word	0x08008327
 8008268:	08008327 	.word	0x08008327
 800826c:	08008327 	.word	0x08008327
 8008270:	08008327 	.word	0x08008327
 8008274:	08008327 	.word	0x08008327
 8008278:	080082f3 	.word	0x080082f3
 800827c:	08008327 	.word	0x08008327
 8008280:	08008327 	.word	0x08008327
 8008284:	08008327 	.word	0x08008327
 8008288:	08008327 	.word	0x08008327
 800828c:	08008327 	.word	0x08008327
 8008290:	08008327 	.word	0x08008327
 8008294:	08008327 	.word	0x08008327
 8008298:	08008327 	.word	0x08008327
 800829c:	08008327 	.word	0x08008327
 80082a0:	08008327 	.word	0x08008327
 80082a4:	08008327 	.word	0x08008327
 80082a8:	08008327 	.word	0x08008327
 80082ac:	08008327 	.word	0x08008327
 80082b0:	08008327 	.word	0x08008327
 80082b4:	08008327 	.word	0x08008327
 80082b8:	08008319 	.word	0x08008319
 80082bc:	2b40      	cmp	r3, #64	; 0x40
 80082be:	d02e      	beq.n	800831e <UART_SetConfig+0xa36>
 80082c0:	e031      	b.n	8008326 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80082c2:	f7fc fbf1 	bl	8004aa8 <HAL_RCC_GetPCLK1Freq>
 80082c6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80082c8:	e033      	b.n	8008332 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80082ca:	f7fc fc03 	bl	8004ad4 <HAL_RCC_GetPCLK2Freq>
 80082ce:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80082d0:	e02f      	b.n	8008332 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80082d6:	4618      	mov	r0, r3
 80082d8:	f7fd fe32 	bl	8005f40 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80082dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80082e0:	e027      	b.n	8008332 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082e2:	f107 0318 	add.w	r3, r7, #24
 80082e6:	4618      	mov	r0, r3
 80082e8:	f7fd ff7e 	bl	80061e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80082ec:	69fb      	ldr	r3, [r7, #28]
 80082ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80082f0:	e01f      	b.n	8008332 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80082f2:	4b2d      	ldr	r3, [pc, #180]	; (80083a8 <UART_SetConfig+0xac0>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f003 0320 	and.w	r3, r3, #32
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d009      	beq.n	8008312 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80082fe:	4b2a      	ldr	r3, [pc, #168]	; (80083a8 <UART_SetConfig+0xac0>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	08db      	lsrs	r3, r3, #3
 8008304:	f003 0303 	and.w	r3, r3, #3
 8008308:	4a28      	ldr	r2, [pc, #160]	; (80083ac <UART_SetConfig+0xac4>)
 800830a:	fa22 f303 	lsr.w	r3, r2, r3
 800830e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008310:	e00f      	b.n	8008332 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008312:	4b26      	ldr	r3, [pc, #152]	; (80083ac <UART_SetConfig+0xac4>)
 8008314:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008316:	e00c      	b.n	8008332 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008318:	4b25      	ldr	r3, [pc, #148]	; (80083b0 <UART_SetConfig+0xac8>)
 800831a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800831c:	e009      	b.n	8008332 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800831e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008322:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008324:	e005      	b.n	8008332 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8008326:	2300      	movs	r3, #0
 8008328:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800832a:	2301      	movs	r3, #1
 800832c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8008330:	bf00      	nop
    }

    if (pclk != 0U)
 8008332:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008334:	2b00      	cmp	r3, #0
 8008336:	d021      	beq.n	800837c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008338:	697b      	ldr	r3, [r7, #20]
 800833a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800833c:	4a1d      	ldr	r2, [pc, #116]	; (80083b4 <UART_SetConfig+0xacc>)
 800833e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008342:	461a      	mov	r2, r3
 8008344:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008346:	fbb3 f2f2 	udiv	r2, r3, r2
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	685b      	ldr	r3, [r3, #4]
 800834e:	085b      	lsrs	r3, r3, #1
 8008350:	441a      	add	r2, r3
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	fbb2 f3f3 	udiv	r3, r2, r3
 800835a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800835c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800835e:	2b0f      	cmp	r3, #15
 8008360:	d909      	bls.n	8008376 <UART_SetConfig+0xa8e>
 8008362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008364:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008368:	d205      	bcs.n	8008376 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800836a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800836c:	b29a      	uxth	r2, r3
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	60da      	str	r2, [r3, #12]
 8008374:	e002      	b.n	800837c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008376:	2301      	movs	r3, #1
 8008378:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	2201      	movs	r2, #1
 8008380:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	2201      	movs	r2, #1
 8008388:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	2200      	movs	r2, #0
 8008390:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	2200      	movs	r2, #0
 8008396:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8008398:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800839c:	4618      	mov	r0, r3
 800839e:	3748      	adds	r7, #72	; 0x48
 80083a0:	46bd      	mov	sp, r7
 80083a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80083a6:	bf00      	nop
 80083a8:	58024400 	.word	0x58024400
 80083ac:	03d09000 	.word	0x03d09000
 80083b0:	003d0900 	.word	0x003d0900
 80083b4:	08008a88 	.word	0x08008a88

080083b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b083      	sub	sp, #12
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083c4:	f003 0308 	and.w	r3, r3, #8
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d00a      	beq.n	80083e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	430a      	orrs	r2, r1
 80083e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083e6:	f003 0301 	and.w	r3, r3, #1
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d00a      	beq.n	8008404 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	430a      	orrs	r2, r1
 8008402:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008408:	f003 0302 	and.w	r3, r3, #2
 800840c:	2b00      	cmp	r3, #0
 800840e:	d00a      	beq.n	8008426 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	430a      	orrs	r2, r1
 8008424:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800842a:	f003 0304 	and.w	r3, r3, #4
 800842e:	2b00      	cmp	r3, #0
 8008430:	d00a      	beq.n	8008448 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	430a      	orrs	r2, r1
 8008446:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800844c:	f003 0310 	and.w	r3, r3, #16
 8008450:	2b00      	cmp	r3, #0
 8008452:	d00a      	beq.n	800846a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	689b      	ldr	r3, [r3, #8]
 800845a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	430a      	orrs	r2, r1
 8008468:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800846e:	f003 0320 	and.w	r3, r3, #32
 8008472:	2b00      	cmp	r3, #0
 8008474:	d00a      	beq.n	800848c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	689b      	ldr	r3, [r3, #8]
 800847c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	430a      	orrs	r2, r1
 800848a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008494:	2b00      	cmp	r3, #0
 8008496:	d01a      	beq.n	80084ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	430a      	orrs	r2, r1
 80084ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80084b6:	d10a      	bne.n	80084ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	430a      	orrs	r2, r1
 80084cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d00a      	beq.n	80084f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	430a      	orrs	r2, r1
 80084ee:	605a      	str	r2, [r3, #4]
  }
}
 80084f0:	bf00      	nop
 80084f2:	370c      	adds	r7, #12
 80084f4:	46bd      	mov	sp, r7
 80084f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fa:	4770      	bx	lr

080084fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b098      	sub	sp, #96	; 0x60
 8008500:	af02      	add	r7, sp, #8
 8008502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2200      	movs	r2, #0
 8008508:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800850c:	f7f8 fe26 	bl	800115c <HAL_GetTick>
 8008510:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f003 0308 	and.w	r3, r3, #8
 800851c:	2b08      	cmp	r3, #8
 800851e:	d12f      	bne.n	8008580 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008520:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008524:	9300      	str	r3, [sp, #0]
 8008526:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008528:	2200      	movs	r2, #0
 800852a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 f88e 	bl	8008650 <UART_WaitOnFlagUntilTimeout>
 8008534:	4603      	mov	r3, r0
 8008536:	2b00      	cmp	r3, #0
 8008538:	d022      	beq.n	8008580 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008542:	e853 3f00 	ldrex	r3, [r3]
 8008546:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800854a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800854e:	653b      	str	r3, [r7, #80]	; 0x50
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	461a      	mov	r2, r3
 8008556:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008558:	647b      	str	r3, [r7, #68]	; 0x44
 800855a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800855c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800855e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008560:	e841 2300 	strex	r3, r2, [r1]
 8008564:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008566:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008568:	2b00      	cmp	r3, #0
 800856a:	d1e6      	bne.n	800853a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2220      	movs	r2, #32
 8008570:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2200      	movs	r2, #0
 8008578:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800857c:	2303      	movs	r3, #3
 800857e:	e063      	b.n	8008648 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f003 0304 	and.w	r3, r3, #4
 800858a:	2b04      	cmp	r3, #4
 800858c:	d149      	bne.n	8008622 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800858e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008592:	9300      	str	r3, [sp, #0]
 8008594:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008596:	2200      	movs	r2, #0
 8008598:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f000 f857 	bl	8008650 <UART_WaitOnFlagUntilTimeout>
 80085a2:	4603      	mov	r3, r0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d03c      	beq.n	8008622 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085b0:	e853 3f00 	ldrex	r3, [r3]
 80085b4:	623b      	str	r3, [r7, #32]
   return(result);
 80085b6:	6a3b      	ldr	r3, [r7, #32]
 80085b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80085bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	461a      	mov	r2, r3
 80085c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085c6:	633b      	str	r3, [r7, #48]	; 0x30
 80085c8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80085cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085ce:	e841 2300 	strex	r3, r2, [r1]
 80085d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80085d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d1e6      	bne.n	80085a8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	3308      	adds	r3, #8
 80085e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	e853 3f00 	ldrex	r3, [r3]
 80085e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	f023 0301 	bic.w	r3, r3, #1
 80085f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	3308      	adds	r3, #8
 80085f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80085fa:	61fa      	str	r2, [r7, #28]
 80085fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fe:	69b9      	ldr	r1, [r7, #24]
 8008600:	69fa      	ldr	r2, [r7, #28]
 8008602:	e841 2300 	strex	r3, r2, [r1]
 8008606:	617b      	str	r3, [r7, #20]
   return(result);
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d1e5      	bne.n	80085da <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2220      	movs	r2, #32
 8008612:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2200      	movs	r2, #0
 800861a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800861e:	2303      	movs	r3, #3
 8008620:	e012      	b.n	8008648 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2220      	movs	r2, #32
 8008626:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2220      	movs	r2, #32
 800862e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2200      	movs	r2, #0
 8008642:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008646:	2300      	movs	r3, #0
}
 8008648:	4618      	mov	r0, r3
 800864a:	3758      	adds	r7, #88	; 0x58
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}

08008650 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b084      	sub	sp, #16
 8008654:	af00      	add	r7, sp, #0
 8008656:	60f8      	str	r0, [r7, #12]
 8008658:	60b9      	str	r1, [r7, #8]
 800865a:	603b      	str	r3, [r7, #0]
 800865c:	4613      	mov	r3, r2
 800865e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008660:	e04f      	b.n	8008702 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008662:	69bb      	ldr	r3, [r7, #24]
 8008664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008668:	d04b      	beq.n	8008702 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800866a:	f7f8 fd77 	bl	800115c <HAL_GetTick>
 800866e:	4602      	mov	r2, r0
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	1ad3      	subs	r3, r2, r3
 8008674:	69ba      	ldr	r2, [r7, #24]
 8008676:	429a      	cmp	r2, r3
 8008678:	d302      	bcc.n	8008680 <UART_WaitOnFlagUntilTimeout+0x30>
 800867a:	69bb      	ldr	r3, [r7, #24]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d101      	bne.n	8008684 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008680:	2303      	movs	r3, #3
 8008682:	e04e      	b.n	8008722 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f003 0304 	and.w	r3, r3, #4
 800868e:	2b00      	cmp	r3, #0
 8008690:	d037      	beq.n	8008702 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	2b80      	cmp	r3, #128	; 0x80
 8008696:	d034      	beq.n	8008702 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	2b40      	cmp	r3, #64	; 0x40
 800869c:	d031      	beq.n	8008702 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	69db      	ldr	r3, [r3, #28]
 80086a4:	f003 0308 	and.w	r3, r3, #8
 80086a8:	2b08      	cmp	r3, #8
 80086aa:	d110      	bne.n	80086ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2208      	movs	r2, #8
 80086b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80086b4:	68f8      	ldr	r0, [r7, #12]
 80086b6:	f000 f839 	bl	800872c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2208      	movs	r2, #8
 80086be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2200      	movs	r2, #0
 80086c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 80086ca:	2301      	movs	r3, #1
 80086cc:	e029      	b.n	8008722 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	69db      	ldr	r3, [r3, #28]
 80086d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80086d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086dc:	d111      	bne.n	8008702 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80086e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80086e8:	68f8      	ldr	r0, [r7, #12]
 80086ea:	f000 f81f 	bl	800872c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	2220      	movs	r2, #32
 80086f2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2200      	movs	r2, #0
 80086fa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80086fe:	2303      	movs	r3, #3
 8008700:	e00f      	b.n	8008722 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	69da      	ldr	r2, [r3, #28]
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	4013      	ands	r3, r2
 800870c:	68ba      	ldr	r2, [r7, #8]
 800870e:	429a      	cmp	r2, r3
 8008710:	bf0c      	ite	eq
 8008712:	2301      	moveq	r3, #1
 8008714:	2300      	movne	r3, #0
 8008716:	b2db      	uxtb	r3, r3
 8008718:	461a      	mov	r2, r3
 800871a:	79fb      	ldrb	r3, [r7, #7]
 800871c:	429a      	cmp	r2, r3
 800871e:	d0a0      	beq.n	8008662 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008720:	2300      	movs	r3, #0
}
 8008722:	4618      	mov	r0, r3
 8008724:	3710      	adds	r7, #16
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}
	...

0800872c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800872c:	b480      	push	{r7}
 800872e:	b095      	sub	sp, #84	; 0x54
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800873c:	e853 3f00 	ldrex	r3, [r3]
 8008740:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008744:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008748:	64fb      	str	r3, [r7, #76]	; 0x4c
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	461a      	mov	r2, r3
 8008750:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008752:	643b      	str	r3, [r7, #64]	; 0x40
 8008754:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008756:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008758:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800875a:	e841 2300 	strex	r3, r2, [r1]
 800875e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008762:	2b00      	cmp	r3, #0
 8008764:	d1e6      	bne.n	8008734 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	3308      	adds	r3, #8
 800876c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876e:	6a3b      	ldr	r3, [r7, #32]
 8008770:	e853 3f00 	ldrex	r3, [r3]
 8008774:	61fb      	str	r3, [r7, #28]
   return(result);
 8008776:	69fa      	ldr	r2, [r7, #28]
 8008778:	4b1e      	ldr	r3, [pc, #120]	; (80087f4 <UART_EndRxTransfer+0xc8>)
 800877a:	4013      	ands	r3, r2
 800877c:	64bb      	str	r3, [r7, #72]	; 0x48
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	3308      	adds	r3, #8
 8008784:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008786:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008788:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800878a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800878c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800878e:	e841 2300 	strex	r3, r2, [r1]
 8008792:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008796:	2b00      	cmp	r3, #0
 8008798:	d1e5      	bne.n	8008766 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800879e:	2b01      	cmp	r3, #1
 80087a0:	d118      	bne.n	80087d4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	e853 3f00 	ldrex	r3, [r3]
 80087ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	f023 0310 	bic.w	r3, r3, #16
 80087b6:	647b      	str	r3, [r7, #68]	; 0x44
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	461a      	mov	r2, r3
 80087be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087c0:	61bb      	str	r3, [r7, #24]
 80087c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c4:	6979      	ldr	r1, [r7, #20]
 80087c6:	69ba      	ldr	r2, [r7, #24]
 80087c8:	e841 2300 	strex	r3, r2, [r1]
 80087cc:	613b      	str	r3, [r7, #16]
   return(result);
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1e6      	bne.n	80087a2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2220      	movs	r2, #32
 80087d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2200      	movs	r2, #0
 80087e0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2200      	movs	r2, #0
 80087e6:	675a      	str	r2, [r3, #116]	; 0x74
}
 80087e8:	bf00      	nop
 80087ea:	3754      	adds	r7, #84	; 0x54
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr
 80087f4:	effffffe 	.word	0xeffffffe

080087f8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b085      	sub	sp, #20
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008806:	2b01      	cmp	r3, #1
 8008808:	d101      	bne.n	800880e <HAL_UARTEx_DisableFifoMode+0x16>
 800880a:	2302      	movs	r3, #2
 800880c:	e027      	b.n	800885e <HAL_UARTEx_DisableFifoMode+0x66>
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2201      	movs	r2, #1
 8008812:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2224      	movs	r2, #36	; 0x24
 800881a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	681a      	ldr	r2, [r3, #0]
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f022 0201 	bic.w	r2, r2, #1
 8008834:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800883c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2200      	movs	r2, #0
 8008842:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	68fa      	ldr	r2, [r7, #12]
 800884a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2220      	movs	r2, #32
 8008850:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800885c:	2300      	movs	r3, #0
}
 800885e:	4618      	mov	r0, r3
 8008860:	3714      	adds	r7, #20
 8008862:	46bd      	mov	sp, r7
 8008864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008868:	4770      	bx	lr

0800886a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800886a:	b580      	push	{r7, lr}
 800886c:	b084      	sub	sp, #16
 800886e:	af00      	add	r7, sp, #0
 8008870:	6078      	str	r0, [r7, #4]
 8008872:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800887a:	2b01      	cmp	r3, #1
 800887c:	d101      	bne.n	8008882 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800887e:	2302      	movs	r3, #2
 8008880:	e02d      	b.n	80088de <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2201      	movs	r2, #1
 8008886:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2224      	movs	r2, #36	; 0x24
 800888e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	681a      	ldr	r2, [r3, #0]
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f022 0201 	bic.w	r2, r2, #1
 80088a8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	689b      	ldr	r3, [r3, #8]
 80088b0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	683a      	ldr	r2, [r7, #0]
 80088ba:	430a      	orrs	r2, r1
 80088bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f000 f850 	bl	8008964 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	68fa      	ldr	r2, [r7, #12]
 80088ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2220      	movs	r2, #32
 80088d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2200      	movs	r2, #0
 80088d8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80088dc:	2300      	movs	r3, #0
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3710      	adds	r7, #16
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}

080088e6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80088e6:	b580      	push	{r7, lr}
 80088e8:	b084      	sub	sp, #16
 80088ea:	af00      	add	r7, sp, #0
 80088ec:	6078      	str	r0, [r7, #4]
 80088ee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	d101      	bne.n	80088fe <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80088fa:	2302      	movs	r3, #2
 80088fc:	e02d      	b.n	800895a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2201      	movs	r2, #1
 8008902:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2224      	movs	r2, #36	; 0x24
 800890a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	681a      	ldr	r2, [r3, #0]
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f022 0201 	bic.w	r2, r2, #1
 8008924:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	683a      	ldr	r2, [r7, #0]
 8008936:	430a      	orrs	r2, r1
 8008938:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f000 f812 	bl	8008964 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	68fa      	ldr	r2, [r7, #12]
 8008946:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2220      	movs	r2, #32
 800894c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2200      	movs	r2, #0
 8008954:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008958:	2300      	movs	r3, #0
}
 800895a:	4618      	mov	r0, r3
 800895c:	3710      	adds	r7, #16
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}
	...

08008964 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008964:	b480      	push	{r7}
 8008966:	b085      	sub	sp, #20
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008970:	2b00      	cmp	r3, #0
 8008972:	d108      	bne.n	8008986 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2201      	movs	r2, #1
 8008978:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2201      	movs	r2, #1
 8008980:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008984:	e031      	b.n	80089ea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008986:	2310      	movs	r3, #16
 8008988:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800898a:	2310      	movs	r3, #16
 800898c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	689b      	ldr	r3, [r3, #8]
 8008994:	0e5b      	lsrs	r3, r3, #25
 8008996:	b2db      	uxtb	r3, r3
 8008998:	f003 0307 	and.w	r3, r3, #7
 800899c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	689b      	ldr	r3, [r3, #8]
 80089a4:	0f5b      	lsrs	r3, r3, #29
 80089a6:	b2db      	uxtb	r3, r3
 80089a8:	f003 0307 	and.w	r3, r3, #7
 80089ac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80089ae:	7bbb      	ldrb	r3, [r7, #14]
 80089b0:	7b3a      	ldrb	r2, [r7, #12]
 80089b2:	4911      	ldr	r1, [pc, #68]	; (80089f8 <UARTEx_SetNbDataToProcess+0x94>)
 80089b4:	5c8a      	ldrb	r2, [r1, r2]
 80089b6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80089ba:	7b3a      	ldrb	r2, [r7, #12]
 80089bc:	490f      	ldr	r1, [pc, #60]	; (80089fc <UARTEx_SetNbDataToProcess+0x98>)
 80089be:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80089c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80089c4:	b29a      	uxth	r2, r3
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80089cc:	7bfb      	ldrb	r3, [r7, #15]
 80089ce:	7b7a      	ldrb	r2, [r7, #13]
 80089d0:	4909      	ldr	r1, [pc, #36]	; (80089f8 <UARTEx_SetNbDataToProcess+0x94>)
 80089d2:	5c8a      	ldrb	r2, [r1, r2]
 80089d4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80089d8:	7b7a      	ldrb	r2, [r7, #13]
 80089da:	4908      	ldr	r1, [pc, #32]	; (80089fc <UARTEx_SetNbDataToProcess+0x98>)
 80089dc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80089de:	fb93 f3f2 	sdiv	r3, r3, r2
 80089e2:	b29a      	uxth	r2, r3
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80089ea:	bf00      	nop
 80089ec:	3714      	adds	r7, #20
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr
 80089f6:	bf00      	nop
 80089f8:	08008aa0 	.word	0x08008aa0
 80089fc:	08008aa8 	.word	0x08008aa8

08008a00 <memset>:
 8008a00:	4402      	add	r2, r0
 8008a02:	4603      	mov	r3, r0
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d100      	bne.n	8008a0a <memset+0xa>
 8008a08:	4770      	bx	lr
 8008a0a:	f803 1b01 	strb.w	r1, [r3], #1
 8008a0e:	e7f9      	b.n	8008a04 <memset+0x4>

08008a10 <__libc_init_array>:
 8008a10:	b570      	push	{r4, r5, r6, lr}
 8008a12:	4d0d      	ldr	r5, [pc, #52]	; (8008a48 <__libc_init_array+0x38>)
 8008a14:	4c0d      	ldr	r4, [pc, #52]	; (8008a4c <__libc_init_array+0x3c>)
 8008a16:	1b64      	subs	r4, r4, r5
 8008a18:	10a4      	asrs	r4, r4, #2
 8008a1a:	2600      	movs	r6, #0
 8008a1c:	42a6      	cmp	r6, r4
 8008a1e:	d109      	bne.n	8008a34 <__libc_init_array+0x24>
 8008a20:	4d0b      	ldr	r5, [pc, #44]	; (8008a50 <__libc_init_array+0x40>)
 8008a22:	4c0c      	ldr	r4, [pc, #48]	; (8008a54 <__libc_init_array+0x44>)
 8008a24:	f000 f818 	bl	8008a58 <_init>
 8008a28:	1b64      	subs	r4, r4, r5
 8008a2a:	10a4      	asrs	r4, r4, #2
 8008a2c:	2600      	movs	r6, #0
 8008a2e:	42a6      	cmp	r6, r4
 8008a30:	d105      	bne.n	8008a3e <__libc_init_array+0x2e>
 8008a32:	bd70      	pop	{r4, r5, r6, pc}
 8008a34:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a38:	4798      	blx	r3
 8008a3a:	3601      	adds	r6, #1
 8008a3c:	e7ee      	b.n	8008a1c <__libc_init_array+0xc>
 8008a3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a42:	4798      	blx	r3
 8008a44:	3601      	adds	r6, #1
 8008a46:	e7f2      	b.n	8008a2e <__libc_init_array+0x1e>
 8008a48:	08008ab8 	.word	0x08008ab8
 8008a4c:	08008ab8 	.word	0x08008ab8
 8008a50:	08008ab8 	.word	0x08008ab8
 8008a54:	08008abc 	.word	0x08008abc

08008a58 <_init>:
 8008a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a5a:	bf00      	nop
 8008a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a5e:	bc08      	pop	{r3}
 8008a60:	469e      	mov	lr, r3
 8008a62:	4770      	bx	lr

08008a64 <_fini>:
 8008a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a66:	bf00      	nop
 8008a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a6a:	bc08      	pop	{r3}
 8008a6c:	469e      	mov	lr, r3
 8008a6e:	4770      	bx	lr
